Analysis & Synthesis report for Example_4_Video_In
Wed Feb 25 12:04:05 2015
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Example_4_Video_In|I2C_AV_Config:u3|mSetup_ST
 12. State Machine - |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_master_FSM:master_FSM|master_state
 13. State Machine - |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_slave_FSM:slave_FSM|slave_state
 14. State Machine - |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|Video_System_clock_1_master_FSM:master_FSM|master_state
 15. State Machine - |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|Video_System_clock_1_slave_FSM:slave_FSM|slave_state
 16. State Machine - |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_master_FSM:master_FSM|master_state
 17. State Machine - |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_slave_FSM:slave_FSM|slave_state
 18. State Machine - |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|present_state
 19. State Machine - |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize
 20. Registers Protected by Synthesis
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Registers Packed Into Inferred Megafunctions
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master_module:jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master
 28. Source assignments for Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master_module:pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master
 29. Source assignments for Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bf1:auto_generated
 30. Source assignments for Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bf1:auto_generated
 31. Source assignments for Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated
 32. Source assignments for Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated
 33. Source assignments for Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 34. Source assignments for Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 35. Source assignments for Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 36. Source assignments for Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 37. Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO
 38. Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated
 39. Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p
 40. Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_m5c:wrptr_g1p
 41. Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp
 42. Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram
 43. Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp
 44. Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15
 45. Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_brp
 46. Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_bwp
 47. Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp
 48. Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19
 49. Source assignments for Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated
 50. Source assignments for Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram
 51. Source assignments for Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0
 52. Source assignments for Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 53. Source assignments for Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 54. Source assignments for Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 55. Source assignments for Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 56. Source assignments for Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_bit_pipe:endofpacket_bit_pipe
 57. Source assignments for Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1
 58. Source assignments for Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 59. Source assignments for Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 60. Source assignments for Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 61. Source assignments for Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 62. Source assignments for Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|Video_System_clock_1_bit_pipe:endofpacket_bit_pipe
 63. Source assignments for Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2
 64. Source assignments for Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
 65. Source assignments for Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
 66. Source assignments for Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
 67. Source assignments for Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
 68. Source assignments for Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_bit_pipe:endofpacket_bit_pipe
 69. Source assignments for Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 70. Source assignments for Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 71. Source assignments for Video_System:Video_System_inst|Video_System_reset_sys_clk_domain_synch_module:Video_System_reset_sys_clk_domain_synch
 72. Source assignments for Video_System:Video_System_inst|Video_System_reset_clk_domain_synch_module:Video_System_reset_clk_domain_synch
 73. Source assignments for Video_System:Video_System_inst|Video_System_reset_vga_clk_domain_synch_module:Video_System_reset_vga_clk_domain_synch
 74. Source assignments for DDS:sine|sync_rom:sineTable|altsyncram:Ram0_rtl_0|altsyncram_d681:auto_generated
 75. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a
 76. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram
 77. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b
 78. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram
 79. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component
 80. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 81. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component
 82. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 83. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 84. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 85. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 86. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 87. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy
 88. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals
 89. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|altpll:DE_Clock_Generator_System
 90. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO
 91. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO
 92. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory
 93. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory|altsyncram:the_altsyncram
 94. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA
 95. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer
 96. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler
 97. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|VGA_Controller:the_VGA_Controller
 98. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|VGA_Controller:the_VGA_Controller|altera_up_avalon_video_vga_timing:VGA_Timing
 99. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
100. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
101. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
102. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
103. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
104. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
105. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
106. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
107. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
108. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
109. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
110. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
111. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
112. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
113. Parameter Settings for User Entity Instance: Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
114. Parameter Settings for User Entity Instance: Audio_PLL:p1|altpll:altpll_component
115. Parameter Settings for User Entity Instance: I2C_AV_Config:u3
116. Parameter Settings for User Entity Instance: AUDIO_DAC_ADC:u4
117. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
118. Parameter Settings for Inferred Entity Instance: DDS:sine|sync_rom:sineTable|altsyncram:Ram0_rtl_0
119. Parameter Settings for Inferred Entity Instance: LFSR_attack_decay:crash|lpm_mult:Mult0
120. Parameter Settings for Inferred Entity Instance: LFSR_attack_decay:crash|lpm_mult:Mult1
121. altsyncram Parameter Settings by Entity Instance
122. altpll Parameter Settings by Entity Instance
123. dcfifo Parameter Settings by Entity Instance
124. scfifo Parameter Settings by Entity Instance
125. lpm_mult Parameter Settings by Entity Instance
126. Port Connectivity Checks: "DDS:sine"
127. Port Connectivity Checks: "LFSR_attack_decay:crash"
128. Port Connectivity Checks: "AUDIO_DAC_ADC:u4"
129. Port Connectivity Checks: "I2C_AV_Config:u3|I2C_Controller:u0"
130. Port Connectivity Checks: "Audio_PLL:p1"
131. Port Connectivity Checks: "Video_System:Video_System_inst|Video_System_reset_vga_clk_domain_synch_module:Video_System_reset_vga_clk_domain_synch"
132. Port Connectivity Checks: "Video_System:Video_System_inst|Video_System_reset_clk_domain_synch_module:Video_System_reset_clk_domain_synch"
133. Port Connectivity Checks: "Video_System:Video_System_inst|Video_System_reset_sys_clk_domain_synch_module:Video_System_reset_sys_clk_domain_synch"
134. Port Connectivity Checks: "Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
135. Port Connectivity Checks: "Video_System:Video_System_inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
136. Port Connectivity Checks: "Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2"
137. Port Connectivity Checks: "Video_System:Video_System_inst|Video_System_clock_2_in_arbitrator:the_Video_System_clock_2_in"
138. Port Connectivity Checks: "Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1"
139. Port Connectivity Checks: "Video_System:Video_System_inst|Video_System_clock_1_in_arbitrator:the_Video_System_clock_1_in"
140. Port Connectivity Checks: "Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0"
141. Port Connectivity Checks: "Video_System:Video_System_inst|Video_System_clock_0_in_arbitrator:the_Video_System_clock_0_in"
142. Port Connectivity Checks: "Video_System:Video_System_inst|VGA_Controller:the_VGA_Controller|altera_up_avalon_video_vga_timing:VGA_Timing"
143. Port Connectivity Checks: "Video_System:Video_System_inst|VGA_Controller:the_VGA_Controller"
144. Port Connectivity Checks: "Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler"
145. Port Connectivity Checks: "Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA"
146. Port Connectivity Checks: "Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave"
147. Port Connectivity Checks: "Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave"
148. Port Connectivity Checks: "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO"
149. Port Connectivity Checks: "Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals"
150. Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy"
151. Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
152. Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2"
153. Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component"
154. Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_pib:the_CPU_nios2_oci_pib"
155. Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_nios2_oci_fifowp_inc:CPU_nios2_oci_fifowp_inc_fifowp"
156. Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dtrace:the_CPU_nios2_oci_dtrace|CPU_nios2_oci_td_mode:CPU_nios2_oci_trc_ctrl_td_mode"
157. Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace"
158. Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk"
159. Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_xbrk:the_CPU_nios2_oci_xbrk"
160. Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component"
161. Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug"
162. Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci"
163. Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench"
164. Port Connectivity Checks: "Video_System:Video_System_inst"
165. Elapsed Time Per Partition
166. Analysis & Synthesis Messages
167. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 25 12:04:05 2015     ;
; Quartus II 64-Bit Version          ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; Example_4_Video_In                        ;
; Top-level Entity Name              ; Example_4_Video_In                        ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 2,989                                     ;
;     Total combinational functions  ; 2,620                                     ;
;     Dedicated logic registers      ; 1,592                                     ;
; Total registers                    ; 1592                                      ;
; Total pins                         ; 85                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 3,220,736                                 ;
; Embedded Multiplier 9-bit elements ; 4                                         ;
; Total PLLs                         ; 2                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C8      ;                    ;
; Top-level entity name                                                      ; Example_4_Video_In ; Example_4_Video_In ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                         ;
+------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; sync_rom.v                                                             ; yes             ; User Verilog HDL File                                 ; C:/our_shit/ECE5760Projects/legit_start/verilog/sync_rom.v                                           ;
; I2C_Controller.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/our_shit/ECE5760Projects/legit_start/verilog/I2C_Controller.v                                     ;
; I2C_AV_Config.v                                                        ; yes             ; User Verilog HDL File                                 ; C:/our_shit/ECE5760Projects/legit_start/verilog/I2C_AV_Config.v                                      ;
; Audio_PLL.v                                                            ; yes             ; User Wizard-Generated File                            ; C:/our_shit/ECE5760Projects/legit_start/verilog/Audio_PLL.v                                          ;
; AUDIO_DAC_ADC.v                                                        ; yes             ; User Verilog HDL File                                 ; C:/our_shit/ECE5760Projects/legit_start/verilog/AUDIO_DAC_ADC.v                                      ;
; Dual_Clock_FIFO.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/our_shit/ECE5760Projects/legit_start/verilog/Dual_Clock_FIFO.v                                    ;
; Clock_Signals.v                                                        ; yes             ; User Verilog HDL File                                 ; C:/our_shit/ECE5760Projects/legit_start/verilog/Clock_Signals.v                                      ;
; Pixel_Buffer.v                                                         ; yes             ; User Verilog HDL File                                 ; C:/our_shit/ECE5760Projects/legit_start/verilog/Pixel_Buffer.v                                       ;
; Pixel_Buffer_DMA.v                                                     ; yes             ; User Verilog HDL File                                 ; C:/our_shit/ECE5760Projects/legit_start/verilog/Pixel_Buffer_DMA.v                                   ;
; Pixel_RGB_Resampler.v                                                  ; yes             ; User Verilog HDL File                                 ; C:/our_shit/ECE5760Projects/legit_start/verilog/Pixel_RGB_Resampler.v                                ;
; VGA_Controller.v                                                       ; yes             ; User Verilog HDL File                                 ; C:/our_shit/ECE5760Projects/legit_start/verilog/VGA_Controller.v                                     ;
; LFSR_attack_decay.v                                                    ; yes             ; User Verilog HDL File                                 ; C:/our_shit/ECE5760Projects/legit_start/verilog/LFSR_attack_decay.v                                  ;
; DDS.v                                                                  ; yes             ; User Verilog HDL File                                 ; C:/our_shit/ECE5760Projects/legit_start/verilog/DDS.v                                                ;
; example_4_video_in.v                                                   ; yes             ; Auto-Found Verilog HDL File                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/example_4_video_in.v                                 ;
; video_system.v                                                         ; yes             ; Auto-Found Verilog HDL File                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/video_system.v                                       ;
; cpu.v                                                                  ; yes             ; Auto-Found Verilog HDL File                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/cpu.v                                                ;
; cpu_test_bench.v                                                       ; yes             ; Auto-Found Verilog HDL File                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_test_bench.v                                     ;
; altsyncram.tdf                                                         ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf                                        ;
; stratix_ram_block.inc                                                  ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;
; lpm_mux.inc                                                            ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc                                           ;
; lpm_decode.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc                                        ;
; aglobal110.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc                                        ;
; a_rdenreg.inc                                                          ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;
; altrom.inc                                                             ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altrom.inc                                            ;
; altram.inc                                                             ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altram.inc                                            ;
; altdpram.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc                                          ;
; db/altsyncram_2bf1.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_2bf1.tdf                               ;
; cpu_rf_ram_a.mif                                                       ; yes             ; Auto-Found Memory Initialization File                 ; C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_rf_ram_a.mif                                     ;
; db/altsyncram_3bf1.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_3bf1.tdf                               ;
; cpu_rf_ram_b.mif                                                       ; yes             ; Auto-Found Memory Initialization File                 ; C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_rf_ram_b.mif                                     ;
; db/altsyncram_f572.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_f572.tdf                               ;
; cpu_ociram_default_contents.mif                                        ; yes             ; Auto-Found Memory Initialization File                 ; C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_ociram_default_contents.mif                      ;
; cpu_oci_test_bench.v                                                   ; yes             ; Auto-Found Verilog HDL File                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_oci_test_bench.v                                 ;
; db/altsyncram_0a02.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_0a02.tdf                               ;
; cpu_jtag_debug_module_wrapper.v                                        ; yes             ; Auto-Found Verilog HDL File                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_jtag_debug_module_wrapper.v                      ;
; cpu_jtag_debug_module_tck.v                                            ; yes             ; Auto-Found Verilog HDL File                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_jtag_debug_module_tck.v                          ;
; altera_std_synchronizer.v                                              ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                             ;
; cpu_jtag_debug_module_sysclk.v                                         ; yes             ; Auto-Found Verilog HDL File                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/cpu_jtag_debug_module_sysclk.v                       ;
; sld_virtual_jtag_basic.v                                               ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                              ;
; altpll.tdf                                                             ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf                                            ;
; stratix_pll.inc                                                        ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_pll.inc                                       ;
; stratixii_pll.inc                                                      ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/stratixii_pll.inc                                     ;
; cycloneii_pll.inc                                                      ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                     ;
; db/altpll_6rb2.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/altpll_6rb2.tdf                                   ;
; dcfifo.tdf                                                             ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf                                            ;
; lpm_counter.inc                                                        ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.inc                                       ;
; lpm_add_sub.inc                                                        ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                       ;
; a_graycounter.inc                                                      ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/a_graycounter.inc                                     ;
; a_fefifo.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/a_fefifo.inc                                          ;
; a_gray2bin.inc                                                         ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/a_gray2bin.inc                                        ;
; dffpipe.inc                                                            ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/dffpipe.inc                                           ;
; alt_sync_fifo.inc                                                      ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                     ;
; lpm_compare.inc                                                        ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_compare.inc                                       ;
; altsyncram_fifo.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                   ;
; db/dcfifo_3uj1.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/dcfifo_3uj1.tdf                                   ;
; db/a_gray2bin_tgb.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_gray2bin_tgb.tdf                                ;
; db/a_graycounter_qn6.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_graycounter_qn6.tdf                             ;
; db/a_graycounter_m5c.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_graycounter_m5c.tdf                             ;
; db/a_graycounter_l5c.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_graycounter_l5c.tdf                             ;
; db/altsyncram_pou.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_pou.tdf                                ;
; db/alt_synch_pipe_26d.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/alt_synch_pipe_26d.tdf                            ;
; db/dffpipe_1v8.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/dffpipe_1v8.tdf                                   ;
; db/dffpipe_0v8.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/dffpipe_0v8.tdf                                   ;
; db/alt_synch_pipe_36d.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/alt_synch_pipe_36d.tdf                            ;
; db/dffpipe_2v8.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/dffpipe_2v8.tdf                                   ;
; db/cmpr_a66.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/cmpr_a66.tdf                                      ;
; db/mux_j28.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/mux_j28.tdf                                       ;
; onchip_memory.v                                                        ; yes             ; Auto-Found Verilog HDL File                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/onchip_memory.v                                      ;
; db/altsyncram_r7c1.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_r7c1.tdf                               ;
; onchip_memory.hex                                                      ; yes             ; Auto-Found Memory Initialization File                 ; C:/our_shit/ECE5760Projects/legit_start/verilog/onchip_memory.hex                                    ;
; db/decode_8ua.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/decode_8ua.tdf                                    ;
; db/mux_5qb.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/mux_5qb.tdf                                       ;
; scfifo.tdf                                                             ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/scfifo.tdf                                            ;
; a_regfifo.inc                                                          ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/a_regfifo.inc                                         ;
; a_dpfifo.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/a_dpfifo.inc                                          ;
; a_i2fifo.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/a_i2fifo.inc                                          ;
; a_fffifo.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/a_fffifo.inc                                          ;
; a_f2fifo.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/a_f2fifo.inc                                          ;
; db/scfifo_p4a1.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/scfifo_p4a1.tdf                                   ;
; db/a_dpfifo_es31.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_dpfifo_es31.tdf                                 ;
; db/altsyncram_lh81.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_lh81.tdf                               ;
; db/cmpr_ks8.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/cmpr_ks8.tdf                                      ;
; db/cntr_v9b.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/cntr_v9b.tdf                                      ;
; db/cntr_ca7.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/cntr_ca7.tdf                                      ;
; db/cntr_0ab.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/cntr_0ab.tdf                                      ;
; altera_up_avalon_video_vga_timing.v                                    ; yes             ; Auto-Found Verilog HDL File                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/altera_up_avalon_video_vga_timing.v                  ;
; video_system_clock_0.v                                                 ; yes             ; Auto-Found Verilog HDL File                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_0.v                               ;
; video_system_clock_1.v                                                 ; yes             ; Auto-Found Verilog HDL File                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_1.v                               ;
; video_system_clock_2.v                                                 ; yes             ; Auto-Found Verilog HDL File                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/video_system_clock_2.v                               ;
; jtag_uart_0.v                                                          ; yes             ; Auto-Found Verilog HDL File                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/jtag_uart_0.v                                        ;
; db/scfifo_jr21.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/scfifo_jr21.tdf                                   ;
; db/a_dpfifo_q131.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_dpfifo_q131.tdf                                 ;
; db/a_fefifo_7cf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/a_fefifo_7cf.tdf                                  ;
; db/cntr_do7.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/cntr_do7.tdf                                      ;
; db/dpram_nl21.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/dpram_nl21.tdf                                    ;
; db/altsyncram_r1m1.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_r1m1.tdf                               ;
; db/cntr_1ob.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/cntr_1ob.tdf                                      ;
; alt_jtag_atlantic.v                                                    ; yes             ; Encrypted Megafunction                                ; c:/altera/11.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                   ;
; pio_0.v                                                                ; yes             ; Auto-Found Verilog HDL File                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/pio_0.v                                              ;
; reset_delay.v                                                          ; yes             ; Auto-Found Verilog HDL File                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/reset_delay.v                                        ;
; db/audio_pll_altpll.v                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/audio_pll_altpll.v                                ;
; sld_hub.vhd                                                            ; yes             ; Encrypted Megafunction                                ; c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd                                           ;
; sld_rom_sr.vhd                                                         ; yes             ; Encrypted Megafunction                                ; c:/altera/11.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                        ;
; db/altsyncram_d681.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_d681.tdf                               ;
; db/Example_4_Video_In.rom0_sync_rom_f93d234f.hdl.mif                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/Example_4_Video_In.rom0_sync_rom_f93d234f.hdl.mif ;
; lpm_mult.tdf                                                           ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.tdf                                          ;
; multcore.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/multcore.inc                                          ;
; bypassff.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/bypassff.inc                                          ;
; altshift.inc                                                           ; yes             ; Megafunction                                          ; c:/altera/11.0/quartus/libraries/megafunctions/altshift.inc                                          ;
; db/mult_5dt.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/mult_5dt.tdf                                      ;
; db/mult_56t.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/mult_56t.tdf                                      ;
; C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_q2c1.tdf ; yes             ; Auto-Generated Megafunction                           ; C:/our_shit/ECE5760Projects/legit_start/verilog/db/altsyncram_q2c1.tdf                               ;
+------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,989                                                                                                                             ;
;                                             ;                                                                                                                                   ;
; Total combinational functions               ; 2620                                                                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                                                                   ;
;     -- 4 input functions                    ; 1323                                                                                                                              ;
;     -- 3 input functions                    ; 827                                                                                                                               ;
;     -- <=2 input functions                  ; 470                                                                                                                               ;
;                                             ;                                                                                                                                   ;
; Logic elements by mode                      ;                                                                                                                                   ;
;     -- normal mode                          ; 2262                                                                                                                              ;
;     -- arithmetic mode                      ; 358                                                                                                                               ;
;                                             ;                                                                                                                                   ;
; Total registers                             ; 1592                                                                                                                              ;
;     -- Dedicated logic registers            ; 1592                                                                                                                              ;
;     -- I/O registers                        ; 0                                                                                                                                 ;
;                                             ;                                                                                                                                   ;
; I/O pins                                    ; 85                                                                                                                                ;
; Total memory bits                           ; 3220736                                                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 4                                                                                                                                 ;
; Total PLLs                                  ; 2                                                                                                                                 ;
;     -- PLLs                                 ; 2                                                                                                                                 ;
;                                             ;                                                                                                                                   ;
; Maximum fan-out node                        ; Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 1610                                                                                                                              ;
; Total fan-out                               ; 23960                                                                                                                             ;
; Average fan-out                             ; 4.79                                                                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                    ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Example_4_Video_In                                                                                                                                                                               ; 2620 (2)          ; 1592 (0)     ; 3220736     ; 4            ; 0       ; 2         ; 85   ; 0            ; |Example_4_Video_In                                                                                                                                                                                                                                                                                                    ;              ;
;    |AUDIO_DAC_ADC:u4|                                                                                                                                                                             ; 46 (46)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|AUDIO_DAC_ADC:u4                                                                                                                                                                                                                                                                                   ;              ;
;    |Audio_PLL:p1|                                                                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Audio_PLL:p1                                                                                                                                                                                                                                                                                       ;              ;
;       |altpll:altpll_component|                                                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Audio_PLL:p1|altpll:altpll_component                                                                                                                                                                                                                                                               ;              ;
;          |Audio_PLL_altpll:auto_generated|                                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Audio_PLL:p1|altpll:altpll_component|Audio_PLL_altpll:auto_generated                                                                                                                                                                                                                               ;              ;
;    |DDS:sine|                                                                                                                                                                                     ; 18 (18)           ; 18 (18)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|DDS:sine                                                                                                                                                                                                                                                                                           ;              ;
;       |sync_rom:sineTable|                                                                                                                                                                        ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|DDS:sine|sync_rom:sineTable                                                                                                                                                                                                                                                                        ;              ;
;          |altsyncram:Ram0_rtl_0|                                                                                                                                                                  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|DDS:sine|sync_rom:sineTable|altsyncram:Ram0_rtl_0                                                                                                                                                                                                                                                  ;              ;
;             |altsyncram_d681:auto_generated|                                                                                                                                                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|DDS:sine|sync_rom:sineTable|altsyncram:Ram0_rtl_0|altsyncram_d681:auto_generated                                                                                                                                                                                                                   ;              ;
;    |I2C_AV_Config:u3|                                                                                                                                                                             ; 94 (50)           ; 63 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|I2C_AV_Config:u3                                                                                                                                                                                                                                                                                   ;              ;
;       |I2C_Controller:u0|                                                                                                                                                                         ; 44 (44)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|I2C_AV_Config:u3|I2C_Controller:u0                                                                                                                                                                                                                                                                 ;              ;
;    |LFSR_attack_decay:crash|                                                                                                                                                                      ; 97 (97)           ; 67 (67)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Example_4_Video_In|LFSR_attack_decay:crash                                                                                                                                                                                                                                                                            ;              ;
;       |lpm_mult:Mult0|                                                                                                                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Example_4_Video_In|LFSR_attack_decay:crash|lpm_mult:Mult0                                                                                                                                                                                                                                                             ;              ;
;          |mult_5dt:auto_generated|                                                                                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Example_4_Video_In|LFSR_attack_decay:crash|lpm_mult:Mult0|mult_5dt:auto_generated                                                                                                                                                                                                                                     ;              ;
;       |lpm_mult:Mult1|                                                                                                                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Example_4_Video_In|LFSR_attack_decay:crash|lpm_mult:Mult1                                                                                                                                                                                                                                                             ;              ;
;          |mult_56t:auto_generated|                                                                                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Example_4_Video_In|LFSR_attack_decay:crash|lpm_mult:Mult1|mult_56t:auto_generated                                                                                                                                                                                                                                     ;              ;
;    |Reset_Delay:r0|                                                                                                                                                                               ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Reset_Delay:r0                                                                                                                                                                                                                                                                                     ;              ;
;    |Video_System:Video_System_inst|                                                                                                                                                               ; 2213 (0)          ; 1313 (0)     ; 3216640     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst                                                                                                                                                                                                                                                                     ;              ;
;       |CPU:the_CPU|                                                                                                                                                                               ; 893 (662)         ; 495 (311)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU                                                                                                                                                                                                                                                         ;              ;
;          |CPU_nios2_oci:the_CPU_nios2_oci|                                                                                                                                                        ; 231 (36)          ; 183 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci                                                                                                                                                                                                                         ;              ;
;             |CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|                                                                                                                     ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper                                                                                                                                                         ;              ;
;                |CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|                                                                                                                    ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk                                                                                           ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                      ;              ;
;                |CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|                                                                                                                          ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck                                                                                                 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                             ;              ;
;                |sld_virtual_jtag_basic:CPU_jtag_debug_module_phy|                                                                                                                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy                                                                                                        ;              ;
;             |CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|                                                                                                                                       ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg                                                                                                                                                                           ;              ;
;             |CPU_nios2_oci_break:the_CPU_nios2_oci_break|                                                                                                                                         ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_break:the_CPU_nios2_oci_break                                                                                                                                                                             ;              ;
;             |CPU_nios2_oci_debug:the_CPU_nios2_oci_debug|                                                                                                                                         ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug                                                                                                                                                                             ;              ;
;             |CPU_nios2_ocimem:the_CPU_nios2_ocimem|                                                                                                                                               ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem                                                                                                                                                                                   ;              ;
;                |CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|                                                                                                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component                                                                                                        ;              ;
;                   |altsyncram:the_altsyncram|                                                                                                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                              ;              ;
;                      |altsyncram_f572:auto_generated|                                                                                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated                                               ;              ;
;          |CPU_register_bank_a_module:CPU_register_bank_a|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a                                                                                                                                                                                                          ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                ;              ;
;                |altsyncram_2bf1:auto_generated|                                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bf1:auto_generated                                                                                                                                                 ;              ;
;          |CPU_register_bank_b_module:CPU_register_bank_b|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b                                                                                                                                                                                                          ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                ;              ;
;                |altsyncram_3bf1:auto_generated|                                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bf1:auto_generated                                                                                                                                                 ;              ;
;          |CPU_test_bench:the_CPU_test_bench|                                                                                                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench                                                                                                                                                                                                                       ;              ;
;       |CPU_data_master_arbitrator:the_CPU_data_master|                                                                                                                                            ; 165 (165)         ; 59 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master                                                                                                                                                                                                                      ;              ;
;          |jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master_module:jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master|                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master_module:jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master                                                             ;              ;
;          |pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master_module:pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master|                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master_module:pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master                                                                                                       ;              ;
;       |CPU_instruction_master_arbitrator:the_CPU_instruction_master|                                                                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU_instruction_master_arbitrator:the_CPU_instruction_master                                                                                                                                                                                                        ;              ;
;       |CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|                                                                                                                                ; 50 (50)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module                                                                                                                                                                                                          ;              ;
;       |Clock_Signals:the_Clock_Signals|                                                                                                                                                           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals                                                                                                                                                                                                                                     ;              ;
;          |altpll:DE_Clock_Generator_System|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|altpll:DE_Clock_Generator_System                                                                                                                                                                                                    ;              ;
;             |altpll_6rb2:auto_generated|                                                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated                                                                                                                                                                         ;              ;
;       |Clock_Signals_avalon_clocks_slave_arbitrator:the_Clock_Signals_avalon_clocks_slave|                                                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Clock_Signals_avalon_clocks_slave_arbitrator:the_Clock_Signals_avalon_clocks_slave                                                                                                                                                                                  ;              ;
;       |Dual_Clock_FIFO:the_Dual_Clock_FIFO|                                                                                                                                                       ; 68 (2)            ; 94 (0)       ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO                                                                                                                                                                                                                                 ;              ;
;          |dcfifo:Data_FIFO|                                                                                                                                                                       ; 66 (0)            ; 94 (0)       ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO                                                                                                                                                                                                                ;              ;
;             |dcfifo_3uj1:auto_generated|                                                                                                                                                          ; 66 (9)            ; 94 (26)      ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated                                                                                                                                                                                     ;              ;
;                |a_gray2bin_tgb:wrptr_g_gray2bin|                                                                                                                                                  ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin                                                                                                                                                     ;              ;
;                |a_gray2bin_tgb:ws_dgrp_gray2bin|                                                                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_gray2bin_tgb:ws_dgrp_gray2bin                                                                                                                                                     ;              ;
;                |a_graycounter_l5c:wrptr_gp|                                                                                                                                                       ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp                                                                                                                                                          ;              ;
;                |a_graycounter_qn6:rdptr_g1p|                                                                                                                                                      ; 17 (17)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p                                                                                                                                                         ;              ;
;                |alt_synch_pipe_26d:rs_dgwp|                                                                                                                                                       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp                                                                                                                                                          ;              ;
;                   |dffpipe_1v8:dffpipe15|                                                                                                                                                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15                                                                                                                                    ;              ;
;                |alt_synch_pipe_36d:ws_dgrp|                                                                                                                                                       ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp                                                                                                                                                          ;              ;
;                   |dffpipe_2v8:dffpipe19|                                                                                                                                                         ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19                                                                                                                                    ;              ;
;                |altsyncram_pou:fifo_ram|                                                                                                                                                          ; 0 (0)             ; 0 (0)        ; 3200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram                                                                                                                                                             ;              ;
;                |cmpr_a66:rdempty_eq_comp1_lsb|                                                                                                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb                                                                                                                                                       ;              ;
;                |cmpr_a66:rdempty_eq_comp_msb|                                                                                                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|cmpr_a66:rdempty_eq_comp_msb                                                                                                                                                        ;              ;
;                |dffpipe_0v8:ws_brp|                                                                                                                                                               ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_brp                                                                                                                                                                  ;              ;
;                |dffpipe_0v8:ws_bwp|                                                                                                                                                               ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                                                                                  ;              ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|                                                                                                                                                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                                                       ;              ;
;                |mux_j28:rdemp_eq_comp_msb_mux|                                                                                                                                                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                                                       ;              ;
;       |Onchip_Memory:the_Onchip_Memory|                                                                                                                                                           ; 336 (0)           ; 4 (0)        ; 3200000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory                                                                                                                                                                                                                                     ;              ;
;          |altsyncram:the_altsyncram|                                                                                                                                                              ; 336 (0)           ; 4 (0)        ; 3200000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory|altsyncram:the_altsyncram                                                                                                                                                                                                           ;              ;
;             |altsyncram_r7c1:auto_generated|                                                                                                                                                      ; 336 (0)           ; 4 (4)        ; 3200000     ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated                                                                                                                                                                            ;              ;
;                |decode_8ua:decode3|                                                                                                                                                               ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|decode_8ua:decode3                                                                                                                                                         ;              ;
;                |mux_5qb:mux2|                                                                                                                                                                     ; 319 (319)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|mux_5qb:mux2                                                                                                                                                               ;              ;
;       |Onchip_Memory_s1_arbitrator:the_Onchip_Memory_s1|                                                                                                                                          ; 50 (50)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Onchip_Memory_s1_arbitrator:the_Onchip_Memory_s1                                                                                                                                                                                                                    ;              ;
;       |Pixel_Buffer:the_Pixel_Buffer|                                                                                                                                                             ; 25 (25)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer:the_Pixel_Buffer                                                                                                                                                                                                                                       ;              ;
;       |Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|                                                                                                                                                     ; 232 (174)         ; 160 (125)    ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA                                                                                                                                                                                                                               ;              ;
;          |scfifo:Image_Buffer|                                                                                                                                                                    ; 58 (0)            ; 35 (0)       ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer                                                                                                                                                                                                           ;              ;
;             |scfifo_p4a1:auto_generated|                                                                                                                                                          ; 58 (6)            ; 35 (2)       ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_p4a1:auto_generated                                                                                                                                                                                ;              ;
;                |a_dpfifo_es31:dpfifo|                                                                                                                                                             ; 52 (29)           ; 33 (13)      ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo                                                                                                                                                           ;              ;
;                   |altsyncram_lh81:FIFOram|                                                                                                                                                       ; 0 (0)             ; 0 (0)        ; 2176        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram                                                                                                                                   ;              ;
;                   |cntr_0ab:wr_ptr|                                                                                                                                                               ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr                                                                                                                                           ;              ;
;                   |cntr_ca7:usedw_counter|                                                                                                                                                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_ca7:usedw_counter                                                                                                                                    ;              ;
;                   |cntr_v9b:rd_ptr_msb|                                                                                                                                                           ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_v9b:rd_ptr_msb                                                                                                                                       ;              ;
;       |Pixel_Buffer_DMA_avalon_control_slave_arbitrator:the_Pixel_Buffer_DMA_avalon_control_slave|                                                                                                ; 7 (7)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA_avalon_control_slave_arbitrator:the_Pixel_Buffer_DMA_avalon_control_slave                                                                                                                                                                          ;              ;
;       |Pixel_Buffer_DMA_avalon_pixel_dma_master_arbitrator:the_Pixel_Buffer_DMA_avalon_pixel_dma_master|                                                                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA_avalon_pixel_dma_master_arbitrator:the_Pixel_Buffer_DMA_avalon_pixel_dma_master                                                                                                                                                                    ;              ;
;       |Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|                                                                                                              ; 50 (29)           ; 23 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave                                                                                                                                                                                        ;              ;
;          |rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave|                                                   ; 14 (14)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave                                                   ;              ;
;          |rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave| ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave ;              ;
;       |Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|                                                                                                                                               ; 20 (20)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler                                                                                                                                                                                                                         ;              ;
;       |VGA_Controller:the_VGA_Controller|                                                                                                                                                         ; 73 (1)            ; 83 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|VGA_Controller:the_VGA_Controller                                                                                                                                                                                                                                   ;              ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|                                                                                                                                           ; 72 (72)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|VGA_Controller:the_VGA_Controller|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                                                                      ;              ;
;       |Video_System_clock_0:the_Video_System_clock_0|                                                                                                                                             ; 22 (1)            ; 26 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0                                                                                                                                                                                                                       ;              ;
;          |Video_System_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                            ;              ;
;          |Video_System_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                                                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                         ;              ;
;          |Video_System_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                           ;              ;
;          |Video_System_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                        ;              ;
;          |Video_System_clock_0_master_FSM:master_FSM|                                                                                                                                             ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_master_FSM:master_FSM                                                                                                                                                                            ;              ;
;          |Video_System_clock_0_slave_FSM:slave_FSM|                                                                                                                                               ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_slave_FSM:slave_FSM                                                                                                                                                                              ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                   ;              ;
;       |Video_System_clock_0_in_arbitrator:the_Video_System_clock_0_in|                                                                                                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_0_in_arbitrator:the_Video_System_clock_0_in                                                                                                                                                                                                      ;              ;
;       |Video_System_clock_1:the_Video_System_clock_1|                                                                                                                                             ; 31 (9)            ; 88 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1                                                                                                                                                                                                                       ;              ;
;          |Video_System_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|Video_System_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                            ;              ;
;          |Video_System_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                                                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|Video_System_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                         ;              ;
;          |Video_System_clock_1_edge_to_pulse:write_done_edge_to_pulse|                                                                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|Video_System_clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                           ;              ;
;          |Video_System_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|Video_System_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                        ;              ;
;          |Video_System_clock_1_master_FSM:master_FSM|                                                                                                                                             ; 11 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|Video_System_clock_1_master_FSM:master_FSM                                                                                                                                                                            ;              ;
;          |Video_System_clock_1_slave_FSM:slave_FSM|                                                                                                                                               ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|Video_System_clock_1_slave_FSM:slave_FSM                                                                                                                                                                              ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                   ;              ;
;       |Video_System_clock_1_in_arbitrator:the_Video_System_clock_1_in|                                                                                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_1_in_arbitrator:the_Video_System_clock_1_in                                                                                                                                                                                                      ;              ;
;       |Video_System_clock_2:the_Video_System_clock_2|                                                                                                                                             ; 22 (1)            ; 43 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2                                                                                                                                                                                                                       ;              ;
;          |Video_System_clock_2_edge_to_pulse:read_done_edge_to_pulse|                                                                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                            ;              ;
;          |Video_System_clock_2_edge_to_pulse:read_request_edge_to_pulse|                                                                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                         ;              ;
;          |Video_System_clock_2_edge_to_pulse:write_done_edge_to_pulse|                                                                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                           ;              ;
;          |Video_System_clock_2_edge_to_pulse:write_request_edge_to_pulse|                                                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                        ;              ;
;          |Video_System_clock_2_master_FSM:master_FSM|                                                                                                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_master_FSM:master_FSM                                                                                                                                                                            ;              ;
;          |Video_System_clock_2_slave_FSM:slave_FSM|                                                                                                                                               ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_slave_FSM:slave_FSM                                                                                                                                                                              ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                  ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                   ;              ;
;       |Video_System_clock_2_in_arbitrator:the_Video_System_clock_2_in|                                                                                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_2_in_arbitrator:the_Video_System_clock_2_in                                                                                                                                                                                                      ;              ;
;       |Video_System_reset_clk_domain_synch_module:Video_System_reset_clk_domain_synch|                                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_reset_clk_domain_synch_module:Video_System_reset_clk_domain_synch                                                                                                                                                                                      ;              ;
;       |Video_System_reset_sys_clk_domain_synch_module:Video_System_reset_sys_clk_domain_synch|                                                                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_reset_sys_clk_domain_synch_module:Video_System_reset_sys_clk_domain_synch                                                                                                                                                                              ;              ;
;       |Video_System_reset_vga_clk_domain_synch_module:Video_System_reset_vga_clk_domain_synch|                                                                                                    ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_reset_vga_clk_domain_synch_module:Video_System_reset_vga_clk_domain_synch                                                                                                                                                                              ;              ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                                                                                                               ; 136 (35)          ; 108 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                                         ;              ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                                                                                                        ; 51 (51)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                         ;              ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                                           ;              ;
;             |scfifo:rfifo|                                                                                                                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                              ;              ;
;                |scfifo_jr21:auto_generated|                                                                                                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                   ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                              ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                                    ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                      ;              ;
;                         |cntr_do7:count_usedw|                                                                                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                 ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                                                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                        ;              ;
;                      |cntr_1ob:wr_ptr|                                                                                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                              ;              ;
;                      |dpram_nl21:FIFOram|                                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                           ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                               ;              ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                                           ;              ;
;             |scfifo:wfifo|                                                                                                                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                              ;              ;
;                |scfifo_jr21:auto_generated|                                                                                                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                   ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                              ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                                                    ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                      ;              ;
;                         |cntr_do7:count_usedw|                                                                                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                 ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                                                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                        ;              ;
;                      |cntr_1ob:wr_ptr|                                                                                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                              ;              ;
;                      |dpram_nl21:FIFOram|                                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                           ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                                                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                               ;              ;
;       |pio_0:the_pio_0|                                                                                                                                                                           ; 17 (17)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|pio_0:the_pio_0                                                                                                                                                                                                                                                     ;              ;
;       |pio_0_s1_arbitrator:the_pio_0_s1|                                                                                                                                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|Video_System:Video_System_inst|pio_0_s1_arbitrator:the_pio_0_s1                                                                                                                                                                                                                                    ;              ;
;    |sld_hub:auto_hub|                                                                                                                                                                             ; 122 (81)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|sld_hub:auto_hub                                                                                                                                                                                                                                                                                   ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                                                                                                   ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                           ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                                                                                 ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Example_4_Video_In|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                         ;              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------------------+
; Name                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------------------+
; DDS:sine|sync_rom:sineTable|altsyncram:Ram0_rtl_0|altsyncram_d681:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096    ; db/Example_4_Video_In.rom0_sync_rom_f93d234f.hdl.mif ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192    ; CPU_ociram_default_contents.mif                      ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bf1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; CPU_rf_ram_a.mif                                     ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bf1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; CPU_rf_ram_b.mif                                     ;
; Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None                                                 ;
; Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Single Port      ; 100000       ; 32           ; --           ; --           ; 3200000 ; Onchip_Memory.hex                                    ;
; Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 18           ; 128          ; 18           ; 2304    ; None                                                 ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                                 ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File                                             ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |Example_4_Video_In|Audio_PLL:p1 ; C:/our_shit/ECE5760Projects/legit_start/verilog/Audio_PLL.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |Example_4_Video_In|I2C_AV_Config:u3|mSetup_ST    ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                               ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                               ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                               ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                 ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                               ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                               ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                               ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|Video_System_clock_1_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                               ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                               ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                               ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|Video_System_clock_1_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                 ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                               ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                               ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                               ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_master_FSM:master_FSM|master_state ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------------------------------------+
; Name             ; master_state.100 ; master_state.010 ; master_state.001                                                                                                ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------------------------------------+
; master_state.001 ; 0                ; 0                ; 0                                                                                                               ;
; master_state.010 ; 0                ; 1                ; 1                                                                                                               ;
; master_state.100 ; 1                ; 0                ; 1                                                                                                               ;
+------------------+------------------+------------------+-----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_slave_FSM:slave_FSM|slave_state ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------+
; Name            ; slave_state.100 ; slave_state.010 ; slave_state.001                                                                                                 ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------+
; slave_state.001 ; 0               ; 0               ; 0                                                                                                               ;
; slave_state.010 ; 0               ; 1               ; 1                                                                                                               ;
; slave_state.100 ; 1               ; 0               ; 1                                                                                                               ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|present_state                                                                                     ;
+-----------------------------------------------+-----------------------------------------------+-----------------------------------+-------------------------------------------+----------------------------+
; Name                                          ; present_state.STATE_3_MAX_PENDING_READS_STALL ; present_state.STATE_2_READ_BUFFER ; present_state.STATE_1_WAIT_FOR_LAST_PIXEL ; present_state.STATE_0_IDLE ;
+-----------------------------------------------+-----------------------------------------------+-----------------------------------+-------------------------------------------+----------------------------+
; present_state.STATE_0_IDLE                    ; 0                                             ; 0                                 ; 0                                         ; 0                          ;
; present_state.STATE_1_WAIT_FOR_LAST_PIXEL     ; 0                                             ; 0                                 ; 1                                         ; 1                          ;
; present_state.STATE_2_READ_BUFFER             ; 0                                             ; 1                                 ; 0                                         ; 1                          ;
; present_state.STATE_3_MAX_PENDING_READS_STALL ; 1                                             ; 0                                 ; 0                                         ; 1                          ;
+-----------------------------------------------+-----------------------------------------------+-----------------------------------+-------------------------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                               ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                               ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                               ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                               ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                               ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                            ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_reset_vga_clk_domain_synch_module:Video_System_reset_vga_clk_domain_synch|data_out                                                                                                                                        ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_reset_sys_clk_domain_synch_module:Video_System_reset_sys_clk_domain_synch|data_out                                                                                                                                        ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_reset_clk_domain_synch_module:Video_System_reset_clk_domain_synch|data_out                                                                                                                                                ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                              ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                               ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_reset_vga_clk_domain_synch_module:Video_System_reset_vga_clk_domain_synch|data_in_d1                                                                                                                                      ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_reset_sys_clk_domain_synch_module:Video_System_reset_sys_clk_domain_synch|data_in_d1                                                                                                                                      ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|master_nativeaddress                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_reset_clk_domain_synch_module:Video_System_reset_clk_domain_synch|data_in_d1                                                                                                                                              ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master_module:pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master|data_out                                                                 ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master_module:jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master|data_out                       ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_nativeaddress_d1                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|master_writedata[7]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master_module:pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master|data_in_d1                                                               ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master_module:jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master|data_in_d1                     ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|master_writedata[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_writedata_d1[7]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|master_writedata[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_writedata_d1[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|master_writedata[0]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|master_nativeaddress[1]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|master_nativeaddress[0]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|master_writedata[1]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|master_writedata[2]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|master_writedata[3]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|master_writedata[2]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_writedata_d1[1]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_writedata_d1[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_nativeaddress_d1[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_nativeaddress_d1[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_writedata_d1[1]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_writedata_d1[2]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_writedata_d1[3]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|master_writedata[3]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_writedata_d1[2]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|master_writedata[10]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|master_writedata[4]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_writedata_d1[3]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|master_address                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_writedata_d1[10]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|master_writedata[5]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_writedata_d1[4]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|slave_address_d1                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|master_writedata[6]                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_writedata_d1[5]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_writedata_d1[6]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[0..35]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                         ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[4..31]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[4..31]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[4..31]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata_p1[11,23..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata[11,23..31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|VGA_Controller:the_VGA_Controller|VGA_SYNC                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|d1_reasons_to_wait                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|Onchip_Memory_s1_arbitrator:the_Onchip_Memory_s1|d1_reasons_to_wait                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|readdata[1..7]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|CPU:the_CPU|W_ienable_reg[2..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|CPU:the_CPU|W_ipending_reg[2..31]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|CPU:the_CPU|R_ctrl_custom                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_im_addr[0..6]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_wrap                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk|dbrk_goto1                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk|dbrk_goto0                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_xbrk:the_CPU_nios2_oci_xbrk|xbrk_break                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|slave_readdata_p1[1..7]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|slave_readdata[1..7]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|CPU:the_CPU|W_control_rd_data[2..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_0[1..7]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_1[1..7]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_2[1..7]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_endofpacket                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                         ;
; Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[0,1,10,11,20,21]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[0..16]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                         ;
; I2C_AV_Config:u3|mI2C_DATA[7,8,13..17,19,23]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[7,8,13..17,19,23]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_bwp|dffe18a[7]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_brp|dffe18a[7]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; Video_System:Video_System_inst|Pixel_Buffer_DMA_avalon_pixel_dma_master_arbitrator:the_Pixel_Buffer_DMA_avalon_pixel_dma_master|Pixel_Buffer_DMA_avalon_pixel_dma_master_latency_counter                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[2]                                                                                                                                                                   ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[3]                                                                                                                 ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[3]                                                                                                                                                                   ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[4]                                                                                                                 ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[4]                                                                                                                                                                   ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[5]                                                                                                                 ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[5]                                                                                                                                                                   ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[6]                                                                                                                 ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[6]                                                                                                                                                                   ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[7]                                                                                                                 ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[7]                                                                                                                                                                   ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[8]                                                                                                                 ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[8]                                                                                                                                                                   ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[9]                                                                                                                 ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[9]                                                                                                                                                                   ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[10]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[11]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[11]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[12]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[12]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[13]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[13]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[14]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[14]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[15]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[15]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[16]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[16]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[17]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[17]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[18]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[18]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[19]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[19]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[20]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[20]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[21]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[21]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[22]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[22]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[23]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[23]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[24]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[24]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[25]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[25]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[26]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[26]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[27]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[27]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[28]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[28]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[29]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[29]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[30]                                                                                                                ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[30]                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[31]                                                                                                                ;
; AUDIO_DAC_ADC:u4|AUD_outL[0]                                                                                                                                                                                                                                                                              ; Merged with AUDIO_DAC_ADC:u4|AUD_outR[0]                                                                                                                                                                                                                            ;
; Video_System:Video_System_inst|pio_0_s1_arbitrator:the_pio_0_s1|d1_pio_0_s1_end_xfer                                                                                                                                                                                                                      ; Merged with Video_System:Video_System_inst|pio_0_s1_arbitrator:the_pio_0_s1|d1_reasons_to_wait                                                                                                                                                                      ;
; Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[7]                                                                                                                                                                                                             ; Merged with Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[2]                                                                                                                                                           ;
; Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[8]                                                                                                                                                                                                             ; Merged with Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[3]                                                                                                                                                           ;
; Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[9]                                                                                                                                                                                                             ; Merged with Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[4]                                                                                                                                                           ;
; Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[18]                                                                                                                                                                                                            ; Merged with Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[12]                                                                                                                                                          ;
; Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[19]                                                                                                                                                                                                            ; Merged with Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[13]                                                                                                                                                          ;
; Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[27]                                                                                                                                                                                                            ; Merged with Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[22]                                                                                                                                                          ;
; Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[28]                                                                                                                                                                                                            ; Merged with Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[23]                                                                                                                                                          ;
; Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[29]                                                                                                                                                                                                            ; Merged with Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[24]                                                                                                                                                          ;
; Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|Pixel_Buffer_avalon_sram_slave_arb_addend[0]                                                                                                                                                  ; Merged with Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|Pixel_Buffer_avalon_sram_slave_arb_addend[1]                                                                                                ;
; Video_System:Video_System_inst|Onchip_Memory_s1_arbitrator:the_Onchip_Memory_s1|Onchip_Memory_s1_arb_addend[0]                                                                                                                                                                                            ; Merged with Video_System:Video_System_inst|Onchip_Memory_s1_arbitrator:the_Onchip_Memory_s1|Onchip_Memory_s1_arb_addend[1]                                                                                                                                          ;
; Video_System:Video_System_inst|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|d1_CPU_jtag_debug_module_end_xfer                                                                                                                                                                               ; Merged with Video_System:Video_System_inst|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|d1_reasons_to_wait                                                                                                                                            ;
; DDS:sine|accumulator[1..13]                                                                                                                                                                                                                                                                               ; Merged with DDS:sine|accumulator[0]                                                                                                                                                                                                                                 ;
; AUDIO_DAC_ADC:u4|AUD_outR[15]                                                                                                                                                                                                                                                                             ; Merged with AUDIO_DAC_ADC:u4|AUD_outL[15]                                                                                                                                                                                                                           ;
; AUDIO_DAC_ADC:u4|AUD_outR[14]                                                                                                                                                                                                                                                                             ; Merged with AUDIO_DAC_ADC:u4|AUD_outL[14]                                                                                                                                                                                                                           ;
; AUDIO_DAC_ADC:u4|AUD_outR[13]                                                                                                                                                                                                                                                                             ; Merged with AUDIO_DAC_ADC:u4|AUD_outL[13]                                                                                                                                                                                                                           ;
; AUDIO_DAC_ADC:u4|AUD_outR[12]                                                                                                                                                                                                                                                                             ; Merged with AUDIO_DAC_ADC:u4|AUD_outL[12]                                                                                                                                                                                                                           ;
; AUDIO_DAC_ADC:u4|AUD_outR[11]                                                                                                                                                                                                                                                                             ; Merged with AUDIO_DAC_ADC:u4|AUD_outL[11]                                                                                                                                                                                                                           ;
; AUDIO_DAC_ADC:u4|AUD_outR[10]                                                                                                                                                                                                                                                                             ; Merged with AUDIO_DAC_ADC:u4|AUD_outL[10]                                                                                                                                                                                                                           ;
; AUDIO_DAC_ADC:u4|AUD_outR[9]                                                                                                                                                                                                                                                                              ; Merged with AUDIO_DAC_ADC:u4|AUD_outL[9]                                                                                                                                                                                                                            ;
; AUDIO_DAC_ADC:u4|AUD_outR[8]                                                                                                                                                                                                                                                                              ; Merged with AUDIO_DAC_ADC:u4|AUD_outL[8]                                                                                                                                                                                                                            ;
; AUDIO_DAC_ADC:u4|AUD_outR[7]                                                                                                                                                                                                                                                                              ; Merged with AUDIO_DAC_ADC:u4|AUD_outL[7]                                                                                                                                                                                                                            ;
; AUDIO_DAC_ADC:u4|AUD_outR[6]                                                                                                                                                                                                                                                                              ; Merged with AUDIO_DAC_ADC:u4|AUD_outL[6]                                                                                                                                                                                                                            ;
; AUDIO_DAC_ADC:u4|AUD_outR[5]                                                                                                                                                                                                                                                                              ; Merged with AUDIO_DAC_ADC:u4|AUD_outL[5]                                                                                                                                                                                                                            ;
; AUDIO_DAC_ADC:u4|AUD_outR[4]                                                                                                                                                                                                                                                                              ; Merged with AUDIO_DAC_ADC:u4|AUD_outL[4]                                                                                                                                                                                                                            ;
; AUDIO_DAC_ADC:u4|AUD_outR[3]                                                                                                                                                                                                                                                                              ; Merged with AUDIO_DAC_ADC:u4|AUD_outL[3]                                                                                                                                                                                                                            ;
; AUDIO_DAC_ADC:u4|AUD_outR[2]                                                                                                                                                                                                                                                                              ; Merged with AUDIO_DAC_ADC:u4|AUD_outL[2]                                                                                                                                                                                                                            ;
; AUDIO_DAC_ADC:u4|AUD_outR[1]                                                                                                                                                                                                                                                                              ; Merged with AUDIO_DAC_ADC:u4|AUD_outL[1]                                                                                                                                                                                                                            ;
; I2C_AV_Config:u3|mI2C_DATA[20,21]                                                                                                                                                                                                                                                                         ; Merged with I2C_AV_Config:u3|mI2C_DATA[18]                                                                                                                                                                                                                          ;
; I2C_AV_Config:u3|mI2C_DATA[6]                                                                                                                                                                                                                                                                             ; Merged with I2C_AV_Config:u3|mI2C_DATA[5]                                                                                                                                                                                                                           ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                                                                              ; Merged with I2C_AV_Config:u3|I2C_Controller:u0|SD[18]                                                                                                                                                                                                               ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[6]                                                                                                                                                                                                                                                                  ; Merged with I2C_AV_Config:u3|I2C_Controller:u0|SD[5]                                                                                                                                                                                                                ;
; Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave|full_1 ; Merged with Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave|full_1 ;
; Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave|full_0 ; Merged with Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave|full_0 ;
; DDS:sine|accumulator[0]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_break:the_CPU_nios2_oci_break|trigger_state                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk|dbrk_break                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; LFSR_attack_decay:crash|amp_rise[15]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_break:the_CPU_nios2_oci_break|trigbrktype                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_master_FSM:master_FSM|master_write                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                         ;
; Video_System:Video_System_inst|Pixel_Buffer_DMA_avalon_pixel_dma_master_arbitrator:the_Pixel_Buffer_DMA_avalon_pixel_dma_master|Pixel_Buffer_DMA_avalon_pixel_dma_master_read_but_no_slave_selected                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|Pixel_Buffer_avalon_sram_slave_arb_share_counter[2]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_arb_share_counter[2]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|Onchip_Memory_s1_arbitrator:the_Onchip_Memory_s1|Onchip_Memory_s1_arb_share_counter[2]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; I2C_AV_Config:u3|mSetup_ST~9                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                         ;
; I2C_AV_Config:u3|mSetup_ST~10                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|present_state~2                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                         ;
; Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|present_state~3                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                         ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize~3                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize~4                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize~5                                                                                               ; Lost fanout                                                                                                                                                                                                                                                         ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize.101                                                                                             ; Lost fanout                                                                                                                                                                                                                                                         ;
; LFSR_attack_decay:crash|lopass[11..17]                                                                                                                                                                                                                                                                    ; Merged with LFSR_attack_decay:crash|lopass[10]                                                                                                                                                                                                                      ;
; LFSR_attack_decay:crash|amp_rise[1..14]                                                                                                                                                                                                                                                                   ; Merged with LFSR_attack_decay:crash|amp_rise[0]                                                                                                                                                                                                                     ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize.011                                                                                             ; Merged with Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize.001                                           ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize.001                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_master_FSM:master_FSM|master_state.010                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_master_FSM:master_FSM|master_read                                                                                                                     ;
; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_master_FSM:master_FSM|master_state.010                                                                                                                                                                  ; Merged with Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_master_FSM:master_FSM|master_read                                                                                                                     ;
; AUDIO_DAC_ADC:u4|BCK_DIV[3]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 455                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|readdata[7]                                                     ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|slave_readdata_p1[7],                                                              ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|slave_readdata[7],                                                                 ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_0[7],                                                           ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_1[7],                                                           ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_2[7]                                                            ;
; Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|readdata[1]                                                     ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|slave_readdata_p1[1],                                                              ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|slave_readdata[1],                                                                 ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_0[1],                                                           ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_1[1],                                                           ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_2[1]                                                            ;
; Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|readdata[2]                                                     ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|slave_readdata_p1[2],                                                              ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|slave_readdata[2],                                                                 ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_0[2],                                                           ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_1[2],                                                           ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_2[2]                                                            ;
; Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|readdata[3]                                                     ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|slave_readdata_p1[3],                                                              ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|slave_readdata[3],                                                                 ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_0[3],                                                           ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_1[3],                                                           ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_2[3]                                                            ;
; Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|readdata[4]                                                     ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|slave_readdata_p1[4],                                                              ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|slave_readdata[4],                                                                 ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_0[4],                                                           ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_1[4],                                                           ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_2[4]                                                            ;
; Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|readdata[5]                                                     ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|slave_readdata_p1[5],                                                              ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|slave_readdata[5],                                                                 ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_0[5],                                                           ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_1[5],                                                           ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_2[5]                                                            ;
; Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|readdata[6]                                                     ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|slave_readdata_p1[6],                                                              ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|slave_readdata[6],                                                                 ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_0[6],                                                           ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_1[6],                                                           ;
;                                                                                                                                ;                           ; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|dbs_8_reg_segment_2[6]                                                            ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[24]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[24],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[24]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[23]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[23],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[23]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[22]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[22],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[22]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[21]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[21],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[21]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[20]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[20],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[20]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[19]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[19],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[19]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[18]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[18],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[18]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[17]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[17],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[17]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[16]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[16],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[16]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[15]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[15],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[15]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[31]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[31],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[31]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[13]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[13],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[13]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[12]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[12],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[12]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[11]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[11],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[11]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[10]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[10],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[10]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[9]                                                                     ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[9],                                                              ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[9]                                                                  ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[8]                                                                     ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[8],                                                              ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[8]                                                                  ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[7]                                                                     ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[7],                                                              ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[7]                                                                  ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[6]                                                                     ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[6],                                                              ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[6]                                                                  ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[5]                                                                     ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[5],                                                              ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[5]                                                                  ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[4]                                                                     ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[4],                                                              ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[4]                                                                  ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[30]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[30],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[30]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[29]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[29],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[29]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[28]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[28],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[28]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[27]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[27],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[27]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[26]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[26],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[26]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[25]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[25],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[25]                                                                 ;
; Video_System:Video_System_inst|pio_0:the_pio_0|readdata[14]                                                                    ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata_p1[14],                                                             ;
;                                                                                                                                ; due to stuck port data_in ; Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|slave_readdata[14]                                                                 ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata_p1[24]                             ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata[24]                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata_p1[23]                             ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata[23]                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata_p1[11]                             ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata[11]                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|d1_reasons_to_wait ; Stuck at GND              ; Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|Pixel_Buffer_avalon_sram_slave_arb_share_counter[2] ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; Video_System:Video_System_inst|Onchip_Memory_s1_arbitrator:the_Onchip_Memory_s1|d1_reasons_to_wait                             ; Stuck at GND              ; Video_System:Video_System_inst|Onchip_Memory_s1_arbitrator:the_Onchip_Memory_s1|Onchip_Memory_s1_arb_share_counter[2]                                           ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata_p1[31]                             ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata[31]                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata_p1[30]                             ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata[30]                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata_p1[29]                             ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata[29]                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata_p1[28]                             ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata[28]                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata_p1[27]                             ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata[27]                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata_p1[26]                             ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata[26]                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata_p1[25]                             ; Stuck at GND              ; Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|slave_readdata[25]                                                                 ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; I2C_AV_Config:u3|mI2C_DATA[23]                                                                                                 ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[23]                                                                                                                       ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; I2C_AV_Config:u3|mI2C_DATA[19]                                                                                                 ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[19]                                                                                                                       ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; I2C_AV_Config:u3|mI2C_DATA[17]                                                                                                 ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[17]                                                                                                                       ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; I2C_AV_Config:u3|mI2C_DATA[16]                                                                                                 ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[16]                                                                                                                       ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; I2C_AV_Config:u3|mI2C_DATA[15]                                                                                                 ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[15]                                                                                                                       ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; I2C_AV_Config:u3|mI2C_DATA[14]                                                                                                 ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[14]                                                                                                                       ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; I2C_AV_Config:u3|mI2C_DATA[13]                                                                                                 ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[13]                                                                                                                       ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; I2C_AV_Config:u3|mI2C_DATA[8]                                                                                                  ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[8]                                                                                                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
; I2C_AV_Config:u3|mI2C_DATA[7]                                                                                                  ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[7]                                                                                                                        ;
;                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1592  ;
; Number of registers using Synchronous Clear  ; 198   ;
; Number of registers using Synchronous Load   ; 268   ;
; Number of registers using Asynchronous Clear ; 816   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 685   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                       ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                                        ; 12      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                                        ; 19      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                                        ; 15      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                                        ; 20      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                                        ; 13      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                                        ; 11      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SCLK                                                                                                                                                                                                                                                                                 ; 2       ;
; Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|CPU_data_master_waitrequest                                                                                                                                                                                                               ; 15      ;
; Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave|fifo_contains_ones_n                                                   ; 2       ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                                                                                                                                        ; 4       ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                     ; 11      ;
; I2C_AV_Config:u3|I2C_Controller:u0|END                                                                                                                                                                                                                                                                                  ; 5       ;
; Video_System:Video_System_inst|CPU:the_CPU|F_pc[17]                                                                                                                                                                                                                                                                     ; 11      ;
; Video_System:Video_System_inst|CPU:the_CPU|i_read                                                                                                                                                                                                                                                                       ; 13      ;
; Video_System:Video_System_inst|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_arb_addend[0]                                                                                                                                                                                           ; 6       ;
; Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|Pixel_Buffer_avalon_sram_slave_reg_firsttransfer                                                                                                                                                            ; 1       ;
; I2C_AV_Config:u3|I2C_Controller:u0|SDO                                                                                                                                                                                                                                                                                  ; 4       ;
; Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                    ; 1       ;
; Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                    ; 1       ;
; Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                                                                                                                                                                   ; 8       ;
; Video_System:Video_System_inst|CPU:the_CPU|F_pc[19]                                                                                                                                                                                                                                                                     ; 1       ;
; Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave|fifo_contains_ones_n ; 2       ;
; Video_System:Video_System_inst|CPU:the_CPU|hbreak_enabled                                                                                                                                                                                                                                                               ; 11      ;
; Video_System:Video_System_inst|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_reg_firsttransfer                                                                                                                                                                                       ; 2       ;
; Video_System:Video_System_inst|Onchip_Memory_s1_arbitrator:the_Onchip_Memory_s1|Onchip_Memory_s1_reg_firsttransfer                                                                                                                                                                                                      ; 1       ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                               ; 10      ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                         ; 3       ;
; Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                                                                                                                                                                      ; 4       ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                                                 ; 2       ;
; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg|oci_ienable[1]                                                                                                                                                                                 ; 2       ;
; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                         ; 1       ;
; Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp|sub_parity12a0                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                    ; 2       ;
; Total number of inverted registers = 33                                                                                                                                                                                                                                                                                 ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                            ;
+-----------------------------------------+----------------------------------------+------+
; Register Name                           ; Megafunction                           ; Type ;
+-----------------------------------------+----------------------------------------+------+
; DDS:sine|sync_rom:sineTable|sine[0..15] ; DDS:sine|sync_rom:sineTable|Ram0_rtl_0 ; RAM  ;
+-----------------------------------------+----------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                                                                                                                                                               ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                  ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|d_byteenable[1]                                                                                                                                                                                                                                                           ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[26]                                                                                                                                                                                                                       ;                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |Example_4_Video_In|Video_System:Video_System_inst|VGA_Controller:the_VGA_Controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                                                                                                                                                           ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|E_src2[12]                                                                                                                                                                                                                                                                ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|E_src1[31]                                                                                                                                                                                                                                                                ;                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|E_src1[13]                                                                                                                                                                                                                                                                ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|E_shift_rot_result[6]                                                                                                                                                                                                                                                     ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|D_iw[10]                                                                                                                                                                                                                                                                  ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|av_ld_byte0_data[6]                                                                                                                                                                                                                                                       ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|av_ld_byte2_data[2]                                                                                                                                                                                                                                                       ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|VGA_Controller:the_VGA_Controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                                                                                                                                                       ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|pixel_address[1]                                                                                                                                                                                                                                ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|line_address[8]                                                                                                                                                                                                                                 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                               ;                            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|W_alu_result[21]                                                                                                                                                                                                                                                          ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|pending_reads[3]                                                                                                                                                                                                                                ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|buffer_start_address[10]                                                                                                                                                                                                                        ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|E_src2[27]                                                                                                                                                                                                                                                                ;                            ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|MonDReg[16]                                                                                                                                                                                         ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|VGA_Controller:the_VGA_Controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                                                                                                                                       ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|MonDReg[10]                                                                                                                                                                                         ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|d_writedata[28]                                                                                                                                                                                                                                                           ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|sr[36]                                                                                                            ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|sr[33]                                                                                                            ;                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|sr[1]                                                                                                             ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|sr[28]                                                                                                            ;                            ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|W_alu_result[30]                                                                                                                                                                                                                                                          ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|back_buf_start_address[6]                                                                                                                                                                                                                       ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|back_buf_start_address[14]                                                                                                                                                                                                                      ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|back_buf_start_address[17]                                                                                                                                                                                                                      ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|back_buf_start_address[24]                                                                                                                                                                                                                      ;                            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|F_pc[13]                                                                                                                                                                                                                                                                  ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|MonAReg[6]                                                                                                                                                                                          ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|d_byteenable[3]                                                                                                                                                                                                                                                           ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_break:the_CPU_nios2_oci_break|break_readreg[7]                                                                                                                                                                              ;                            ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|slave_readdata[20]                                                                                                                                                                                                                              ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                               ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                               ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; |Example_4_Video_In|LFSR_attack_decay:crash|amp_rise[6]                                                                                                                                                                                                                                                                                  ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Example_4_Video_In|LFSR_attack_decay:crash|amp_fall[4]                                                                                                                                                                                                                                                                                  ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|F_pc[17]                                                                                                                                                                                                                                                                  ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|E_logic_result[17]                                                                                                                                                                                                                                                        ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|Pixel_Buffer_avalon_sram_slave_arb_share_counter_next_value[2]                                                                                                                                           ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module|CPU_jtag_debug_module_arb_share_counter_next_value[0]                                                                                                                                                                      ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|Onchip_Memory_s1_arbitrator:the_Onchip_Memory_s1|Onchip_Memory_s1_arb_share_counter_next_value[2]                                                                                                                                                                                     ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|readdata[2]                                                                                                                                                                                                                               ;                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|W_rf_wr_data[21]                                                                                                                                                                                                                                                          ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave|updated_one_count                                                   ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|readdata[1]                                                                                                                                                                                                                               ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave|updated_one_count ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|CPU:the_CPU|D_dst_regnum[1]                                                                                                                                                                                                                                                           ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_slave_FSM:slave_FSM|Selector3                                                                                                                                                                                      ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|Video_System_clock_1_slave_FSM:slave_FSM|Selector0                                                                                                                                                                                      ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Example_4_Video_In|Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_slave_FSM:slave_FSM|Selector0                                                                                                                                                                                      ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master_module:jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master_module:pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated ;
+---------------------------------------+------------------------+------+---------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                            ;
+---------------------------------------+------------------------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                         ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                   ;
+---------------------------------------+------------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_m5c:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                         ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0 ;
+-------------------+-------+------+------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                               ;
+-------------------+-------+------+------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address~reg0                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1                                           ;
+-------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1 ;
+-------------------+-------+------+------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                               ;
+-------------------+-------+------+------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                        ;
+-------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|Video_System_clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2 ;
+-------------------+-------+------+------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                               ;
+-------------------+-------+------+------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                        ;
+-------------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_reset_sys_clk_domain_synch_module:Video_System_reset_sys_clk_domain_synch ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_reset_clk_domain_synch_module:Video_System_reset_clk_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_System:Video_System_inst|Video_System_reset_vga_clk_domain_synch_module:Video_System_reset_vga_clk_domain_synch ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for DDS:sine|sync_rom:sineTable|altsyncram:Ram0_rtl_0|altsyncram_d681:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a ;
+----------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                               ;
+----------------+------------------+----------------------------------------------------------------------------------------------------+
; lpm_file       ; CPU_rf_ram_a.mif ; String                                                                                             ;
+----------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; CPU_rf_ram_a.mif     ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_2bf1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b ;
+----------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                               ;
+----------------+------------------+----------------------------------------------------------------------------------------------------+
; lpm_file       ; CPU_rf_ram_b.mif ; String                                                                                             ;
+----------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                       ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                       ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; CPU_rf_ram_b.mif     ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_3bf1      ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component ;
+----------------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                                                                                                                                                  ;
+----------------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; CPU_ociram_default_contents.mif ; String                                                                                                                                                                                ;
+----------------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                                                                                                                                                        ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                 ; Untyped                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                              ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_A                          ; 8                               ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_A                         ; 256                             ; Signed Integer                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                                                                                                                                                     ;
; WIDTH_B                            ; 32                              ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_B                          ; 8                               ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_B                         ; 256                             ; Signed Integer                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                               ; Signed Integer                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                               ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                        ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                                                                                                                                                     ;
; INIT_FILE                          ; CPU_ociram_default_contents.mif ; Untyped                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                    ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_f572                 ; Untyped                                                                                                                                                                                     ;
+------------------------------------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                    ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_0a02      ; Untyped                                                                                                                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                  ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                        ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                        ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                        ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                        ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                        ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                        ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                        ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; SYS_CLK_MULT   ; 1     ; Signed Integer                                                                     ;
; SYS_CLK_DIV    ; 1     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|altpll:DE_Clock_Generator_System ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                     ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                  ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                  ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                  ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                  ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                  ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                  ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                  ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                  ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                  ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                  ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                  ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                  ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                  ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                  ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                  ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                  ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                  ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                  ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                  ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                  ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                  ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                  ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                  ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                  ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                  ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                           ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                           ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                           ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                  ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                  ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                  ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                  ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                  ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                  ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                  ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                                                                           ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                                           ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                                           ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                  ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                  ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                  ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                  ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                  ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                  ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                  ;
; CLK2_PHASE_SHIFT              ; 20000             ; Untyped                                                                                  ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                                                  ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                  ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                  ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                  ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                  ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                  ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                  ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                  ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                  ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                  ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                  ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                  ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                  ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                  ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                  ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                           ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                           ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                  ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                  ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                  ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                  ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                  ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                  ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                  ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                  ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                  ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                  ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                  ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                  ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                  ;
; M                             ; 0                 ; Untyped                                                                                  ;
; N                             ; 1                 ; Untyped                                                                                  ;
; M2                            ; 1                 ; Untyped                                                                                  ;
; N2                            ; 1                 ; Untyped                                                                                  ;
; SS                            ; 1                 ; Untyped                                                                                  ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                  ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                  ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                  ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                  ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                  ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                  ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                  ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                  ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                  ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                  ;
; C0_LOW                        ; 0                 ; Untyped                                                                                  ;
; C1_LOW                        ; 0                 ; Untyped                                                                                  ;
; C2_LOW                        ; 0                 ; Untyped                                                                                  ;
; C3_LOW                        ; 0                 ; Untyped                                                                                  ;
; C4_LOW                        ; 0                 ; Untyped                                                                                  ;
; C5_LOW                        ; 0                 ; Untyped                                                                                  ;
; C6_LOW                        ; 0                 ; Untyped                                                                                  ;
; C7_LOW                        ; 0                 ; Untyped                                                                                  ;
; C8_LOW                        ; 0                 ; Untyped                                                                                  ;
; C9_LOW                        ; 0                 ; Untyped                                                                                  ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                  ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                  ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                  ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                  ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                  ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                  ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                  ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                  ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                  ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                  ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; C0_PH                         ; 0                 ; Untyped                                                                                  ;
; C1_PH                         ; 0                 ; Untyped                                                                                  ;
; C2_PH                         ; 0                 ; Untyped                                                                                  ;
; C3_PH                         ; 0                 ; Untyped                                                                                  ;
; C4_PH                         ; 0                 ; Untyped                                                                                  ;
; C5_PH                         ; 0                 ; Untyped                                                                                  ;
; C6_PH                         ; 0                 ; Untyped                                                                                  ;
; C7_PH                         ; 0                 ; Untyped                                                                                  ;
; C8_PH                         ; 0                 ; Untyped                                                                                  ;
; C9_PH                         ; 0                 ; Untyped                                                                                  ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                  ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                  ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                  ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                  ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                  ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                  ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                  ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                  ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                  ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                  ;
; L0_LOW                        ; 1                 ; Untyped                                                                                  ;
; L1_LOW                        ; 1                 ; Untyped                                                                                  ;
; G0_LOW                        ; 1                 ; Untyped                                                                                  ;
; G1_LOW                        ; 1                 ; Untyped                                                                                  ;
; G2_LOW                        ; 1                 ; Untyped                                                                                  ;
; G3_LOW                        ; 1                 ; Untyped                                                                                  ;
; E0_LOW                        ; 1                 ; Untyped                                                                                  ;
; E1_LOW                        ; 1                 ; Untyped                                                                                  ;
; E2_LOW                        ; 1                 ; Untyped                                                                                  ;
; E3_LOW                        ; 1                 ; Untyped                                                                                  ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                  ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                  ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                  ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                  ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                  ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                  ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                  ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                  ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                  ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                  ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                  ;
; L0_PH                         ; 0                 ; Untyped                                                                                  ;
; L1_PH                         ; 0                 ; Untyped                                                                                  ;
; G0_PH                         ; 0                 ; Untyped                                                                                  ;
; G1_PH                         ; 0                 ; Untyped                                                                                  ;
; G2_PH                         ; 0                 ; Untyped                                                                                  ;
; G3_PH                         ; 0                 ; Untyped                                                                                  ;
; E0_PH                         ; 0                 ; Untyped                                                                                  ;
; E1_PH                         ; 0                 ; Untyped                                                                                  ;
; E2_PH                         ; 0                 ; Untyped                                                                                  ;
; E3_PH                         ; 0                 ; Untyped                                                                                  ;
; M_PH                          ; 0                 ; Untyped                                                                                  ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                  ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                  ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                  ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                  ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                  ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                  ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                  ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                  ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                  ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                  ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                  ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                  ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                  ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                  ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                  ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                  ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                  ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                  ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                  ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                  ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                  ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                  ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                  ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                  ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                  ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                  ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                  ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                  ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                  ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                  ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                  ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                  ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                  ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                  ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                  ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                  ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                  ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                  ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                  ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                  ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                  ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV        ; Untyped                                                                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                  ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                  ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                  ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                  ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                  ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                  ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                  ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                  ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                  ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                  ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                  ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                  ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                  ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                  ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                  ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                  ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                  ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                  ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                  ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                  ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                  ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                  ;
; CBXI_PARAMETER                ; altpll_6rb2       ; Untyped                                                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                  ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                  ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                           ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                         ;
; EW             ; 1     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                    ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTH               ; 32           ; Signed Integer                                                                          ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                          ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                          ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                 ;
; RDSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                          ;
; WRSYNC_DELAYPIPE        ; 5            ; Signed Integer                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                 ;
; MAXIMIZE_SPEED          ; 7            ; Untyped                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_3uj1  ; Untyped                                                                                 ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory ;
+----------------+----------------------+---------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                                ;
+----------------+----------------------+---------------------------------------------------------------------+
; INIT_FILE      ; ../Onchip_Memory.hex ; String                                                              ;
+----------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 100000               ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; Onchip_Memory.hex    ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 100000               ; Signed Integer                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_r7c1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA ;
+--------------------------+----------------------------------+-----------------------------------------------------+
; Parameter Name           ; Value                            ; Type                                                ;
+--------------------------+----------------------------------+-----------------------------------------------------+
; DEFAULT_BUFFER_ADDRESS   ; 00000000000000000000000000000000 ; Unsigned Binary                                     ;
; DEFAULT_BACK_BUF_ADDRESS ; 00000000000000000000000000000000 ; Unsigned Binary                                     ;
; WW                       ; 9                                ; Signed Integer                                      ;
; HW                       ; 8                                ; Signed Integer                                      ;
; MW                       ; 15                               ; Signed Integer                                      ;
; DW                       ; 15                               ; Signed Integer                                      ;
; EW                       ; 0                                ; Signed Integer                                      ;
; PIXELS                   ; 640                              ; Signed Integer                                      ;
; LINES                    ; 480                              ; Signed Integer                                      ;
+--------------------------+----------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                               ;
; lpm_width               ; 18           ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                      ;
; ALMOST_FULL_VALUE       ; 96           ; Signed Integer                                                                               ;
; ALMOST_EMPTY_VALUE      ; 32           ; Signed Integer                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; scfifo_p4a1  ; Untyped                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler ;
+----------------+------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                      ;
+----------------+------------+-------------------------------------------------------------------------------------------+
; IDW            ; 15         ; Signed Integer                                                                            ;
; ODW            ; 29         ; Signed Integer                                                                            ;
; IEW            ; 0          ; Signed Integer                                                                            ;
; OEW            ; 1          ; Signed Integer                                                                            ;
; ALPHA          ; 1111111111 ; Unsigned Binary                                                                           ;
+----------------+------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|VGA_Controller:the_VGA_Controller ;
+---------------------------+------------+----------------------------------------------------------------------+
; Parameter Name            ; Value      ; Type                                                                 ;
+---------------------------+------------+----------------------------------------------------------------------+
; CW                        ; 7          ; Signed Integer                                                       ;
; DW                        ; 29         ; Signed Integer                                                       ;
; R_UI                      ; 29         ; Signed Integer                                                       ;
; R_LI                      ; 22         ; Signed Integer                                                       ;
; G_UI                      ; 19         ; Signed Integer                                                       ;
; G_LI                      ; 12         ; Signed Integer                                                       ;
; B_UI                      ; 9          ; Signed Integer                                                       ;
; B_LI                      ; 2          ; Signed Integer                                                       ;
; H_ACTIVE                  ; 640        ; Signed Integer                                                       ;
; H_FRONT_PORCH             ; 16         ; Signed Integer                                                       ;
; H_SYNC                    ; 96         ; Signed Integer                                                       ;
; H_BACK_PORCH              ; 48         ; Signed Integer                                                       ;
; H_TOTAL                   ; 800        ; Signed Integer                                                       ;
; V_ACTIVE                  ; 480        ; Signed Integer                                                       ;
; V_FRONT_PORCH             ; 10         ; Signed Integer                                                       ;
; V_SYNC                    ; 2          ; Signed Integer                                                       ;
; V_BACK_PORCH              ; 33         ; Signed Integer                                                       ;
; V_TOTAL                   ; 525        ; Signed Integer                                                       ;
; NUMBER_OF_BITS_FOR_LINES  ; 10         ; Signed Integer                                                       ;
; LINE_COUNTER_INCREMENT    ; 0000000001 ; Unsigned Binary                                                      ;
; NUMBER_OF_BITS_FOR_PIXELS ; 10         ; Signed Integer                                                       ;
; PIXEL_COUNTER_INCREMENT   ; 0000000001 ; Unsigned Binary                                                      ;
+---------------------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|VGA_Controller:the_VGA_Controller|altera_up_avalon_video_vga_timing:VGA_Timing ;
+---------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value      ; Type                                                                                                              ;
+---------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; CW                        ; 7          ; Signed Integer                                                                                                    ;
; H_ACTIVE                  ; 640        ; Signed Integer                                                                                                    ;
; H_FRONT_PORCH             ; 16         ; Signed Integer                                                                                                    ;
; H_SYNC                    ; 96         ; Signed Integer                                                                                                    ;
; H_BACK_PORCH              ; 48         ; Signed Integer                                                                                                    ;
; H_TOTAL                   ; 800        ; Signed Integer                                                                                                    ;
; V_ACTIVE                  ; 480        ; Signed Integer                                                                                                    ;
; V_FRONT_PORCH             ; 10         ; Signed Integer                                                                                                    ;
; V_SYNC                    ; 2          ; Signed Integer                                                                                                    ;
; V_BACK_PORCH              ; 33         ; Signed Integer                                                                                                    ;
; V_TOTAL                   ; 525        ; Signed Integer                                                                                                    ;
; NUMBER_OF_BITS_FOR_PIXELS ; 10         ; Signed Integer                                                                                                    ;
; PIXEL_COUNTER_INCREMENT   ; 0000000001 ; Unsigned Binary                                                                                                   ;
; NUMBER_OF_BITS_FOR_LINES  ; 10         ; Signed Integer                                                                                                    ;
; LINE_COUNTER_INCREMENT    ; 0000000001 ; Unsigned Binary                                                                                                   ;
+---------------------------+------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                                       ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                                             ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                                            ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                                     ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                             ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                             ;
; RESERVED                ; 0                                ; Signed Integer                                                                             ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                                             ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                                             ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                                             ;
+-------------------------+----------------------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_PLL ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 9                           ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK0_DIVIDE_BY                ; 25                          ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; Audio_PLL_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u3 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 13       ; Signed Integer                    ;
; Dummy_DATA     ; 0        ; Signed Integer                    ;
; SET_LIN_L      ; 1        ; Signed Integer                    ;
; SET_LIN_R      ; 2        ; Signed Integer                    ;
; SET_HEAD_L     ; 3        ; Signed Integer                    ;
; SET_HEAD_R     ; 4        ; Signed Integer                    ;
; A_PATH_CTRL    ; 5        ; Signed Integer                    ;
; D_PATH_CTRL    ; 6        ; Signed Integer                    ;
; POWER_ON       ; 7        ; Signed Integer                    ;
; SET_FORMAT     ; 8        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                    ;
; SET_ACTIVE     ; 10       ; Signed Integer                    ;
; SET_VIDEO      ; 11       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_DAC_ADC:u4 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; REF_CLK        ; 18432000 ; Signed Integer                    ;
; SAMPLE_RATE    ; 48000    ; Signed Integer                    ;
; DATA_WIDTH     ; 16       ; Signed Integer                    ;
; CHANNEL_NUM    ; 2        ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone IV E                                                     ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DDS:sine|sync_rom:sineTable|altsyncram:Ram0_rtl_0         ;
+------------------------------------+------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                ; Type           ;
+------------------------------------+------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                    ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                  ; Untyped        ;
; WIDTH_A                            ; 16                                                   ; Untyped        ;
; WIDTHAD_A                          ; 8                                                    ; Untyped        ;
; NUMWORDS_A                         ; 256                                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                 ; Untyped        ;
; WIDTH_B                            ; 1                                                    ; Untyped        ;
; WIDTHAD_B                          ; 1                                                    ; Untyped        ;
; NUMWORDS_B                         ; 1                                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                 ; Untyped        ;
; INIT_FILE                          ; db/Example_4_Video_In.rom0_sync_rom_f93d234f.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_d681                                      ; Untyped        ;
+------------------------------------+------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LFSR_attack_decay:crash|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 15           ; Untyped                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                 ;
; LPM_WIDTHP                                     ; 31           ; Untyped                 ;
; LPM_WIDTHR                                     ; 31           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_5dt     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LFSR_attack_decay:crash|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 17           ; Untyped                 ;
; LPM_WIDTHB                                     ; 16           ; Untyped                 ;
; LPM_WIDTHP                                     ; 33           ; Untyped                 ;
; LPM_WIDTHR                                     ; 33           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_56t     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                         ;
; Entity Instance                           ; Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                 ;
; Entity Instance                           ; Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                 ;
; Entity Instance                           ; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                  ;
; Entity Instance                           ; Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                  ;
; Entity Instance                           ; Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory|altsyncram:the_altsyncram                                                                                                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 100000                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                 ;
; Entity Instance                           ; DDS:sine|sync_rom:sineTable|altsyncram:Ram0_rtl_0                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                    ;
+-------------------------------+-------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                           ;
+-------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                               ;
; Entity Instance               ; Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|altpll:DE_Clock_Generator_System ;
;     -- OPERATION_MODE         ; NORMAL                                                                                          ;
;     -- PLL_TYPE               ; FAST                                                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                               ;
; Entity Instance               ; Audio_PLL:p1|altpll:altpll_component                                                            ;
;     -- OPERATION_MODE         ; NORMAL                                                                                          ;
;     -- PLL_TYPE               ; AUTO                                                                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                               ;
+-------------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------+
; Name                       ; Value                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                   ;
; Entity Instance            ; Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO ;
;     -- FIFO Type           ; Dual Clock                                                                          ;
;     -- LPM_WIDTH           ; 32                                                                                  ;
;     -- LPM_NUMWORDS        ; 128                                                                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                  ;
;     -- USE_EAB             ; ON                                                                                  ;
+----------------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                     ;
; Entity Instance            ; Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer                              ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 18                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                 ;
+---------------------------------------+----------------------------------------+
; Name                                  ; Value                                  ;
+---------------------------------------+----------------------------------------+
; Number of entity instances            ; 2                                      ;
; Entity Instance                       ; LFSR_attack_decay:crash|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 15                                     ;
;     -- LPM_WIDTHB                     ; 16                                     ;
;     -- LPM_WIDTHP                     ; 31                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
; Entity Instance                       ; LFSR_attack_decay:crash|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 17                                     ;
;     -- LPM_WIDTHB                     ; 16                                     ;
;     -- LPM_WIDTHP                     ; 33                                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                     ;
;     -- USE_EAB                        ; OFF                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                     ;
+---------------------------------------+----------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "DDS:sine"                ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; increment[22..20] ; Input ; Info     ; Stuck at VCC ;
; increment[15..14] ; Input ; Info     ; Stuck at VCC ;
; increment[31..26] ; Input ; Info     ; Stuck at GND ;
; increment[24..23] ; Input ; Info     ; Stuck at GND ;
; increment[19..18] ; Input ; Info     ; Stuck at GND ;
; increment[13..0]  ; Input ; Info     ; Stuck at GND ;
; increment[25]     ; Input ; Info     ; Stuck at VCC ;
; increment[17]     ; Input ; Info     ; Stuck at VCC ;
; increment[16]     ; Input ; Info     ; Stuck at GND ;
; phase             ; Input ; Info     ; Stuck at GND ;
+-------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LFSR_attack_decay:crash"                                                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; cutoff        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; gain          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; attack        ; Input  ; Info     ; Stuck at GND                                                                        ;
; decay[2..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; decay[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; decay[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; amp[14..0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; amp[15]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; noise_out[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_DAC_ADC:u4"                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; oAUD_inL ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "oAUD_inL[15..1]" have no fanouts ;
; oAUD_inL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; oAUD_inR ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "oAUD_inR[15..1]" have no fanouts ;
; oAUD_inR ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u3|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_PLL:p1"                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|Video_System_reset_vga_clk_domain_synch_module:Video_System_reset_vga_clk_domain_synch" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|Video_System_reset_clk_domain_synch_module:Video_System_reset_clk_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                      ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                 ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|Video_System_reset_sys_clk_domain_synch_module:Video_System_reset_sys_clk_domain_synch" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                         ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2" ;
+--------------------+-------+----------+------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                          ;
+--------------------+-------+----------+------------------------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                                     ;
+--------------------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|Video_System_clock_2_in_arbitrator:the_Video_System_clock_2_in"                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                        ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Video_System_clock_2_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1" ;
+--------------------+-------+----------+------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                          ;
+--------------------+-------+----------+------------------------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                                     ;
+--------------------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|Video_System_clock_1_in_arbitrator:the_Video_System_clock_1_in"                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                        ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Video_System_clock_1_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0"                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|Video_System_clock_0_in_arbitrator:the_Video_System_clock_0_in"                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                        ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Video_System_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|VGA_Controller:the_VGA_Controller|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; end_of_frame ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; vga_c_sync   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
; vga_data_en  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
; vga_color    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|VGA_Controller:the_VGA_Controller"                                                                            ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler"                                                                              ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA"                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; stream_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                  ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                        ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                        ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                  ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                      ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                      ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO"                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; stream_in_empty  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; stream_out_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals"                                                                              ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                      ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                 ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                      ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                 ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input  ; Warning  ; Input port expression (17 bits) is wider than the input port (7 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts.          ;
; clocken0  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                ;
; clocken1  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_pib:the_CPU_nios2_oci_pib" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_nios2_oci_fifowp_inc:CPU_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dtrace:the_CPU_nios2_oci_dtrace|CPU_nios2_oci_td_mode:CPU_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace"                                                          ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_xbrk:the_CPU_nios2_oci_xbrk" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                   ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; clocken1 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                              ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci"                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench" ;
+-----------------+-------+----------+---------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                             ;
+-----------------+-------+----------+---------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                        ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                        ;
+-----------------+-------+----------+---------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "Video_System:Video_System_inst" ;
+---------+--------+----------+------------------------------+
; Port    ; Type   ; Severity ; Details                      ;
+---------+--------+----------+------------------------------+
; reset_n ; Input  ; Info     ; Stuck at VCC                 ;
; sys_clk ; Output ; Info     ; Explicitly unconnected       ;
; vga_clk ; Output ; Info     ; Explicitly unconnected       ;
+---------+--------+----------+------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:28     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Wed Feb 25 12:03:31 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Example_4_Video_In -c Example_4_Video_In
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file sync_rom.v
    Info: Found entity 1: sync_rom
Info: Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file i2c_av_config.v
    Info: Found entity 1: I2C_AV_Config
Info: Found 1 design units, including 1 entities, in source file audio_pll.v
    Info: Found entity 1: Audio_PLL
Info: Found 1 design units, including 1 entities, in source file audio_dac_adc.v
    Info: Found entity 1: AUDIO_DAC_ADC
Info: Found 1 design units, including 1 entities, in source file dual_clock_fifo.v
    Info: Found entity 1: Dual_Clock_FIFO
Info: Found 1 design units, including 1 entities, in source file clock_signals.v
    Info: Found entity 1: Clock_Signals
Info: Found 1 design units, including 1 entities, in source file pixel_buffer.v
    Info: Found entity 1: Pixel_Buffer
Info: Found 1 design units, including 1 entities, in source file pixel_buffer_dma.v
    Info: Found entity 1: Pixel_Buffer_DMA
Info: Found 1 design units, including 1 entities, in source file pixel_rgb_resampler.v
    Info: Found entity 1: Pixel_RGB_Resampler
Info: Found 1 design units, including 1 entities, in source file vga_controller.v
    Info: Found entity 1: VGA_Controller
Info: Found 1 design units, including 1 entities, in source file lfsr_attack_decay.v
    Info: Found entity 1: LFSR_attack_decay
Info: Found 1 design units, including 1 entities, in source file dds.v
    Info: Found entity 1: DDS
Warning: Using design file example_4_video_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Example_4_Video_In
Warning (10236): Verilog HDL Implicit Net warning at example_4_video_in.v(96): created implicit net for "audio_inL"
Warning (10236): Verilog HDL Implicit Net warning at example_4_video_in.v(97): created implicit net for "audio_inR"
Info: Elaborating entity "Example_4_Video_In" for the top level hierarchy
Warning (10665): Bidirectional port "AUD_DACLRCK" at example_4_video_in.v(27) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Warning: Using design file video_system.v, which is not specified as a design file for the current project, but contains definitions for 30 design units and 30 entities in project
    Info: Found entity 1: CPU_jtag_debug_module_arbitrator
    Info: Found entity 2: jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master_module
    Info: Found entity 3: pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master_module
    Info: Found entity 4: CPU_data_master_arbitrator
    Info: Found entity 5: CPU_instruction_master_arbitrator
    Info: Found entity 6: Clock_Signals_avalon_clocks_slave_arbitrator
    Info: Found entity 7: Dual_Clock_FIFO_avalon_dc_buffer_sink_arbitrator
    Info: Found entity 8: Dual_Clock_FIFO_avalon_dc_buffer_source_arbitrator
    Info: Found entity 9: Onchip_Memory_s1_arbitrator
    Info: Found entity 10: rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_module
    Info: Found entity 11: rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave_module
    Info: Found entity 12: Pixel_Buffer_avalon_sram_slave_arbitrator
    Info: Found entity 13: Pixel_Buffer_DMA_avalon_control_slave_arbitrator
    Info: Found entity 14: Pixel_Buffer_DMA_avalon_pixel_dma_master_arbitrator
    Info: Found entity 15: Pixel_Buffer_DMA_avalon_pixel_source_arbitrator
    Info: Found entity 16: Pixel_RGB_Resampler_avalon_rgb_sink_arbitrator
    Info: Found entity 17: Pixel_RGB_Resampler_avalon_rgb_source_arbitrator
    Info: Found entity 18: VGA_Controller_avalon_vga_sink_arbitrator
    Info: Found entity 19: Video_System_clock_0_in_arbitrator
    Info: Found entity 20: Video_System_clock_0_out_arbitrator
    Info: Found entity 21: Video_System_clock_1_in_arbitrator
    Info: Found entity 22: Video_System_clock_1_out_arbitrator
    Info: Found entity 23: Video_System_clock_2_in_arbitrator
    Info: Found entity 24: Video_System_clock_2_out_arbitrator
    Info: Found entity 25: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info: Found entity 26: pio_0_s1_arbitrator
    Info: Found entity 27: Video_System_reset_sys_clk_domain_synch_module
    Info: Found entity 28: Video_System_reset_clk_domain_synch_module
    Info: Found entity 29: Video_System_reset_vga_clk_domain_synch_module
    Info: Found entity 30: Video_System
Info: Elaborating entity "Video_System" for hierarchy "Video_System:Video_System_inst"
Info: Elaborating entity "CPU_jtag_debug_module_arbitrator" for hierarchy "Video_System:Video_System_inst|CPU_jtag_debug_module_arbitrator:the_CPU_jtag_debug_module"
Info: Elaborating entity "CPU_data_master_arbitrator" for hierarchy "Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master"
Info: Elaborating entity "jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master_module" for hierarchy "Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master_module:jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_CPU_data_master"
Info: Elaborating entity "pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master_module" for hierarchy "Video_System:Video_System_inst|CPU_data_master_arbitrator:the_CPU_data_master|pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master_module:pio_0_s1_irq_from_sa_clock_crossing_CPU_data_master"
Info: Elaborating entity "CPU_instruction_master_arbitrator" for hierarchy "Video_System:Video_System_inst|CPU_instruction_master_arbitrator:the_CPU_instruction_master"
Warning: Using design file cpu.v, which is not specified as a design file for the current project, but contains definitions for 22 design units and 22 entities in project
    Info: Found entity 1: CPU_register_bank_a_module
    Info: Found entity 2: CPU_register_bank_b_module
    Info: Found entity 3: CPU_nios2_oci_debug
    Info: Found entity 4: CPU_ociram_lpm_dram_bdp_component_module
    Info: Found entity 5: CPU_nios2_ocimem
    Info: Found entity 6: CPU_nios2_avalon_reg
    Info: Found entity 7: CPU_nios2_oci_break
    Info: Found entity 8: CPU_nios2_oci_xbrk
    Info: Found entity 9: CPU_nios2_oci_dbrk
    Info: Found entity 10: CPU_nios2_oci_itrace
    Info: Found entity 11: CPU_nios2_oci_td_mode
    Info: Found entity 12: CPU_nios2_oci_dtrace
    Info: Found entity 13: CPU_nios2_oci_compute_tm_count
    Info: Found entity 14: CPU_nios2_oci_fifowp_inc
    Info: Found entity 15: CPU_nios2_oci_fifocount_inc
    Info: Found entity 16: CPU_nios2_oci_fifo
    Info: Found entity 17: CPU_nios2_oci_pib
    Info: Found entity 18: CPU_traceram_lpm_dram_bdp_component_module
    Info: Found entity 19: CPU_nios2_oci_im
    Info: Found entity 20: CPU_nios2_performance_monitors
    Info: Found entity 21: CPU_nios2_oci
    Info: Found entity 22: CPU
Info: Elaborating entity "CPU" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU"
Warning: Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: CPU_test_bench
Info: Elaborating entity "CPU_test_bench" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_test_bench:the_CPU_test_bench"
Info: Elaborating entity "CPU_register_bank_a_module" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "CPU_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2bf1.tdf
    Info: Found entity 1: altsyncram_2bf1
Info: Elaborating entity "altsyncram_2bf1" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_a_module:CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bf1:auto_generated"
Info: Elaborating entity "CPU_register_bank_b_module" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "CPU_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3bf1.tdf
    Info: Found entity 1: altsyncram_3bf1
Info: Elaborating entity "altsyncram_3bf1" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_register_bank_b_module:CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bf1:auto_generated"
Info: Elaborating entity "CPU_nios2_oci" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci"
Info: Elaborating entity "CPU_nios2_oci_debug" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_debug:the_CPU_nios2_oci_debug"
Info: Elaborating entity "CPU_nios2_ocimem" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem"
Info: Elaborating entity "CPU_ociram_lpm_dram_bdp_component_module" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "CPU_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf
    Info: Found entity 1: altsyncram_f572
Info: Elaborating entity "altsyncram_f572" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_ocimem:the_CPU_nios2_ocimem|CPU_ociram_lpm_dram_bdp_component_module:CPU_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated"
Info: Elaborating entity "CPU_nios2_avalon_reg" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_avalon_reg:the_CPU_nios2_avalon_reg"
Info: Elaborating entity "CPU_nios2_oci_break" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_break:the_CPU_nios2_oci_break"
Info: Elaborating entity "CPU_nios2_oci_xbrk" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_xbrk:the_CPU_nios2_oci_xbrk"
Info: Elaborating entity "CPU_nios2_oci_dbrk" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dbrk:the_CPU_nios2_oci_dbrk"
Info: Elaborating entity "CPU_nios2_oci_itrace" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace"
Info: Elaborating entity "CPU_nios2_oci_dtrace" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dtrace:the_CPU_nios2_oci_dtrace"
Info: Elaborating entity "CPU_nios2_oci_td_mode" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_dtrace:the_CPU_nios2_oci_dtrace|CPU_nios2_oci_td_mode:CPU_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "CPU_nios2_oci_fifo" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo"
Info: Elaborating entity "CPU_nios2_oci_compute_tm_count" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_nios2_oci_compute_tm_count:CPU_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "CPU_nios2_oci_fifowp_inc" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_nios2_oci_fifowp_inc:CPU_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "CPU_nios2_oci_fifocount_inc" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_nios2_oci_fifocount_inc:CPU_nios2_oci_fifocount_inc_fifocount"
Warning: Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: CPU_oci_test_bench
Info: Elaborating entity "CPU_oci_test_bench" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_fifo:the_CPU_nios2_oci_fifo|CPU_oci_test_bench:the_CPU_oci_test_bench"
Info: Elaborating entity "CPU_nios2_oci_pib" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_pib:the_CPU_nios2_oci_pib"
Info: Elaborating entity "CPU_nios2_oci_im" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im"
Info: Elaborating entity "CPU_traceram_lpm_dram_bdp_component_module" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "UNUSED"
    Info: Parameter "intended_device_family" = "CYCLONEIVE"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf
    Info: Found entity 1: altsyncram_0a02
Info: Elaborating entity "altsyncram_0a02" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated"
Warning: Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: CPU_jtag_debug_module_wrapper
Info: Elaborating entity "CPU_jtag_debug_module_wrapper" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper"
Warning: Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: CPU_jtag_debug_module_tck
Info: Elaborating entity "CPU_jtag_debug_module_tck" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Elaborated megafunction instantiation "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Instantiated megafunction "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info: Parameter "depth" = "2"
Warning: Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: CPU_jtag_debug_module_sysclk
Info: Elaborating entity "CPU_jtag_debug_module_sysclk" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_sysclk:the_CPU_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy"
Info: Instantiated megafunction "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|sld_virtual_jtag_basic:CPU_jtag_debug_module_phy"
Info: Elaborating entity "Clock_Signals_avalon_clocks_slave_arbitrator" for hierarchy "Video_System:Video_System_inst|Clock_Signals_avalon_clocks_slave_arbitrator:the_Clock_Signals_avalon_clocks_slave"
Info: Elaborating entity "Clock_Signals" for hierarchy "Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals"
Warning (10858): Verilog HDL warning at Clock_Signals.v(99): object audio_clk_locked used but never assigned
Warning (10030): Net "audio_clk_locked" at Clock_Signals.v(99) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "altpll" for hierarchy "Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|altpll:DE_Clock_Generator_System"
Info: Elaborated megafunction instantiation "Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|altpll:DE_Clock_Generator_System"
Info: Instantiated megafunction "Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|altpll:DE_Clock_Generator_System" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "-3000"
    Info: Parameter "clk2_divide_by" = "2"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "20000"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone IV"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "FAST"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_enable0" = "PORT_UNUSED"
    Info: Parameter "port_enable1" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_extclkena0" = "PORT_UNUSED"
    Info: Parameter "port_extclkena1" = "PORT_UNUSED"
    Info: Parameter "port_extclkena2" = "PORT_UNUSED"
    Info: Parameter "port_extclkena3" = "PORT_UNUSED"
    Info: Parameter "port_sclkout0" = "PORT_UNUSED"
    Info: Parameter "port_sclkout1" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altpll_6rb2.tdf
    Info: Found entity 1: altpll_6rb2
Info: Elaborating entity "altpll_6rb2" for hierarchy "Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated"
Info: Elaborating entity "Dual_Clock_FIFO_avalon_dc_buffer_sink_arbitrator" for hierarchy "Video_System:Video_System_inst|Dual_Clock_FIFO_avalon_dc_buffer_sink_arbitrator:the_Dual_Clock_FIFO_avalon_dc_buffer_sink"
Info: Elaborating entity "Dual_Clock_FIFO_avalon_dc_buffer_source_arbitrator" for hierarchy "Video_System:Video_System_inst|Dual_Clock_FIFO_avalon_dc_buffer_source_arbitrator:the_Dual_Clock_FIFO_avalon_dc_buffer_source"
Info: Elaborating entity "Dual_Clock_FIFO" for hierarchy "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO"
Info: Elaborating entity "dcfifo" for hierarchy "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO"
Info: Elaborated megafunction instantiation "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO"
Info: Instantiated megafunction "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=7,"
    Info: Parameter "lpm_numwords" = "128"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "32"
    Info: Parameter "lpm_widthu" = "7"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "rdsync_delaypipe" = "5"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "5"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_3uj1.tdf
    Info: Found entity 1: dcfifo_3uj1
Info: Elaborating entity "dcfifo_3uj1" for hierarchy "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf
    Info: Found entity 1: a_gray2bin_tgb
Info: Elaborating entity "a_gray2bin_tgb" for hierarchy "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_gray2bin_tgb:wrptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf
    Info: Found entity 1: a_graycounter_qn6
Info: Elaborating entity "a_graycounter_qn6" for hierarchy "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_qn6:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf
    Info: Found entity 1: a_graycounter_m5c
Info: Elaborating entity "a_graycounter_m5c" for hierarchy "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_m5c:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_l5c.tdf
    Info: Found entity 1: a_graycounter_l5c
Info: Elaborating entity "a_graycounter_l5c" for hierarchy "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|a_graycounter_l5c:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pou.tdf
    Info: Found entity 1: altsyncram_pou
Info: Elaborating entity "altsyncram_pou" for hierarchy "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_26d.tdf
    Info: Found entity 1: alt_synch_pipe_26d
Info: Elaborating entity "alt_synch_pipe_26d" for hierarchy "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info: Found entity 1: dffpipe_1v8
Info: Elaborating entity "dffpipe_1v8" for hierarchy "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe15"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info: Found entity 1: dffpipe_0v8
Info: Elaborating entity "dffpipe_0v8" for hierarchy "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_36d.tdf
    Info: Found entity 1: alt_synch_pipe_36d
Info: Elaborating entity "alt_synch_pipe_36d" for hierarchy "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf
    Info: Found entity 1: dffpipe_2v8
Info: Elaborating entity "dffpipe_2v8" for hierarchy "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe19"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info: Found entity 1: cmpr_a66
Info: Elaborating entity "cmpr_a66" for hierarchy "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|cmpr_a66:rdempty_eq_comp1_lsb"
Info: Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info: Found entity 1: mux_j28
Info: Elaborating entity "mux_j28" for hierarchy "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info: Elaborating entity "Onchip_Memory_s1_arbitrator" for hierarchy "Video_System:Video_System_inst|Onchip_Memory_s1_arbitrator:the_Onchip_Memory_s1"
Warning: Using design file onchip_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Onchip_Memory
Info: Elaborating entity "Onchip_Memory" for hierarchy "Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory"
Info: Elaborating entity "altsyncram" for hierarchy "Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory|altsyncram:the_altsyncram"
Info: Instantiated megafunction "Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "init_file" = "Onchip_Memory.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "maximum_depth" = "100000"
    Info: Parameter "numwords_a" = "100000"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "17"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r7c1.tdf
    Info: Found entity 1: altsyncram_r7c1
Info: Elaborating entity "altsyncram_r7c1" for hierarchy "Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_8ua.tdf
    Info: Found entity 1: decode_8ua
Info: Elaborating entity "decode_8ua" for hierarchy "Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|decode_8ua:decode3"
Info: Found 1 design units, including 1 entities, in source file db/mux_5qb.tdf
    Info: Found entity 1: mux_5qb
Info: Elaborating entity "mux_5qb" for hierarchy "Video_System:Video_System_inst|Onchip_Memory:the_Onchip_Memory|altsyncram:the_altsyncram|altsyncram_r7c1:auto_generated|mux_5qb:mux2"
Info: Elaborating entity "Pixel_Buffer_avalon_sram_slave_arbitrator" for hierarchy "Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave"
Info: Elaborating entity "rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_module" for hierarchy "Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_CPU_data_master_to_Pixel_Buffer_avalon_sram_slave"
Info: Elaborating entity "rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave_module" for hierarchy "Video_System:Video_System_inst|Pixel_Buffer_avalon_sram_slave_arbitrator:the_Pixel_Buffer_avalon_sram_slave|rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave_module:rdv_fifo_for_Pixel_Buffer_DMA_avalon_pixel_dma_master_to_Pixel_Buffer_avalon_sram_slave"
Info: Elaborating entity "Pixel_Buffer" for hierarchy "Video_System:Video_System_inst|Pixel_Buffer:the_Pixel_Buffer"
Info: Elaborating entity "Pixel_Buffer_DMA_avalon_control_slave_arbitrator" for hierarchy "Video_System:Video_System_inst|Pixel_Buffer_DMA_avalon_control_slave_arbitrator:the_Pixel_Buffer_DMA_avalon_control_slave"
Info: Elaborating entity "Pixel_Buffer_DMA_avalon_pixel_dma_master_arbitrator" for hierarchy "Video_System:Video_System_inst|Pixel_Buffer_DMA_avalon_pixel_dma_master_arbitrator:the_Pixel_Buffer_DMA_avalon_pixel_dma_master"
Info: Elaborating entity "Pixel_Buffer_DMA_avalon_pixel_source_arbitrator" for hierarchy "Video_System:Video_System_inst|Pixel_Buffer_DMA_avalon_pixel_source_arbitrator:the_Pixel_Buffer_DMA_avalon_pixel_source"
Info: Elaborating entity "Pixel_Buffer_DMA" for hierarchy "Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA"
Warning (10230): Verilog HDL assignment warning at Pixel_Buffer_DMA.v(256): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Pixel_Buffer_DMA.v(257): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Pixel_Buffer_DMA.v(262): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Pixel_Buffer_DMA.v(263): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Pixel_Buffer_DMA.v(343): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Pixel_Buffer_DMA.v(357): truncated value with size 32 to match size of target (9)
Info: Elaborating entity "scfifo" for hierarchy "Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer"
Info: Elaborated megafunction instantiation "Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer"
Info: Instantiated megafunction "Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer" with the following parameter:
    Info: Parameter "add_ram_output_register" = "OFF"
    Info: Parameter "almost_empty_value" = "32"
    Info: Parameter "almost_full_value" = "96"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "128"
    Info: Parameter "lpm_showahead" = "ON"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "18"
    Info: Parameter "lpm_widthu" = "7"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf
    Info: Found entity 1: scfifo_p4a1
Info: Elaborating entity "scfifo_p4a1" for hierarchy "Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_p4a1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf
    Info: Found entity 1: a_dpfifo_es31
Info: Elaborating entity "a_dpfifo_es31" for hierarchy "Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lh81.tdf
    Info: Found entity 1: altsyncram_lh81
Info: Elaborating entity "altsyncram_lh81" for hierarchy "Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info: Found entity 1: cmpr_ks8
Info: Elaborating entity "cmpr_ks8" for hierarchy "Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cmpr_ks8:almost_full_comparer"
Info: Elaborating entity "cmpr_ks8" for hierarchy "Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cmpr_ks8:three_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info: Found entity 1: cntr_v9b
Info: Elaborating entity "cntr_v9b" for hierarchy "Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_v9b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info: Found entity 1: cntr_ca7
Info: Elaborating entity "cntr_ca7" for hierarchy "Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_ca7:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info: Found entity 1: cntr_0ab
Info: Elaborating entity "cntr_0ab" for hierarchy "Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr"
Info: Elaborating entity "Pixel_RGB_Resampler_avalon_rgb_sink_arbitrator" for hierarchy "Video_System:Video_System_inst|Pixel_RGB_Resampler_avalon_rgb_sink_arbitrator:the_Pixel_RGB_Resampler_avalon_rgb_sink"
Info: Elaborating entity "Pixel_RGB_Resampler_avalon_rgb_source_arbitrator" for hierarchy "Video_System:Video_System_inst|Pixel_RGB_Resampler_avalon_rgb_source_arbitrator:the_Pixel_RGB_Resampler_avalon_rgb_source"
Info: Elaborating entity "Pixel_RGB_Resampler" for hierarchy "Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler"
Warning (10036): Verilog HDL or VHDL warning at Pixel_RGB_Resampler.v(125): object "a" assigned a value but never read
Info: Elaborating entity "VGA_Controller_avalon_vga_sink_arbitrator" for hierarchy "Video_System:Video_System_inst|VGA_Controller_avalon_vga_sink_arbitrator:the_VGA_Controller_avalon_vga_sink"
Info: Elaborating entity "VGA_Controller" for hierarchy "Video_System:Video_System_inst|VGA_Controller:the_VGA_Controller"
Warning: Using design file altera_up_avalon_video_vga_timing.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: altera_up_avalon_video_vga_timing
Info: Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "Video_System:Video_System_inst|VGA_Controller:the_VGA_Controller|altera_up_avalon_video_vga_timing:VGA_Timing"
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "Video_System_clock_0_in_arbitrator" for hierarchy "Video_System:Video_System_inst|Video_System_clock_0_in_arbitrator:the_Video_System_clock_0_in"
Info: Elaborating entity "Video_System_clock_0_out_arbitrator" for hierarchy "Video_System:Video_System_inst|Video_System_clock_0_out_arbitrator:the_Video_System_clock_0_out"
Warning: Using design file video_system_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: Video_System_clock_0_edge_to_pulse
    Info: Found entity 2: Video_System_clock_0_slave_FSM
    Info: Found entity 3: Video_System_clock_0_master_FSM
    Info: Found entity 4: Video_System_clock_0_bit_pipe
    Info: Found entity 5: Video_System_clock_0
Info: Elaborating entity "Video_System_clock_0" for hierarchy "Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0"
Info: Elaborating entity "Video_System_clock_0_edge_to_pulse" for hierarchy "Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "Video_System_clock_0_slave_FSM" for hierarchy "Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_slave_FSM:slave_FSM"
Info: Elaborating entity "Video_System_clock_0_master_FSM" for hierarchy "Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_master_FSM:master_FSM"
Info: Elaborating entity "Video_System_clock_0_bit_pipe" for hierarchy "Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "Video_System_clock_1_in_arbitrator" for hierarchy "Video_System:Video_System_inst|Video_System_clock_1_in_arbitrator:the_Video_System_clock_1_in"
Info: Elaborating entity "Video_System_clock_1_out_arbitrator" for hierarchy "Video_System:Video_System_inst|Video_System_clock_1_out_arbitrator:the_Video_System_clock_1_out"
Warning: Using design file video_system_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: Video_System_clock_1_edge_to_pulse
    Info: Found entity 2: Video_System_clock_1_slave_FSM
    Info: Found entity 3: Video_System_clock_1_master_FSM
    Info: Found entity 4: Video_System_clock_1_bit_pipe
    Info: Found entity 5: Video_System_clock_1
Info: Elaborating entity "Video_System_clock_1" for hierarchy "Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1"
Info: Elaborating entity "Video_System_clock_1_edge_to_pulse" for hierarchy "Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|Video_System_clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "Video_System_clock_1_slave_FSM" for hierarchy "Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|Video_System_clock_1_slave_FSM:slave_FSM"
Info: Elaborating entity "Video_System_clock_1_master_FSM" for hierarchy "Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|Video_System_clock_1_master_FSM:master_FSM"
Info: Elaborating entity "Video_System_clock_1_bit_pipe" for hierarchy "Video_System:Video_System_inst|Video_System_clock_1:the_Video_System_clock_1|Video_System_clock_1_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "Video_System_clock_2_in_arbitrator" for hierarchy "Video_System:Video_System_inst|Video_System_clock_2_in_arbitrator:the_Video_System_clock_2_in"
Info: Elaborating entity "Video_System_clock_2_out_arbitrator" for hierarchy "Video_System:Video_System_inst|Video_System_clock_2_out_arbitrator:the_Video_System_clock_2_out"
Warning: Using design file video_system_clock_2.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info: Found entity 1: Video_System_clock_2_edge_to_pulse
    Info: Found entity 2: Video_System_clock_2_slave_FSM
    Info: Found entity 3: Video_System_clock_2_master_FSM
    Info: Found entity 4: Video_System_clock_2_bit_pipe
    Info: Found entity 5: Video_System_clock_2
Info: Elaborating entity "Video_System_clock_2" for hierarchy "Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2"
Info: Elaborating entity "Video_System_clock_2_edge_to_pulse" for hierarchy "Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "Video_System_clock_2_slave_FSM" for hierarchy "Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_slave_FSM:slave_FSM"
Info: Elaborating entity "Video_System_clock_2_master_FSM" for hierarchy "Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_master_FSM:master_FSM"
Info: Elaborating entity "Video_System_clock_2_bit_pipe" for hierarchy "Video_System:Video_System_inst|Video_System_clock_2:the_Video_System_clock_2|Video_System_clock_2_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "Video_System:Video_System_inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Warning: Using design file jtag_uart_0.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info: Found entity 1: jtag_uart_0_log_module
    Info: Found entity 2: jtag_uart_0_sim_scfifo_w
    Info: Found entity 3: jtag_uart_0_scfifo_w
    Info: Found entity 4: jtag_uart_0_drom_module
    Info: Found entity 5: jtag_uart_0_sim_scfifo_r
    Info: Found entity 6: jtag_uart_0_scfifo_r
    Info: Found entity 7: jtag_uart_0
Info: Elaborating entity "jtag_uart_0" for hierarchy "Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0"
Info: Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info: Found entity 1: scfifo_jr21
Info: Elaborating entity "scfifo_jr21" for hierarchy "Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info: Found entity 1: a_dpfifo_q131
Info: Elaborating entity "a_dpfifo_q131" for hierarchy "Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info: Found entity 1: cntr_do7
Info: Elaborating entity "cntr_do7" for hierarchy "Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info: Found entity 1: dpram_nl21
Info: Elaborating entity "dpram_nl21" for hierarchy "Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info: Found entity 1: altsyncram_r1m1
Info: Elaborating entity "altsyncram_r1m1" for hierarchy "Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info: Found entity 1: cntr_1ob
Info: Elaborating entity "cntr_1ob" for hierarchy "Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info: Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Instantiated megafunction "Video_System:Video_System_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "pio_0_s1_arbitrator" for hierarchy "Video_System:Video_System_inst|pio_0_s1_arbitrator:the_pio_0_s1"
Warning: Using design file pio_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: pio_0
Info: Elaborating entity "pio_0" for hierarchy "Video_System:Video_System_inst|pio_0:the_pio_0"
Info: Elaborating entity "Video_System_reset_sys_clk_domain_synch_module" for hierarchy "Video_System:Video_System_inst|Video_System_reset_sys_clk_domain_synch_module:Video_System_reset_sys_clk_domain_synch"
Info: Elaborating entity "Video_System_reset_clk_domain_synch_module" for hierarchy "Video_System:Video_System_inst|Video_System_reset_clk_domain_synch_module:Video_System_reset_clk_domain_synch"
Info: Elaborating entity "Video_System_reset_vga_clk_domain_synch_module" for hierarchy "Video_System:Video_System_inst|Video_System_reset_vga_clk_domain_synch_module:Video_System_reset_vga_clk_domain_synch"
Warning: Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: Reset_Delay
Info: Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0"
Warning (10230): Verilog HDL assignment warning at reset_delay.v(10): truncated value with size 32 to match size of target (20)
Info: Elaborating entity "Audio_PLL" for hierarchy "Audio_PLL:p1"
Info: Elaborating entity "altpll" for hierarchy "Audio_PLL:p1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "Audio_PLL:p1|altpll:altpll_component"
Info: Instantiated megafunction "Audio_PLL:p1|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "25"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "9"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_PLL"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/audio_pll_altpll.v
    Info: Found entity 1: Audio_PLL_altpll
Info: Elaborating entity "Audio_PLL_altpll" for hierarchy "Audio_PLL:p1|altpll:altpll_component|Audio_PLL_altpll:auto_generated"
Info: Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u3"
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u3|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "AUDIO_DAC_ADC" for hierarchy "AUDIO_DAC_ADC:u4"
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(77): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(105): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(113): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(121): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC_ADC.v(140): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "LFSR_attack_decay" for hierarchy "LFSR_attack_decay:crash"
Warning (10230): Verilog HDL assignment warning at LFSR_attack_decay.v(55): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "DDS" for hierarchy "DDS:sine"
Info: Elaborating entity "sync_rom" for hierarchy "DDS:sine|sync_rom:sineTable"
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_System" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic.
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|q_b[17]"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|q_b[22]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|altsyncram_pou:fifo_ram|q_b[23]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|CPU_traceram_lpm_dram_bdp_component_module:CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[35]"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "DDS:sine|sync_rom:sineTable|Ram0_rtl_0" 
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 16
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_ACLR_A set to NONE
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/Example_4_Video_In.rom0_sync_rom_f93d234f.hdl.mif
Info: Inferred 2 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "LFSR_attack_decay:crash|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "LFSR_attack_decay:crash|Mult1"
Info: Elaborated megafunction instantiation "DDS:sine|sync_rom:sineTable|altsyncram:Ram0_rtl_0"
Info: Instantiated megafunction "DDS:sine|sync_rom:sineTable|altsyncram:Ram0_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "16"
    Info: Parameter "WIDTHAD_A" = "8"
    Info: Parameter "NUMWORDS_A" = "256"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_ACLR_A" = "NONE"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "db/Example_4_Video_In.rom0_sync_rom_f93d234f.hdl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d681.tdf
    Info: Found entity 1: altsyncram_d681
Info: Elaborated megafunction instantiation "LFSR_attack_decay:crash|lpm_mult:Mult0"
Info: Instantiated megafunction "LFSR_attack_decay:crash|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "15"
    Info: Parameter "LPM_WIDTHB" = "16"
    Info: Parameter "LPM_WIDTHP" = "31"
    Info: Parameter "LPM_WIDTHR" = "31"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Found 1 design units, including 1 entities, in source file db/mult_5dt.tdf
    Info: Found entity 1: mult_5dt
Info: Elaborated megafunction instantiation "LFSR_attack_decay:crash|lpm_mult:Mult1"
Info: Instantiated megafunction "LFSR_attack_decay:crash|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "17"
    Info: Parameter "LPM_WIDTHB" = "16"
    Info: Parameter "LPM_WIDTHP" = "33"
    Info: Parameter "LPM_WIDTHR" = "33"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_56t.tdf
    Info: Found entity 1: mult_56t
Warning: 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
Info: One or more bidirs are fed by always enabled tri-state buffers
    Info: Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_DACLRCK" is moved to its source
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "AUD_ADCLRCK~synth"
    Warning: Node "AUD_BCLK~synth"
    Warning: Node "AUD_DACLRCK~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
Info: Timing-Driven Synthesis is running on partition "Top"
Info: 71 registers lost all their fanouts during netlist optimizations. The first 71 are displayed below.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_itrace:the_CPU_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_endofpacket" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[20]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|Pixel_RGB_Resampler:the_Pixel_RGB_Resampler|stream_out_data[21]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_nios2_oci_im:the_CPU_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_bwp|dffe18a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|Dual_Clock_FIFO:the_Dual_Clock_FIFO|dcfifo:Data_FIFO|dcfifo_3uj1:auto_generated|dffpipe_0v8:ws_brp|dffe18a[7]" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|Video_System_clock_0:the_Video_System_clock_0|Video_System_clock_0_master_FSM:master_FSM|master_write" lost all its fanouts during netlist optimizations.
    Info: Register "I2C_AV_Config:u3|mSetup_ST~9" lost all its fanouts during netlist optimizations.
    Info: Register "I2C_AV_Config:u3|mSetup_ST~10" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|present_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|Pixel_Buffer_DMA:the_Pixel_Buffer_DMA|present_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize~3" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize~4" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize~5" lost all its fanouts during netlist optimizations.
    Info: Register "Video_System:Video_System_inst|CPU:the_CPU|CPU_nios2_oci:the_CPU_nios2_oci|CPU_jtag_debug_module_wrapper:the_CPU_jtag_debug_module_wrapper|CPU_jtag_debug_module_tck:the_CPU_jtag_debug_module_tck|DRsize.101" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/our_shit/ECE5760Projects/legit_start/verilog/Example_4_Video_In.map.smsg
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated|pll1"
    Info: Adding node "Audio_PLL:p1|altpll:altpll_component|Audio_PLL_altpll:auto_generated|pll1"
Warning: PLL "Video_System:Video_System_inst|Clock_Signals:the_Clock_Signals|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Warning: Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info: Implemented 3759 device resources after synthesis - the final resource count might be different
    Info: Implemented 11 input pins
    Info: Implemented 58 output pins
    Info: Implemented 20 bidirectional pins
    Info: Implemented 3077 logic cells
    Info: Implemented 586 RAM segments
    Info: Implemented 2 PLLs
    Info: Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 106 warnings
    Info: Peak virtual memory: 492 megabytes
    Info: Processing ended: Wed Feb 25 12:04:05 2015
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/our_shit/ECE5760Projects/legit_start/verilog/Example_4_Video_In.map.smsg.


