// Seed: 3671655846
module module_0 (
    input  tri0 id_0,
    input  tri0 id_1,
    output tri  id_2,
    input  wor  id_3,
    input  wor  id_4
);
  wire id_6, id_7, id_8, id_9;
  uwire id_10;
  assign id_10 = id_6 / 1'b0;
  wire id_11;
  ;
  assign id_6 = id_7;
  assign id_8 = id_0;
endmodule
module module_1 #(
    parameter id_1  = 32'd94,
    parameter id_12 = 32'd19,
    parameter id_4  = 32'd43
) (
    input supply1 id_0,
    input wor _id_1,
    output tri id_2,
    input supply1 id_3,
    input wand _id_4,
    output tri id_5,
    input uwire id_6,
    output wor id_7
    , id_24,
    input wor id_8,
    output supply1 id_9,
    input tri id_10,
    input wand id_11,
    output supply0 _id_12,
    input wor id_13#(
        .id_25(-1),
        .id_26(1 !== 1),
        .id_27(-1'b0),
        .id_28(-1'b0),
        .id_29(1),
        .id_30(1)
    ),
    input tri1 id_14,
    input tri0 id_15,
    input wand id_16,
    input wire id_17,
    input wor id_18,
    output wire id_19,
    input tri0 id_20,
    input supply0 id_21,
    input tri id_22
);
  logic id_31;
  ;
  struct packed {logic id_32;} [id_4  <  id_1 : id_12] id_33;
  ;
  specify
    (id_34 => id_35) = 1;
  endspecify
  module_0 modCall_1 (
      id_6,
      id_3,
      id_9,
      id_6,
      id_20
  );
endmodule
