<bibdata type="standard">
  <title type="title-main" format="text/plain">IEEE Unapproved IEEE Draft Standard for System Verilog: Unified Hardware Design, Specification and Verification Language (Superseded by P1800/D6)</title>
  <title type="main" format="text/plain">IEEE Unapproved IEEE Draft Standard for System Verilog: Unified Hardware Design, Specification and Verification Language (Superseded by P1800/D6)</title>
  <uri type="src">https://ieeexplore.ieee.org/document/4040483</uri>
  <docidentifier type="IEEE">IEEE Std P1800/D6</docidentifier>
  <docidentifier type="ISBN">978-0-7381-5623-1</docidentifier>
  <docnumber>P1800/D6</docnumber>
  <date type="created">
    <on>2005</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
      <address>
        <city/>
        <country>USA</country>
      </address>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">SystemVerilog 1800 is a Unified Hardware Design, Specification and Verification language. Verilog 1364-2005 is a design language. Both standards were approved by the IEEE-SASB in November 2005. This standard creates new revisions of the Verilog 1364 and SystemVerilog 1800 IEEE standards, which include Errata fixes and resolutions; enhancements; Enhanced assertion language; Merge of Verilog LRM and SystemVerilog 1800 LRM into a single LRM; Integration with AMS; and insures interoperability with other languages such as SystemC and VHDL.</abstract>
  <copyright>
    <from>2005</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
</bibdata>