# Register Design for the VeriRisc CPU

## Register Architecture

<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/473fcee5-ee67-4526-9dd6-5e3764487065" />
</p>

## TestBench Results
<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/202712d2-fcff-471f-9d1e-385f3c0668b1" />
</p>
<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/a74efb79-cd9f-4840-aea5-ba02e660ce82" />
</p>
