{
  "name": "opentitan-prim",
  "version": "0.1.0",
  "license": "Apache-2.0",
  "source": {
    "type": "git",
    "url": "https://github.com/lowRISC/opentitan",
    "commit": "304378684dfcf5be73bbd14faffa71790793d8c6",
    "ip_path": "hw/ip/prim",
    "private": false,
    "rtl_path": "rtl",
    "rtl_files": [
      "rtl/prim_alert_pkg.sv",
      "rtl/prim_alert_receiver.sv",
      "rtl/prim_alert_sender.sv",
      "rtl/prim_alert_to_diff.sv",
      "rtl/prim_arbiter_fixed.sv",
      "rtl/prim_arbiter_ppc.sv",
      "rtl/prim_arbiter_tree.sv",
      "rtl/prim_arbiter_tree_dup.sv",
      "rtl/prim_ascon_duplex.sv",
      "rtl/prim_ascon_pkg.sv",
      "rtl/prim_ascon_round.sv",
      "rtl/prim_ascon_sbox.sv",
      "rtl/prim_assert.sv",
      "rtl/prim_blanker.sv",
      "rtl/prim_cdc_rand_delay.sv",
      "rtl/prim_cipher_pkg.sv",
      "rtl/prim_clock_gating_sync.sv",
      "rtl/prim_clock_meas.sv",
      "rtl/prim_clock_timeout.sv",
      "rtl/prim_count.sv",
      "rtl/prim_count_pkg.sv",
      "rtl/prim_crc32.sv",
      "rtl/prim_diff_decode.sv",
      "rtl/prim_diff_encode.sv",
      "rtl/prim_diff_to_alert.sv",
      "rtl/prim_dom_and_2share.sv",
      "rtl/prim_double_lfsr.sv",
      "rtl/prim_edge_detector.sv",
      "rtl/prim_edn_req.sv",
      "rtl/prim_esc_pkg.sv",
      "rtl/prim_esc_receiver.sv",
      "rtl/prim_esc_sender.sv",
      "rtl/prim_fifo_async.sv",
      "rtl/prim_fifo_async_simple.sv",
      "rtl/prim_fifo_async_sram_adapter.sv",
      "rtl/prim_fifo_sync.sv",
      "rtl/prim_fifo_sync_cnt.sv",
      "rtl/prim_filter.sv",
      "rtl/prim_filter_ctr.sv",
      "rtl/prim_flop_macros.sv",
      "rtl/prim_gate_gen.sv",
      "rtl/prim_gf_mult.sv",
      "rtl/prim_intr_hw.sv",
      "rtl/prim_keccak.sv",
      "rtl/prim_lc_and_hardened.sv",
      "rtl/prim_lc_combine.sv",
      "rtl/prim_lc_dec.sv",
      "rtl/prim_lc_or_hardened.sv",
      "rtl/prim_lc_sender.sv",
      "rtl/prim_lc_sync.sv",
      "rtl/prim_leading_one_ppc.sv",
      "rtl/prim_lfsr.sv",
      "rtl/prim_max_tree.sv",
      "rtl/prim_msb_extend.sv",
      "rtl/prim_mubi12_dec.sv",
      "rtl/prim_mubi12_sender.sv",
      "rtl/prim_mubi12_sync.sv",
      "rtl/prim_mubi16_dec.sv",
      "rtl/prim_mubi16_sender.sv",
      "rtl/prim_mubi16_sync.sv",
      "rtl/prim_mubi20_dec.sv",
      "rtl/prim_mubi20_sender.sv",
      "rtl/prim_mubi20_sync.sv",
      "rtl/prim_mubi24_dec.sv",
      "rtl/prim_mubi24_sender.sv",
      "rtl/prim_mubi24_sync.sv",
      "rtl/prim_mubi28_dec.sv",
      "rtl/prim_mubi28_sender.sv",
      "rtl/prim_mubi28_sync.sv",
      "rtl/prim_mubi32_dec.sv",
      "rtl/prim_mubi32_sender.sv",
      "rtl/prim_mubi32_sync.sv",
      "rtl/prim_mubi4_dec.sv",
      "rtl/prim_mubi4_sender.sv",
      "rtl/prim_mubi4_sync.sv",
      "rtl/prim_mubi8_dec.sv",
      "rtl/prim_mubi8_sender.sv",
      "rtl/prim_mubi8_sync.sv",
      "rtl/prim_mubi_pkg.sv",
      "rtl/prim_multibit_sync.sv",
      "rtl/prim_onehot_check.sv",
      "rtl/prim_onehot_enc.sv",
      "rtl/prim_onehot_mux.sv",
      "rtl/prim_packer.sv",
      "rtl/prim_packer_fifo.sv",
      "rtl/prim_pad_wrapper_pkg.sv",
      "rtl/prim_present.sv",
      "rtl/prim_prince.sv",
      "rtl/prim_pulse_sync.sv",
      "rtl/prim_racl_error_arb.sv",
      "rtl/prim_ram_1p_adv.sv",
      "rtl/prim_ram_1p_scr.sv",
      "rtl/prim_ram_1r1w_adv.sv",
      "rtl/prim_ram_1r1w_async_adv.sv",
      "rtl/prim_ram_2p_adv.sv",
      "rtl/prim_ram_2p_async_adv.sv",
      "rtl/prim_reg_cdc.sv",
      "rtl/prim_reg_cdc_arb.sv",
      "rtl/prim_reg_we_check.sv",
      "rtl/prim_rom_adv.sv",
      "rtl/prim_sdc_example.sv",
      "rtl/prim_sec_anchor_buf.sv",
      "rtl/prim_sec_anchor_flop.sv",
      "rtl/prim_secded_22_16_dec.sv",
      "rtl/prim_secded_22_16_enc.sv",
      "rtl/prim_secded_28_22_dec.sv",
      "rtl/prim_secded_28_22_enc.sv",
      "rtl/prim_secded_39_32_dec.sv",
      "rtl/prim_secded_39_32_enc.sv",
      "rtl/prim_secded_64_57_dec.sv",
      "rtl/prim_secded_64_57_enc.sv",
      "rtl/prim_secded_72_64_dec.sv",
      "rtl/prim_secded_72_64_enc.sv",
      "rtl/prim_secded_hamming_22_16_dec.sv",
      "rtl/prim_secded_hamming_22_16_enc.sv",
      "rtl/prim_secded_hamming_39_32_dec.sv",
      "rtl/prim_secded_hamming_39_32_enc.sv",
      "rtl/prim_secded_hamming_72_64_dec.sv",
      "rtl/prim_secded_hamming_72_64_enc.sv",
      "rtl/prim_secded_hamming_76_68_dec.sv",
      "rtl/prim_secded_hamming_76_68_enc.sv",
      "rtl/prim_secded_inv_22_16_dec.sv",
      "rtl/prim_secded_inv_22_16_enc.sv",
      "rtl/prim_secded_inv_28_22_dec.sv",
      "rtl/prim_secded_inv_28_22_enc.sv",
      "rtl/prim_secded_inv_39_32_dec.sv",
      "rtl/prim_secded_inv_39_32_enc.sv",
      "rtl/prim_secded_inv_64_57_dec.sv",
      "rtl/prim_secded_inv_64_57_enc.sv",
      "rtl/prim_secded_inv_72_64_dec.sv",
      "rtl/prim_secded_inv_72_64_enc.sv",
      "rtl/prim_secded_inv_hamming_22_16_dec.sv",
      "rtl/prim_secded_inv_hamming_22_16_enc.sv",
      "rtl/prim_secded_inv_hamming_39_32_dec.sv",
      "rtl/prim_secded_inv_hamming_39_32_enc.sv",
      "rtl/prim_secded_inv_hamming_72_64_dec.sv",
      "rtl/prim_secded_inv_hamming_72_64_enc.sv",
      "rtl/prim_secded_inv_hamming_76_68_dec.sv",
      "rtl/prim_secded_inv_hamming_76_68_enc.sv",
      "rtl/prim_secded_pkg.sv",
      "rtl/prim_sha2.sv",
      "rtl/prim_sha2_32.sv",
      "rtl/prim_sha2_pad.sv",
      "rtl/prim_sha2_pkg.sv",
      "rtl/prim_slicer.sv",
      "rtl/prim_sparse_fsm_flop.sv",
      "rtl/prim_sram_arbiter.sv",
      "rtl/prim_subreg.sv",
      "rtl/prim_subreg_arb.sv",
      "rtl/prim_subreg_ext.sv",
      "rtl/prim_subreg_pkg.sv",
      "rtl/prim_subreg_shadow.sv",
      "rtl/prim_subst_perm.sv",
      "rtl/prim_sum_tree.sv",
      "rtl/prim_sync_reqack.sv",
      "rtl/prim_sync_reqack_data.sv",
      "rtl/prim_sync_slow_fast.sv",
      "rtl/prim_trivium.sv",
      "rtl/prim_trivium_pkg.sv",
      "rtl/prim_util_pkg.sv",
      "rtl/prim_xoshiro256pp.sv"
    ]
  },
  "updated": "2026-02-19T06:12:02Z",
  "$schema": "https://vyges.com/schema/v1/vyges-metadata.schema.json",
  "x-version": "1.0.0",
  "description": "Prim. OpenTitan IP block from hw/ip/prim.",
  "template": "opentitan-ip-template@1.0.0",
  "target": [
    "fpga",
    "asic"
  ],
  "design_type": [
    "digital"
  ],
  "maturity": "imported",
  "created": "2026-02-19T06:12:02Z",
  "interfaces": [
    {
      "type": "bus",
      "direction": "input",
      "protocol": "TL-UL",
      "width": 32,
      "description": "TL-UL host interface for register access"
    }
  ],
  "categories": {
    "primary": "primitives",
    "secondary": [
      "library"
    ],
    "tags": [
      "library",
      "opentitan",
      "lowrisc-opentitan"
    ]
  },
  "community": {
    "issues": "https://github.com/vyges-ip/opentitan-prim/issues",
    "contributions": "https://github.com/vyges-ip/opentitan-prim/pulls"
  }
}
