set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {portaNOT.vo portaNOT_v.sdo}}
	{{"Fast Model"} {portaNOT_fast.vo portaNOT_v_fast.sdo}}
}
