$date
	Mon Dec 07 15:58:44 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module instructionMemory_tb $end
$var wire 32 ! instruction [31:0] $end
$var reg 8 " address [7:0] $end
$var reg 1 # clk $end
$scope module im $end
$var wire 8 $ address [7:0] $end
$var wire 1 # clk $end
$var reg 32 % instruction [31:0] $end
$var reg 8 & memAddr [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
b0 $
0#
b0 "
bx !
$end
#10
b11111111000000000000000000000000 !
b11111111000000000000000000000000 %
b0 &
1#
#20
0#
#30
1#
#40
0#
#50
b10010111000000000000000000000000 !
b10010111000000000000000000000000 %
b1 &
1#
b1 "
b1 $
#60
0#
#70
1#
#80
0#
#90
1#
#100
0#
b10 "
b10 $
#110
b110110000000000000000000000000 !
b110110000000000000000000000000 %
b10 &
1#
#120
0#
#130
1#
#140
0#
#150
b111110000000000000000000000000 !
b111110000000000000000000000000 %
b11 &
1#
b11 "
b11 $
#160
0#
#170
1#
#180
0#
#190
1#
#200
0#
b100 "
b100 $
