/*
 ########################################################################
 EPIPHANY CONFIGURATION REGISTER (32bit access)
 ########################################################################
-------------------------------------------------------------
 ESYSRESET        ***Elink reset***
 [0]              0  - elink active 
                  1  - elink in reset
-------------------------------------------------------------
 ESYSTX           ***Elink transmitter configuration***
 [0]              0  - link TX disable
                  1  - link TX enable
 [1]              0  - normal pass through transaction mode
                  1  - mmu mode
 [3:2]            00 - normal mode
                  01 - gpio drive mode
                  10 - reserved
                  11 - reserved
 [7:4]            Transmit control mode for eMesh
 [11:8]           0000 - No division, full speed
                  0001 - Divide by 2
 [12]             Bypass mode (clkin used for tx_lclk)
 [13]             AXI slave read timeout enable
  -------------------------------------------------------------
 ESYSRX           ***Elink receiver configuration***
 [0]              0  - link RX disable
                  1  - link RX enable
 [1]              0  - normal transaction mode
                  1  - mmu mode
 [3:2]            00 - normal mode
                  01 - gpio sample mode (drive rd wait pins from registers)
                  10 - reserved
                  11 - reserved
  -------------------------------------------------------------
 ESYSCLK          ***Epiphany clock frequency setting*** 
 [3:0]            Output divider
                  0000 - Clock turned off
                  0001 - CLKIN/64
                  0010 - CLKIN/32
                  0011 - CLKIN/16
                  0100 - CLKIN/8
                  0101 - CLKIN/4
                  0110 - CLKIN/2
                  0111 - CLKIN/1 (full speed)
                  1XXX - RESERVED
 [7:4]            PLL settings (TBD)
 [8]              PLL bypass mode (cclk is set to clkin)                       
 -------------------------------------------------------------
 ESYSCOREID     ***CORE ID***
 [5:0]           Column ID-->default at powerup/reset             
 [11:6]          Row ID  
 -------------------------------------------------------------
 ESYSLATFORM   ***Platform ID (read only)***
 [7:0]          Platform model number
 -------------------------------------------------------------
 ESYSDATAIN     ***Data on elink input pins
 [7:0]          rx_data[7:0]         
 [8]            tx_frame
 [9]            tx_wait_rd
 [10]           tx_wait_wr
 -------------------------------------------------------------
 ESYSDATAOUT    ***Data on eLink output pins
 [7:0]          tx_data[7:0]         
 [8]            tx_frame
 [9]            rx_wait_rd
 [10]           rx_wait_wr
 -------------------------------------------------------------
 ESYSDEBUG      ***Various debug signals from elink 
 [31] embox_not_empty
 //RX signals
 [30] emesh_rx_rd_wait
 [29] emesh_rx_wr_wait
 [28] esaxi_emrr_rd_en
 [27] emrr_full
 [26] emrr_progfull
 [25] emrr_wr_en
 [24] emaxi_emrq_rd_en
 [23] emrq_progfull
 [22] emrq_wr_en
 [21] emaxi_emwr_rd_en
 [20] emwr_progfull
 [19] emwr_wr_en (rx)
 //TX signals
 [18] e_tx_rd_wait 
 [17] e_tx_wr_wait
 [16] emrr_rd_en
 [15] emaxi_emrr_prog_full
 [14] emaxi_emrr_wr_en
 [13] emrq_rd_en
 [12  esaxi_emrq_prog_full
 [11] esaxi_emrq_wr_en
 [10] emwr_rd_en
 [9]  esaxi_emwr_prog_full
 [8]  esaxi_emwr_wr_en  
 //Sticky signals
 [7] reserved
 [6] emrr_full (rx)
 [5] emrq_full (rx)
 [4] emwr_full (rx)
 [3] emaxi_emrr_full (tx)
 [2] esaxi_emrq_full (tx)
 [1] esaxi_emwr_full (tx)
 [0] embox_full (mailbox)
  ########################################################################
 */

`include "../../elink/hdl/elink_regmap.v"

module ecfg (/*AUTOARG*/
   // Outputs
   mi_dout, ecfg_reset, ecfg_resetb, ecfg_tx_enable,
   ecfg_tx_mmu_enable, ecfg_tx_gpio_enable, ecfg_tx_ctrlmode,
   ecfg_tx_clkdiv, ecfg_tx_clkbypass, ecfg_timeout_enable,
   ecfg_rx_enable, ecfg_rx_mmu_enable, ecfg_rx_gpio_enable,
   ecfg_cclk_en, ecfg_cclk_div, ecfg_cclk_pllcfg, ecfg_cclk_bypass,
   ecfg_coreid, ecfg_dataout, embox_not_empty, embox_full,
   // Inputs
   hw_reset, clk, mi_en, mi_we, mi_addr, mi_din, ecfg_rx_datain,
   ecfg_tx_datain, ecfg_tx_debug, ecfg_rx_debug
   );

   /******************************/
   /*Compile Time Parameters     */
   /******************************/
   parameter RFAW            = 5;         //32 registers for now
   parameter DEFAULT_COREID  = 12'h808;   //reset value for ecfg_coreid
   parameter DEFAULT_VERSION = 16'h0000;  //reset value for version
   
   /******************************/
   /*HARDWARE RESET (POR/BUTTON) */
   /******************************/
   input 	    hw_reset;

   /*****************************/
   /*SIMPLE MEMORY INTERFACE    */
   /*****************************/  
   input             clk;
   input 	     mi_en;         
   input  	     mi_we;        //single we, must write 32 bit words
   input [19:0]      mi_addr;      //complete physical address (no shifting!)
   input [31:0]      mi_din;
   output [31:0]     mi_dout;   
   
   /*****************************/
   /*ELINK CONTROL SIGNALS      */
   /*****************************/
   //reset
   output 	ecfg_reset;        //reset for all elink logic
   output       ecfg_resetb;       //reset for epiphany (active low)
   
   //tx
   output 	ecfg_tx_enable;         //enable signal for TX  
   output 	ecfg_tx_mmu_enable;     //enables MMU on transmit path  
   output 	ecfg_tx_gpio_enable;    //forces TX output pins to constants
   output [3:0] ecfg_tx_ctrlmode;       //value for emesh ctrlmode tag
   output [3:0] ecfg_tx_clkdiv;         //transmit clock divider
   output       ecfg_tx_clkbypass;      //transmit clock bypass
   output       ecfg_timeout_enable;    //enables axi-slave timeout circuit
   
   //rx
   output 	ecfg_rx_enable;      //enable signal for rx  
   output 	ecfg_rx_mmu_enable;  //enables MMU on rx path  
   output 	ecfg_rx_gpio_enable; //forces rx wait pins to constants
 
   //cclk
   output 	ecfg_cclk_en;        //cclk enable
   output [3:0] ecfg_cclk_div;       //cclk divider setting
   output [3:0] ecfg_cclk_pllcfg;    //pll configuration
   output 	ecfg_cclk_bypass;    //pll bypass
   
   //coreid
   output [11:0] ecfg_coreid;      //core-id of fpga elink

   //gpio
   input [8:0]  ecfg_rx_datain;    //frame and data
   input [1:0] 	ecfg_tx_datain;    //wait signals
   output [10:0] ecfg_dataout;     //data for elink outputs

   //debug
   output 	 embox_not_empty;  //not-empty 
   output 	 embox_full;       //full 
   input [15:0]  ecfg_tx_debug;    //etx debug signals
   input [15:0]  ecfg_rx_debug;    //etx debug signals
   
   /*------------------------BODY CODE---------------------------------------*/
   
   //registers
   reg          ecfg_reset_reg;
   reg [13:0] 	ecfg_cfgtx_reg;
   reg [4:0] 	ecfg_cfgrx_reg;
   reg [8:0] 	ecfg_cfgclk_reg;
   reg [11:0] 	ecfg_coreid_reg;
   reg [15:0] 	ecfg_version_reg;
   reg [10:0] 	ecfg_datain_reg;
   reg [10:0] 	ecfg_dataout_reg;
   reg [7:0] 	ecfg_debug_reg;
   reg [31:0] 	mi_dout;
   
   //wires
   wire 	ecfg_read;
   wire 	ecfg_write;
   wire         ecfg_match;
   wire 	ecfg_regmux;
   wire [31:0] 	ecfg_reg_mux;
   wire 	ecfg_cfgtx_write;
   wire 	ecfg_cfgrx_write;
   wire 	ecfg_cfgclk_write;
   wire 	ecfg_coreid_write;
   wire 	ecfg_version_write;
   wire 	ecfg_dataout_write;
   wire 	ecfg_reset_write;
   wire [31:0] 	ecfg_debug_vector;
   
   /*****************************/
   /*ADDRESS DECODE LOGIC       */
   /*****************************/

   //read/write decode
   assign ecfg_write  = mi_en &  mi_we;
   assign ecfg_read   = mi_en & ~mi_we;   

   //Config write enables
   assign ecfg_reset_write    = ecfg_write & (mi_addr[RFAW+1:2]==`ESYSRESET);
   assign ecfg_cfgtx_write    = ecfg_write & (mi_addr[RFAW+1:2]==`ESYSTX);
   assign ecfg_cfgrx_write    = ecfg_write & (mi_addr[RFAW+1:2]==`ESYSRX);
   assign ecfg_cfgclk_write   = ecfg_write & (mi_addr[RFAW+1:2]==`ESYSCLK);
   assign ecfg_coreid_write   = ecfg_write & (mi_addr[RFAW+1:2]==`ESYSCOREID);
   assign ecfg_dataout_write  = ecfg_write & (mi_addr[RFAW+1:2]==`ESYSDATAOUT);

   //###########################
   //# ESYSRESET
   //###########################
    always @ (posedge clk)
      if(hw_reset)
	ecfg_reset_reg <= 1'b0;   
      else if (ecfg_reset_write)
	ecfg_reset_reg <= mi_din[0];  

   assign ecfg_reset    = ecfg_reset_reg | hw_reset;
   assign ecfg_resetb   = ~ecfg_reset;

   //###########################
   //# ESYSTX
   //###########################
   always @ (posedge clk)
     if(hw_reset)
       ecfg_cfgtx_reg[13:0] <= 14'b0;
     else if (ecfg_cfgtx_write)
       ecfg_cfgtx_reg[13:0] <= mi_din[13:0];

   assign ecfg_tx_enable          = ecfg_cfgtx_reg[0];
   assign ecfg_tx_mmu_enable      = ecfg_cfgtx_reg[1];   
   assign ecfg_tx_gpio_enable     = (ecfg_cfgtx_reg[3:2]==2'b01);
   assign ecfg_tx_ctrlmode[3:0]   = ecfg_cfgtx_reg[7:4];
   assign ecfg_tx_clkdiv[3:0]     = ecfg_cfgtx_reg[11:8];
   assign ecfg_tx_clkbypass       = ecfg_cfgtx_reg[12];
   assign ecfg_timeout_enable     = ecfg_cfgtx_reg[13];
   
   //###########################
   //# ESYSRX
   //###########################
   always @ (posedge clk)
     if(hw_reset)
       ecfg_cfgrx_reg[4:0] <= 5'b0;
     else if (ecfg_cfgrx_write)
       ecfg_cfgrx_reg[4:0] <= mi_din[4:0];

   assign ecfg_rx_enable        = ecfg_cfgrx_reg[0];
   assign ecfg_rx_mmu_enable    = ecfg_cfgrx_reg[1];   
   assign ecfg_rx_gpio_enable   = ecfg_cfgrx_reg[3:2]==2'b01;

   //###########################
   //# ESYSCLK
   //###########################
    always @ (posedge clk)
     if(hw_reset)
       ecfg_cfgclk_reg[8:0] <= 9'b0;
     else if (ecfg_cfgclk_write)
       ecfg_cfgclk_reg[8:0] <= mi_din[8:0];

   assign ecfg_cclk_en             = ~(ecfg_cfgclk_reg[3:0]==4'b0000);   
   assign ecfg_cclk_div[3:0]       = ecfg_cfgclk_reg[3:0];
   assign ecfg_cclk_pllcfg[3:0]    = ecfg_cfgclk_reg[7:4];
   assign ecfg_cclk_bypass         = ecfg_cfgclk_reg[8];

   //###########################
   //# ESYSCOREID
   //###########################
   always @ (posedge clk)
     if(hw_reset)
       ecfg_coreid_reg[11:0] <= DEFAULT_COREID;
     else if (ecfg_coreid_write)
       ecfg_coreid_reg[11:0] <= mi_din[11:0];   
   
   assign ecfg_coreid[11:0] = ecfg_coreid_reg[11:0];

   //###########################
   //# ESYSVERSION
   //###########################
   always @ (posedge clk)
     if(hw_reset)
       ecfg_version_reg[15:0] <= DEFAULT_VERSION;
     else if (ecfg_version_write)
       ecfg_version_reg[15:0] <= mi_din[15:0];   
   
   //###########################
   //# ESYSDATAIN
   //###########################
   always @ (posedge clk)
     ecfg_datain_reg[10:0] <= {ecfg_rx_datain[1:0], ecfg_rx_datain[8:0]};
   
   //###########################
   //# ESYSDATAOUT
   //###########################
   always @ (posedge clk)
     if(hw_reset)
       ecfg_dataout_reg[10:0] <= 11'd0;   
     else if (ecfg_dataout_write)
       ecfg_dataout_reg[10:0] <= mi_din[10:0];

   assign ecfg_dataout[10:0] = ecfg_dataout_reg[10:0];

   //###########################
   //# ESYSDEBUG
   //###########################
   assign ecfg_debug_vector[31:0]= {embox_not_empty,
				    ecfg_rx_debug[14:3],
				    ecfg_tx_debug[14:3],
				    ecfg_rx_debug[2:0],
				    ecfg_tx_debug[2:0],
				    embox_full
				    };
   
   always @ (posedge clk)
     if(hw_reset)
       ecfg_debug_reg[7:0] <= 8'd0;
     else
       ecfg_debug_reg[7:0] <=ecfg_debug_reg[7:0] | ecfg_debug_vector[7:0];

   //###############################
   //# DATA READBACK MUX
   //###############################

   //Pipelineing readback
   always @ (posedge clk)
     if(ecfg_read)
       case(mi_addr[RFAW+1:2])
         `ESYSRESET:   mi_dout[31:0] <= {31'b0, ecfg_reset_reg};
         `ESYSTX:      mi_dout[31:0] <= {19'b0, ecfg_cfgtx_reg[12:0]};
         `ESYSRX:      mi_dout[31:0] <= {27'b0, ecfg_cfgrx_reg[4:0]};
         `ESYSCLK:     mi_dout[31:0] <= {24'b0, ecfg_cfgclk_reg[7:0]};
         `ESYSCOREID:  mi_dout[31:0] <= {20'b0, ecfg_coreid_reg[11:0]};
         `ESYSVERSION: mi_dout[31:0] <= {16'b0, ecfg_version_reg[15:0]};
         `ESYSDATAIN:  mi_dout[31:0] <= {21'b0, ecfg_datain_reg[10:0]};
         `ESYSDATAOUT: mi_dout[31:0] <= {21'b0, ecfg_dataout_reg[10:0]};
	 `ESYSDEBUG:   mi_dout[31:0] <= {ecfg_debug_vector[31:8],ecfg_debug_reg[7:0]};
         default:      mi_dout[31:0] <= 32'd0;
       endcase

endmodule // ecfg

/*
  Copyright (C) 2013 Adapteva, Inc.
  Contributed by Andreas Olofsson <andreas@adapteva.com>
 
   This program is free software: you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation, either version 3 of the License, or
  (at your option) any later version.This program is distributed in the hope 
  that it will be useful,but WITHOUT ANY WARRANTY; without even the implied 
  warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details. You should have received a copy 
  of the GNU General Public License along with this program (see the file 
  COPYING).  If not, see <http://www.gnu.org/licenses/>.
*/
