// Seed: 25682118
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1;
  assign id_2 = !id_8;
  assign id_2 = id_1;
  wire id_10 = id_1;
  wire id_11;
endmodule
program module_1 (
    output tri0 id_0,
    input wire id_1,
    input wire id_2,
    output supply0 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    output supply1 id_8
);
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10, id_10
  );
  wire id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
endprogram
