/*
 * Configuration file for DRA71x-evm rev A
 * In addition, see docs/board_details.txt
 *
 * Ref Doc: 518200A_J6ENTRY_12APR2016
 *
 * Key pinout:
 *     J12
 *    +------+
 *    | PM1  |
 *  1 | SCL  |
 *    +------+
 *    | PM1  |
 *  2 | SDA  |
 *    +------+
 *    | GND  |
 *  3 |      |
 *    +------+
 *    | PM2  |
 *  4 | SDA  |
 *    +------+
 *    | PM2  |
 *  5 | SCL  |
 *    +------+
 *
 *
 * PM1:
 *      INA226AI
 *              Binary  Hex     input           output          resistor value(ohm)     accuracy (%)    Group?
 *              10.0100 0x40    VSYS_3V3        VPIN_S1_3V3     0.020
 *              10.0101 0x41    VSYS_3V3        VPIN_S2_3V3     0.020
 *              10.0100 0x42    VSYS_3V3        VPIN_S3_3V3     0.020
 *              10.0101 0x43    VSYS_3V3        VPIN_S4_3V3     0.020
 *              10-0100 0x44    VPO_S1_AVS      VDD_CORE_AVS    0.010
 *              10-0101 0x45    VPO_S2_AVS      VDD_DSP_AVS     0.010
 *              10-0110 0x46    VPO_S3_1V8      VDDS_1V8     	0.010
 *              10-0111 0x47    VDD_DDR_CPU     VDD_DDR_1V35   	0.010
 *              10-1000 0x48    VPO_L3_1V8      VDA_1V8_PLL	0.010
 *              10-1001 0x49    VPO_L4_1V8      VDA_1V8_PHY     0.010
 *              10-1010 0x4A    VPO_L1_SD       VDDSHV8		0.010
 *              10-1011 0x4B    VPO_L2_3V3      VDDA_USB3V3	0.010
 *              10-1011 0x4C    SW_VYS_3V3      VDDSHV_3V3	0.010
 *
 * PM2:
 *      INA226AI
 *              10.0100 0x40    VSYS_12V0       EVM_12V0 	0.010
 *              10.0101 0x41    VBUCK_5V0       EVM_5V0      0.010
 *              10.0100 0x42    VBUCK_3V3       VSYS_3V3     0.010
 *              10.0101 0x43    VPO_S4_DDR      VDD_DDR  0.010
 *              10-0100 0x44    VPO_S3_1V8      EVM_1V8     0.010
 *              10-0101 0x45    SW_VSYS_3V3     EVM_3V3         0.010
 *
 * Copyright (C) 2016 Texas Instruments Incorporated - http://www.ti.com/
 *	Nishanth Menon
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
 * kind, whether express or implied; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

PM_BUS1 = {
	/*
	 * BeagleBoneBlack Bus mapping - Should not change if you wire it right.
	 * if changed, then change this mapping
	 */
	i2c = "1"

	vpin_s1_3v3 = {
		group	= "PMIC"
		address	= "0x40"
		input	= "VSYS_3V3"
		output	= "VPIN_S1_3V3"
		shunt_value	= "0.020"
		shunt_accuracy	= "5"
		max_current = "1.5"
	}

	vpin_s2_3v3 = {
		group	= "PMIC"
		address	= "0x41"
		input	= "VSYS_3V3"
		output	= "VPIN_S2_3V3"
		shunt_value	= "0.020"
		shunt_accuracy	= "5"
		max_current = "1.5"
	}

	vpin_s3_3v3 = {
		group	= "PMIC"
		address	= "0x42"
		input	= "VSYS_3V3"
		output	= "VPIN_S2_3V3"
		shunt_value	= "0.020"
		shunt_accuracy	= "5"
		max_current = "1.5"
	}

	vpin_s4_3v3 = {
		group	= "PMIC"
		address	= "0x43"
		input	= "VSYS_3V3"
		output	= "VPIN_S4_3V3"
		shunt_value	= "0.020"
		shunt_accuracy	= "5"
		max_current = "1.5"
	}

	vdd_core = {
		group	= "VDD"
		address	= "0x44"
		input	= "VPO_S1_AVS"
		output	= "VDD_CORE_AVS"
		shunt_value	= "0.010"
		shunt_accuracy	= "5"
		max_current = "4"
	}

	vdd_dsp = {
		group	= "VDD"
		address	= "0x45"
		input	= "VPO_S2_AVS"
		output	= "VDD_DSP_AVS"
		shunt_value	= "0.010"
		shunt_accuracy	= "5"
		max_current = "4"
	}

	vdds_1v8 = {
		group	= "MISC"
		address	= "0x46"
		input	= "VPO_S3_1V8"
		output	= "VDDS_1V8"
		shunt_value	= "0.010"
		shunt_accuracy	= "5"
		max_current = "1"
	}

	vdd_ddr_1v35 = {
		group	= "DDR"
		address	= "0x47"
		input	= "VDD_DDR_CPU"
		output	= "VDD_DDR_1V35"
		shunt_value	= "0.010"
		shunt_accuracy	= "5"
		max_current = "1"
	}

	vda_1v8_pll = {
		group	= "MISC"
		address	= "0x48"
		input	= "VPO_L3_1V8"
		output	= "VDA_1V8_PLL"
		shunt_value	= "0.010"
		shunt_accuracy	= "5"
		max_current = "0.5"
	}

	vda_1v8_phy = {
		group	= "MISC"
		address	= "0x49"
		input	= "VPO_L3_1V8"
		output	= "VDA_1V8_PHY"
		shunt_value	= "0.010"
		shunt_accuracy	= "5"
		max_current = "0.5"
	}

	vddshv8 = {
		group	= "MISC"
		address	= "0x4A"
		input	= "VPO_L1_SD"
		output	= "VDDSHV8"
		shunt_value	= "0.010"
		shunt_accuracy	= "5"
		max_current = "0.5"
	}

	vdda_usb3v3 = {
		group	= "MISC"
		address	= "0x4B"
		input	= "VPO_L2_3V3"
		output	= "VDDA_USB3V3"
		shunt_value	= "0.010"
		shunt_accuracy	= "5"
		max_current = "0.5"
	}

	vddshv_3v3 = {
		group	= "MISC"
		address	= "0x4C"
		input	= "SW_VYS_3V3"
		output	= "VDDSHV_3V3"
		shunt_value	= "0.010"
		shunt_accuracy	= "5"
		max_current = "1"
	}
}

PM_BUS2 = {
	/*
	 * BeagleBoneBlack Bus mapping - Should not change if you wire it right.
	 * if changed, then change this mapping
	 */
	i2c = "2"

	evm_12v0 = {
		group	= "EVM"
		address	= "0x40"
		input	= "VSYS_12V0"
		output	= "EVM_12V0"
		shunt_value	= "0.010"
		shunt_accuracy	= "5"
		max_current = "3"
	}

	evm_5v0 = {
		group	= "EVM"
		address	= "0x41"
		input	= "VBUCK_5V0"
		output	= "EVM_5V0"
		shunt_value	= "0.010"
		shunt_accuracy	= "5"
		max_current = "3"
	}

	vsys_3v3 = {
		group	= "MISC"
		address	= "0x42"
		input	= "VBUCK_3V3"
		output	= "VSYS_3V3"
		shunt_value	= "0.010"
		shunt_accuracy	= "5"
		max_current = "4"
	}

	vdd_ddr = {
		group	= "DDR"
		address	= "0x43"
		input	= "VPO_S4_DDR"
		output	= "VDD_DDR"
		shunt_value	= "0.010"
		shunt_accuracy	= "5"
		max_current = "1"
	}

	evm_1v8 = {
		group	= "EVM"
		address	= "0x44"
		input	= "VPO_S3_1V8"
		output	= "EVM_1V8"
		shunt_value	= "0.010"
		shunt_accuracy	= "5"
		max_current = "1"
	}

	evm_3v3 = {
		group	= "EVM"
		address	= "0x45"
		input	= "SW_VSYS_3V3"
		output	= "EVM_3V3"
		shunt_value	= "0.010"
		shunt_accuracy	= "5"
		max_current = "4"
	}
}
