
`timescale 1ns / 10ps

module test;


wire  carry;

reg  clock, enable, reset;

wire [3:0]  digits;



counter09 top(digits, carry, clock, reset, enable); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/mbax3jp2/Cadence/COMP12111/counter09_run1/testfixture.verilog file
`include 
     "/home/mbax3jp2/Cadence/COMP12111/counter09_run1/testfixture.verilog"
`endif

endmodule 
