design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/vijayan/CARAVEL_FLOW/mpw7_resubmission/graphics_controller_mpw7/graphics_controller_resubmit/openlane/openGFX430,openGFX430,22_11_25_13_23,flow completed,0h38m54s0ms,0h16m6s0ms,93837.83328691826,0.4612567428,28151.34998607548,30.78,3146.41,12985,0,0,0,0,0,0,0,-1,0,-1,-1,838449,141958,0.0,-1.93,0.0,0.0,0.0,0.0,-4.84,0.0,0.0,0.0,627795455.0,0.0,42.54,46.58,4.53,13.82,-1,11008,16360,757,6079,0,0,0,12259,449,178,201,590,2750,774,212,1070,1548,3034,41,486,6247,0,6733,437819.904,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,12.0,83.33333333333333,12,DELAY 0,10,30,1,153.6,153.18,0.35,0.2,sky130_fd_sc_hd,4
