
08_uart1_txrx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000044c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800050c  08000514  00010514  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800050c  0800050c  00010514  2**0
                  CONTENTS
  4 .ARM          00000000  0800050c  0800050c  00010514  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800050c  08000514  00010514  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800050c  0800050c  0001050c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000510  08000510  00010510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010514  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000514  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000514  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00010514  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0001053c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000423  00000000  00000000  0001057f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000001d7  00000000  00000000  000109a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000070  00000000  00000000  00010b80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000004b  00000000  00000000  00010bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000840f  00000000  00000000  00010c3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000068a  00000000  00000000  0001904a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0002c2b8  00000000  00000000  000196d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000114  00000000  00000000  0004598c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  00045aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000000 	.word	0x20000000
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080004f4 	.word	0x080004f4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000004 	.word	0x20000004
 8000104:	080004f4 	.word	0x080004f4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
char uart1_read(void);

uint8_t rx_data = 0;

int main()
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
	uart2_tx_init();
 8000226:	f000 f819 	bl	800025c <uart2_tx_init>
	while(1)
	{
		rx_data = uart1_read();
 800022a:	f000 f903 	bl	8000434 <uart1_read>
 800022e:	0003      	movs	r3, r0
 8000230:	001a      	movs	r2, r3
 8000232:	4b08      	ldr	r3, [pc, #32]	; (8000254 <main+0x34>)
 8000234:	701a      	strb	r2, [r3, #0]
		uart2_write((uint8_t *)&rx_data);
 8000236:	4b07      	ldr	r3, [pc, #28]	; (8000254 <main+0x34>)
 8000238:	0018      	movs	r0, r3
 800023a:	f000 f8d1 	bl	80003e0 <uart2_write>
		for(int i=0; i<100000; i++);
 800023e:	2300      	movs	r3, #0
 8000240:	607b      	str	r3, [r7, #4]
 8000242:	e002      	b.n	800024a <main+0x2a>
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	3301      	adds	r3, #1
 8000248:	607b      	str	r3, [r7, #4]
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	4a02      	ldr	r2, [pc, #8]	; (8000258 <main+0x38>)
 800024e:	4293      	cmp	r3, r2
 8000250:	ddf8      	ble.n	8000244 <main+0x24>
		rx_data = uart1_read();
 8000252:	e7ea      	b.n	800022a <main+0xa>
 8000254:	2000001c 	.word	0x2000001c
 8000258:	0001869f 	.word	0x0001869f

0800025c <uart2_tx_init>:
	}
}

void uart2_tx_init()
{
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
	//enable clock to gpio//
	RCC->AHBENR |= GPIOAEN;
 8000260:	4b43      	ldr	r3, [pc, #268]	; (8000370 <uart2_tx_init+0x114>)
 8000262:	695a      	ldr	r2, [r3, #20]
 8000264:	4b42      	ldr	r3, [pc, #264]	; (8000370 <uart2_tx_init+0x114>)
 8000266:	2180      	movs	r1, #128	; 0x80
 8000268:	0289      	lsls	r1, r1, #10
 800026a:	430a      	orrs	r2, r1
 800026c:	615a      	str	r2, [r3, #20]
	//alternate fun mode//pa9
	GPIOA->MODER &= ~(1U<<18);
 800026e:	2390      	movs	r3, #144	; 0x90
 8000270:	05db      	lsls	r3, r3, #23
 8000272:	681a      	ldr	r2, [r3, #0]
 8000274:	2390      	movs	r3, #144	; 0x90
 8000276:	05db      	lsls	r3, r3, #23
 8000278:	493e      	ldr	r1, [pc, #248]	; (8000374 <uart2_tx_init+0x118>)
 800027a:	400a      	ands	r2, r1
 800027c:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (1U<<19);
 800027e:	2390      	movs	r3, #144	; 0x90
 8000280:	05db      	lsls	r3, r3, #23
 8000282:	681a      	ldr	r2, [r3, #0]
 8000284:	2390      	movs	r3, #144	; 0x90
 8000286:	05db      	lsls	r3, r3, #23
 8000288:	2180      	movs	r1, #128	; 0x80
 800028a:	0309      	lsls	r1, r1, #12
 800028c:	430a      	orrs	r2, r1
 800028e:	601a      	str	r2, [r3, #0]
	GPIOA->MODER &= ~(1U<<20);
 8000290:	2390      	movs	r3, #144	; 0x90
 8000292:	05db      	lsls	r3, r3, #23
 8000294:	681a      	ldr	r2, [r3, #0]
 8000296:	2390      	movs	r3, #144	; 0x90
 8000298:	05db      	lsls	r3, r3, #23
 800029a:	4937      	ldr	r1, [pc, #220]	; (8000378 <uart2_tx_init+0x11c>)
 800029c:	400a      	ands	r2, r1
 800029e:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (1U<<21);
 80002a0:	2390      	movs	r3, #144	; 0x90
 80002a2:	05db      	lsls	r3, r3, #23
 80002a4:	681a      	ldr	r2, [r3, #0]
 80002a6:	2390      	movs	r3, #144	; 0x90
 80002a8:	05db      	lsls	r3, r3, #23
 80002aa:	2180      	movs	r1, #128	; 0x80
 80002ac:	0389      	lsls	r1, r1, #14
 80002ae:	430a      	orrs	r2, r1
 80002b0:	601a      	str	r2, [r3, #0]
	//pa2 to alternate fun tx, af1
	GPIOA->AFR[1] |= (1U<<4);
 80002b2:	2390      	movs	r3, #144	; 0x90
 80002b4:	05db      	lsls	r3, r3, #23
 80002b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80002b8:	2390      	movs	r3, #144	; 0x90
 80002ba:	05db      	lsls	r3, r3, #23
 80002bc:	2110      	movs	r1, #16
 80002be:	430a      	orrs	r2, r1
 80002c0:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOA->AFR[1] &= ~(1U<<5);
 80002c2:	2390      	movs	r3, #144	; 0x90
 80002c4:	05db      	lsls	r3, r3, #23
 80002c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80002c8:	2390      	movs	r3, #144	; 0x90
 80002ca:	05db      	lsls	r3, r3, #23
 80002cc:	2120      	movs	r1, #32
 80002ce:	438a      	bics	r2, r1
 80002d0:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOA->AFR[1] &= ~(1U<<6);
 80002d2:	2390      	movs	r3, #144	; 0x90
 80002d4:	05db      	lsls	r3, r3, #23
 80002d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80002d8:	2390      	movs	r3, #144	; 0x90
 80002da:	05db      	lsls	r3, r3, #23
 80002dc:	2140      	movs	r1, #64	; 0x40
 80002de:	438a      	bics	r2, r1
 80002e0:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOA->AFR[1] &= ~(1U<<7);
 80002e2:	2390      	movs	r3, #144	; 0x90
 80002e4:	05db      	lsls	r3, r3, #23
 80002e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80002e8:	2390      	movs	r3, #144	; 0x90
 80002ea:	05db      	lsls	r3, r3, #23
 80002ec:	2180      	movs	r1, #128	; 0x80
 80002ee:	438a      	bics	r2, r1
 80002f0:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOA->AFR[1] |= (1U<<8);
 80002f2:	2390      	movs	r3, #144	; 0x90
 80002f4:	05db      	lsls	r3, r3, #23
 80002f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80002f8:	2390      	movs	r3, #144	; 0x90
 80002fa:	05db      	lsls	r3, r3, #23
 80002fc:	2180      	movs	r1, #128	; 0x80
 80002fe:	0049      	lsls	r1, r1, #1
 8000300:	430a      	orrs	r2, r1
 8000302:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOA->AFR[1] &= ~(1U<<9);
 8000304:	2390      	movs	r3, #144	; 0x90
 8000306:	05db      	lsls	r3, r3, #23
 8000308:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800030a:	2390      	movs	r3, #144	; 0x90
 800030c:	05db      	lsls	r3, r3, #23
 800030e:	491b      	ldr	r1, [pc, #108]	; (800037c <uart2_tx_init+0x120>)
 8000310:	400a      	ands	r2, r1
 8000312:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOA->AFR[1] &= ~(1U<<10);
 8000314:	2390      	movs	r3, #144	; 0x90
 8000316:	05db      	lsls	r3, r3, #23
 8000318:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800031a:	2390      	movs	r3, #144	; 0x90
 800031c:	05db      	lsls	r3, r3, #23
 800031e:	4918      	ldr	r1, [pc, #96]	; (8000380 <uart2_tx_init+0x124>)
 8000320:	400a      	ands	r2, r1
 8000322:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOA->AFR[1] &= ~(1U<<11);
 8000324:	2390      	movs	r3, #144	; 0x90
 8000326:	05db      	lsls	r3, r3, #23
 8000328:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800032a:	2390      	movs	r3, #144	; 0x90
 800032c:	05db      	lsls	r3, r3, #23
 800032e:	4915      	ldr	r1, [pc, #84]	; (8000384 <uart2_tx_init+0x128>)
 8000330:	400a      	ands	r2, r1
 8000332:	625a      	str	r2, [r3, #36]	; 0x24
	//enable clock to uart2//
	RCC->APB2ENR |= UART1EN;
 8000334:	4b0e      	ldr	r3, [pc, #56]	; (8000370 <uart2_tx_init+0x114>)
 8000336:	699a      	ldr	r2, [r3, #24]
 8000338:	4b0d      	ldr	r3, [pc, #52]	; (8000370 <uart2_tx_init+0x114>)
 800033a:	2180      	movs	r1, #128	; 0x80
 800033c:	01c9      	lsls	r1, r1, #7
 800033e:	430a      	orrs	r2, r1
 8000340:	619a      	str	r2, [r3, #24]
	//baud rate//
	set_baudrate(USART1, APB1_CLK, UART_BAUDRATE);
 8000342:	2396      	movs	r3, #150	; 0x96
 8000344:	019b      	lsls	r3, r3, #6
 8000346:	4910      	ldr	r1, [pc, #64]	; (8000388 <uart2_tx_init+0x12c>)
 8000348:	4810      	ldr	r0, [pc, #64]	; (800038c <uart2_tx_init+0x130>)
 800034a:	001a      	movs	r2, r3
 800034c:	f000 f820 	bl	8000390 <set_baudrate>
	//USART2->BRR = 0x1388;
	//program stop bits//
	USART1->CR2 = 0x00;
 8000350:	4b0e      	ldr	r3, [pc, #56]	; (800038c <uart2_tx_init+0x130>)
 8000352:	2200      	movs	r2, #0
 8000354:	605a      	str	r2, [r3, #4]
	//configure transmit direction//
	USART1->CR1 = (CR1_TE | CR1_RX_EN);
 8000356:	4b0d      	ldr	r3, [pc, #52]	; (800038c <uart2_tx_init+0x130>)
 8000358:	220c      	movs	r2, #12
 800035a:	601a      	str	r2, [r3, #0]
	//enable uart module//
	USART1->CR1 |= UART_EN;
 800035c:	4b0b      	ldr	r3, [pc, #44]	; (800038c <uart2_tx_init+0x130>)
 800035e:	681a      	ldr	r2, [r3, #0]
 8000360:	4b0a      	ldr	r3, [pc, #40]	; (800038c <uart2_tx_init+0x130>)
 8000362:	2101      	movs	r1, #1
 8000364:	430a      	orrs	r2, r1
 8000366:	601a      	str	r2, [r3, #0]
}
 8000368:	46c0      	nop			; (mov r8, r8)
 800036a:	46bd      	mov	sp, r7
 800036c:	bd80      	pop	{r7, pc}
 800036e:	46c0      	nop			; (mov r8, r8)
 8000370:	40021000 	.word	0x40021000
 8000374:	fffbffff 	.word	0xfffbffff
 8000378:	ffefffff 	.word	0xffefffff
 800037c:	fffffdff 	.word	0xfffffdff
 8000380:	fffffbff 	.word	0xfffffbff
 8000384:	fffff7ff 	.word	0xfffff7ff
 8000388:	02dc6c00 	.word	0x02dc6c00
 800038c:	40013800 	.word	0x40013800

08000390 <set_baudrate>:
static void set_baudrate(USART_TypeDef *USARTTX, uint32_t PeriphClk, uint32_t BaudRate)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b084      	sub	sp, #16
 8000394:	af00      	add	r7, sp, #0
 8000396:	60f8      	str	r0, [r7, #12]
 8000398:	60b9      	str	r1, [r7, #8]
 800039a:	607a      	str	r2, [r7, #4]
	USARTTX->BRR = compute_uart_div(PeriphClk, BaudRate);//0x340//1a1
 800039c:	687a      	ldr	r2, [r7, #4]
 800039e:	68bb      	ldr	r3, [r7, #8]
 80003a0:	0011      	movs	r1, r2
 80003a2:	0018      	movs	r0, r3
 80003a4:	f000 f808 	bl	80003b8 <compute_uart_div>
 80003a8:	0003      	movs	r3, r0
 80003aa:	001a      	movs	r2, r3
 80003ac:	68fb      	ldr	r3, [r7, #12]
 80003ae:	60da      	str	r2, [r3, #12]
}
 80003b0:	46c0      	nop			; (mov r8, r8)
 80003b2:	46bd      	mov	sp, r7
 80003b4:	b004      	add	sp, #16
 80003b6:	bd80      	pop	{r7, pc}

080003b8 <compute_uart_div>:

static uint16_t compute_uart_div(uint32_t PeriphClk, uint32_t BaudRate)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b082      	sub	sp, #8
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
 80003c0:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 80003c2:	683b      	ldr	r3, [r7, #0]
 80003c4:	085a      	lsrs	r2, r3, #1
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	18d3      	adds	r3, r2, r3
 80003ca:	6839      	ldr	r1, [r7, #0]
 80003cc:	0018      	movs	r0, r3
 80003ce:	f7ff fe9b 	bl	8000108 <__udivsi3>
 80003d2:	0003      	movs	r3, r0
 80003d4:	b29b      	uxth	r3, r3
}
 80003d6:	0018      	movs	r0, r3
 80003d8:	46bd      	mov	sp, r7
 80003da:	b002      	add	sp, #8
 80003dc:	bd80      	pop	{r7, pc}
	...

080003e0 <uart2_write>:

void uart2_write(uint8_t *ch)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b084      	sub	sp, #16
 80003e4:	af00      	add	r7, sp, #0
 80003e6:	6078      	str	r0, [r7, #4]
	while(*ch)
 80003e8:	e018      	b.n	800041c <uart2_write+0x3c>
	{
	//make sure transmit data reg is empty//
	//write transmit data to reg//
	while(!(USART1->ISR & SR_TXE));
 80003ea:	46c0      	nop			; (mov r8, r8)
 80003ec:	4b10      	ldr	r3, [pc, #64]	; (8000430 <uart2_write+0x50>)
 80003ee:	69db      	ldr	r3, [r3, #28]
 80003f0:	2280      	movs	r2, #128	; 0x80
 80003f2:	4013      	ands	r3, r2
 80003f4:	d0fa      	beq.n	80003ec <uart2_write+0xc>
	USART1->TDR = (*ch&0xff);
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	781a      	ldrb	r2, [r3, #0]
 80003fa:	4b0d      	ldr	r3, [pc, #52]	; (8000430 <uart2_write+0x50>)
 80003fc:	b292      	uxth	r2, r2
 80003fe:	851a      	strh	r2, [r3, #40]	; 0x28
	for(int i=0; i<1000; i++);
 8000400:	2300      	movs	r3, #0
 8000402:	60fb      	str	r3, [r7, #12]
 8000404:	e002      	b.n	800040c <uart2_write+0x2c>
 8000406:	68fb      	ldr	r3, [r7, #12]
 8000408:	3301      	adds	r3, #1
 800040a:	60fb      	str	r3, [r7, #12]
 800040c:	68fa      	ldr	r2, [r7, #12]
 800040e:	23fa      	movs	r3, #250	; 0xfa
 8000410:	009b      	lsls	r3, r3, #2
 8000412:	429a      	cmp	r2, r3
 8000414:	dbf7      	blt.n	8000406 <uart2_write+0x26>
	ch++;
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	3301      	adds	r3, #1
 800041a:	607b      	str	r3, [r7, #4]
	while(*ch)
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	781b      	ldrb	r3, [r3, #0]
 8000420:	2b00      	cmp	r3, #0
 8000422:	d1e2      	bne.n	80003ea <uart2_write+0xa>
	}
}
 8000424:	46c0      	nop			; (mov r8, r8)
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	46bd      	mov	sp, r7
 800042a:	b004      	add	sp, #16
 800042c:	bd80      	pop	{r7, pc}
 800042e:	46c0      	nop			; (mov r8, r8)
 8000430:	40013800 	.word	0x40013800

08000434 <uart1_read>:

char uart1_read(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
	while(!(USART1->ISR & SR_RXNE));
 8000438:	46c0      	nop			; (mov r8, r8)
 800043a:	4b06      	ldr	r3, [pc, #24]	; (8000454 <uart1_read+0x20>)
 800043c:	69db      	ldr	r3, [r3, #28]
 800043e:	2220      	movs	r2, #32
 8000440:	4013      	ands	r3, r2
 8000442:	d0fa      	beq.n	800043a <uart1_read+0x6>
	return USART1->RDR;
 8000444:	4b03      	ldr	r3, [pc, #12]	; (8000454 <uart1_read+0x20>)
 8000446:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000448:	b29b      	uxth	r3, r3
 800044a:	b2db      	uxtb	r3, r3
}
 800044c:	0018      	movs	r0, r3
 800044e:	46bd      	mov	sp, r7
 8000450:	bd80      	pop	{r7, pc}
 8000452:	46c0      	nop			; (mov r8, r8)
 8000454:	40013800 	.word	0x40013800

08000458 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000458:	480d      	ldr	r0, [pc, #52]	; (8000490 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800045a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800045c:	e000      	b.n	8000460 <Reset_Handler+0x8>
 800045e:	bf00      	nop

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000460:	480c      	ldr	r0, [pc, #48]	; (8000494 <LoopForever+0x6>)
  ldr r1, =_edata
 8000462:	490d      	ldr	r1, [pc, #52]	; (8000498 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000464:	4a0d      	ldr	r2, [pc, #52]	; (800049c <LoopForever+0xe>)
  movs r3, #0
 8000466:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000468:	e002      	b.n	8000470 <LoopCopyDataInit>

0800046a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800046a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800046c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800046e:	3304      	adds	r3, #4

08000470 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000470:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000472:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000474:	d3f9      	bcc.n	800046a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000476:	4a0a      	ldr	r2, [pc, #40]	; (80004a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000478:	4c0a      	ldr	r4, [pc, #40]	; (80004a4 <LoopForever+0x16>)
  movs r3, #0
 800047a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800047c:	e001      	b.n	8000482 <LoopFillZerobss>

0800047e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800047e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000480:	3204      	adds	r2, #4

08000482 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000482:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000484:	d3fb      	bcc.n	800047e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000486:	f000 f811 	bl	80004ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800048a:	f7ff fec9 	bl	8000220 <main>

0800048e <LoopForever>:

LoopForever:
  b LoopForever
 800048e:	e7fe      	b.n	800048e <LoopForever>
  ldr   r0, =_estack
 8000490:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000494:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000498:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800049c:	08000514 	.word	0x08000514
  ldr r2, =_sbss
 80004a0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80004a4:	20000020 	.word	0x20000020

080004a8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004a8:	e7fe      	b.n	80004a8 <ADC_IRQHandler>
	...

080004ac <__libc_init_array>:
 80004ac:	b570      	push	{r4, r5, r6, lr}
 80004ae:	2600      	movs	r6, #0
 80004b0:	4c0c      	ldr	r4, [pc, #48]	; (80004e4 <__libc_init_array+0x38>)
 80004b2:	4d0d      	ldr	r5, [pc, #52]	; (80004e8 <__libc_init_array+0x3c>)
 80004b4:	1b64      	subs	r4, r4, r5
 80004b6:	10a4      	asrs	r4, r4, #2
 80004b8:	42a6      	cmp	r6, r4
 80004ba:	d109      	bne.n	80004d0 <__libc_init_array+0x24>
 80004bc:	2600      	movs	r6, #0
 80004be:	f000 f819 	bl	80004f4 <_init>
 80004c2:	4c0a      	ldr	r4, [pc, #40]	; (80004ec <__libc_init_array+0x40>)
 80004c4:	4d0a      	ldr	r5, [pc, #40]	; (80004f0 <__libc_init_array+0x44>)
 80004c6:	1b64      	subs	r4, r4, r5
 80004c8:	10a4      	asrs	r4, r4, #2
 80004ca:	42a6      	cmp	r6, r4
 80004cc:	d105      	bne.n	80004da <__libc_init_array+0x2e>
 80004ce:	bd70      	pop	{r4, r5, r6, pc}
 80004d0:	00b3      	lsls	r3, r6, #2
 80004d2:	58eb      	ldr	r3, [r5, r3]
 80004d4:	4798      	blx	r3
 80004d6:	3601      	adds	r6, #1
 80004d8:	e7ee      	b.n	80004b8 <__libc_init_array+0xc>
 80004da:	00b3      	lsls	r3, r6, #2
 80004dc:	58eb      	ldr	r3, [r5, r3]
 80004de:	4798      	blx	r3
 80004e0:	3601      	adds	r6, #1
 80004e2:	e7f2      	b.n	80004ca <__libc_init_array+0x1e>
 80004e4:	0800050c 	.word	0x0800050c
 80004e8:	0800050c 	.word	0x0800050c
 80004ec:	08000510 	.word	0x08000510
 80004f0:	0800050c 	.word	0x0800050c

080004f4 <_init>:
 80004f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004f6:	46c0      	nop			; (mov r8, r8)
 80004f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004fa:	bc08      	pop	{r3}
 80004fc:	469e      	mov	lr, r3
 80004fe:	4770      	bx	lr

08000500 <_fini>:
 8000500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000502:	46c0      	nop			; (mov r8, r8)
 8000504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000506:	bc08      	pop	{r3}
 8000508:	469e      	mov	lr, r3
 800050a:	4770      	bx	lr
