SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Mon Jul 14 11:30:48 2025
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n pll_sys_clk -lang verilog -synth lse -bus_exp 7 -bb -arch sn5w00 -type pll -fin 50 -fclkop 100 -fclkop_tol 0.0 -fclkos 100 -fclkos_tol 0.0 -phases 90 -phase_cntl STATIC -fb_mode 1 
    Circuit name     : pll_sys_clk
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
    Inputs       : CLKI
    Outputs      : CLKOP, CLKOS
    I/O buffer       : not inserted
    EDIF output      : pll_sys_clk.edn
    Verilog output   : pll_sys_clk.v
    Verilog template : pll_sys_clk_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : pll_sys_clk.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

