Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Mon Dec 19 17:13:22 2016
| Host         : Leviathan running 64-bit Arch Linux
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file unity_wrapper_timing_summary_routed.rpt -rpx unity_wrapper_timing_summary_routed.rpx
| Design       : unity_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaled_CLK_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/scaled_CLK_reg/Q (HIGH)

 There are 412 register/latch pins with no clock driven by root clock pin: unity_i/PID_0/U0/scaled_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1297 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.944     -587.607                    423                 3057        0.039        0.000                      0                 3057        1.100        0.000                       0                  1249  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 10.000}       20.000          50.000          
clk_fpga_1   {0.000 2.500}        5.000           200.000         
  CLKFBIN    {0.000 2.500}        5.000           200.000         
  clk_uart   {0.000 5.208}        10.417          96.000          
  unity_clk  {0.000 10.000}       20.000          50.000          
clk_fpga_2   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                     17.845        0.000                       0                     1  
clk_fpga_1         -0.593      -27.849                     91                  865        0.200        0.000                      0                  865        1.100        0.000                       0                   464  
  CLKFBIN                                                                                                                                                       3.751        0.000                       0                     2  
  clk_uart          4.573        0.000                      0                  134        0.140        0.000                      0                  134        3.958        0.000                       0                    79  
  unity_clk         6.960        0.000                      0                 1804        0.074        0.000                      0                 1804        8.750        0.000                       0                   703  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
unity_clk     clk_fpga_1         -1.844     -424.450                    345                  345        1.015        0.000                      0                  345  
unity_clk     clk_uart           -2.944      -90.702                     37                   37        0.039        0.000                      0                   37  
clk_fpga_1    unity_clk          -2.384      -10.139                     10                   32        0.063        0.000                      0                   32  
clk_uart      unity_clk          -2.340      -35.166                     17                   17        0.048        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  unity_clk          clk_fpga_1              -0.764       -3.667                      5                    5        1.312        0.000                      0                    5  
**async_default**  unity_clk          clk_uart                -2.632      -23.484                      9                    9        0.195        0.000                      0                    9  
**async_default**  unity_clk          unity_clk               15.184        0.000                      0                   37        0.630        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  unity_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           91  Failing Endpoints,  Worst Slack       -0.593ns,  Total Violation      -27.849ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.593ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 2.732ns (48.937%)  route 2.851ns (51.063%))
  Logic Levels:           11  (CARRY4=9 LUT4=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 7.750 - 5.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.662     2.970    unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/clk_in
    SLICE_X28Y19         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[2]/Q
                         net (fo=8, routed)           1.494     4.982    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/period_desired[2]
    SLICE_X37Y21         LUT4 (Prop_lut4_I1_O)        0.124     5.106 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.106    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.656 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.656    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.770 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.770    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry__0_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry__1/CO[3]
                         net (fo=46, routed)          1.348     7.232    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry__1_n_0
    SLICE_X36Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.356 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[3]_i_7/O
                         net (fo=1, routed)           0.000     7.356    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[3]_i_7_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.754 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.754    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[3]_i_1_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.868    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[7]_i_1_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.982    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]_i_1_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.096    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[15]_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.210 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.219    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[19]_i_1_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.553 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.553    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[23]_i_2_n_6
    SLICE_X36Y25         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.558     7.750    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X36Y25         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[21]/C
                         clock pessimism              0.230     7.981    
                         clock uncertainty           -0.083     7.898    
    SLICE_X36Y25         FDRE (Setup_fdre_C_D)        0.062     7.960    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[21]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                 -0.593    

Slack (VIOLATED) :        -0.572ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 2.711ns (48.744%)  route 2.851ns (51.256%))
  Logic Levels:           11  (CARRY4=9 LUT4=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 7.750 - 5.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.662     2.970    unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/clk_in
    SLICE_X28Y19         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[2]/Q
                         net (fo=8, routed)           1.494     4.982    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/period_desired[2]
    SLICE_X37Y21         LUT4 (Prop_lut4_I1_O)        0.124     5.106 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.106    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.656 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.656    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.770 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.770    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry__0_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry__1/CO[3]
                         net (fo=46, routed)          1.348     7.232    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry__1_n_0
    SLICE_X36Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.356 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[3]_i_7/O
                         net (fo=1, routed)           0.000     7.356    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[3]_i_7_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.754 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.754    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[3]_i_1_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.868    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[7]_i_1_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.982    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]_i_1_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.096    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[15]_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.210 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.219    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[19]_i_1_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.532 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.532    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[23]_i_2_n_4
    SLICE_X36Y25         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.558     7.750    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X36Y25         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[23]/C
                         clock pessimism              0.230     7.981    
                         clock uncertainty           -0.083     7.898    
    SLICE_X36Y25         FDRE (Setup_fdre_C_D)        0.062     7.960    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[23]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.500ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.482ns (30.487%)  route 3.379ns (69.513%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.735     3.043    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X36Y22         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/Q
                         net (fo=8, routed)           1.710     5.209    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/period_in[11]
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124     5.333 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.333    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_i_7_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.883 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.883    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.997 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.997    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.111 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.801     6.911    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__2_n_0
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.035 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.869     7.904    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X31Y15         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.493     7.686    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X31Y15         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[10]/C
                         clock pessimism              0.230     7.916    
                         clock uncertainty           -0.083     7.833    
    SLICE_X31Y15         FDRE (Setup_fdre_C_R)       -0.429     7.404    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          7.404    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                 -0.500    

Slack (VIOLATED) :        -0.500ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.482ns (30.487%)  route 3.379ns (69.513%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.735     3.043    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X36Y22         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/Q
                         net (fo=8, routed)           1.710     5.209    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/period_in[11]
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124     5.333 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.333    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_i_7_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.883 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.883    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.997 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.997    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.111 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.801     6.911    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__2_n_0
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.035 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.869     7.904    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X31Y15         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.493     7.686    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X31Y15         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[11]/C
                         clock pessimism              0.230     7.916    
                         clock uncertainty           -0.083     7.833    
    SLICE_X31Y15         FDRE (Setup_fdre_C_R)       -0.429     7.404    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          7.404    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                 -0.500    

Slack (VIOLATED) :        -0.500ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.482ns (30.487%)  route 3.379ns (69.513%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.735     3.043    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X36Y22         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/Q
                         net (fo=8, routed)           1.710     5.209    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/period_in[11]
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124     5.333 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.333    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_i_7_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.883 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.883    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.997 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.997    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.111 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.801     6.911    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__2_n_0
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.035 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.869     7.904    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X31Y15         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.493     7.686    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X31Y15         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[8]/C
                         clock pessimism              0.230     7.916    
                         clock uncertainty           -0.083     7.833    
    SLICE_X31Y15         FDRE (Setup_fdre_C_R)       -0.429     7.404    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.404    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                 -0.500    

Slack (VIOLATED) :        -0.500ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.482ns (30.487%)  route 3.379ns (69.513%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.735     3.043    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X36Y22         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/Q
                         net (fo=8, routed)           1.710     5.209    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/period_in[11]
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124     5.333 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.333    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_i_7_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.883 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.883    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.997 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.997    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.111 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.801     6.911    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__2_n_0
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.035 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.869     7.904    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X31Y15         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.493     7.686    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X31Y15         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[9]/C
                         clock pessimism              0.230     7.916    
                         clock uncertainty           -0.083     7.833    
    SLICE_X31Y15         FDRE (Setup_fdre_C_R)       -0.429     7.404    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          7.404    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                 -0.500    

Slack (VIOLATED) :        -0.498ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 2.637ns (48.053%)  route 2.851ns (51.947%))
  Logic Levels:           11  (CARRY4=9 LUT4=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 7.750 - 5.000 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.662     2.970    unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/clk_in
    SLICE_X28Y19         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.518     3.488 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[2]/Q
                         net (fo=8, routed)           1.494     4.982    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/period_desired[2]
    SLICE_X37Y21         LUT4 (Prop_lut4_I1_O)        0.124     5.106 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.106    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry_i_7_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.656 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.656    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.770 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.770    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry__0_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.884 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry__1/CO[3]
                         net (fo=46, routed)          1.348     7.232    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode1_carry__1_n_0
    SLICE_X36Y20         LUT4 (Prop_lut4_I0_O)        0.124     7.356 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[3]_i_7/O
                         net (fo=1, routed)           0.000     7.356    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[3]_i_7_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.754 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.754    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[3]_i_1_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.868    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[7]_i_1_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.982 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.982    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]_i_1_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.096 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.096    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[15]_i_1_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.210 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.219    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[19]_i_1_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.458 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.000     8.458    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[23]_i_2_n_5
    SLICE_X36Y25         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.558     7.750    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X36Y25         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[22]/C
                         clock pessimism              0.230     7.981    
                         clock uncertainty           -0.083     7.898    
    SLICE_X36Y25         FDRE (Setup_fdre_C_D)        0.062     7.960    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[22]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                 -0.498    

Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 1.482ns (30.516%)  route 3.374ns (69.484%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.735     3.043    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X36Y22         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/Q
                         net (fo=8, routed)           1.710     5.209    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/period_in[11]
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124     5.333 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.333    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_i_7_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.883 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.883    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.997 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.997    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.111 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.801     6.911    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__2_n_0
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.035 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.864     7.899    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.492     7.684    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X31Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[12]/C
                         clock pessimism              0.230     7.915    
                         clock uncertainty           -0.083     7.832    
    SLICE_X31Y16         FDRE (Setup_fdre_C_R)       -0.429     7.403    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 1.482ns (30.516%)  route 3.374ns (69.484%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.735     3.043    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X36Y22         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/Q
                         net (fo=8, routed)           1.710     5.209    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/period_in[11]
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124     5.333 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.333    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_i_7_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.883 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.883    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.997 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.997    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.111 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.801     6.911    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__2_n_0
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.035 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.864     7.899    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.492     7.684    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X31Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[13]/C
                         clock pessimism              0.230     7.915    
                         clock uncertainty           -0.083     7.832    
    SLICE_X31Y16         FDRE (Setup_fdre_C_R)       -0.429     7.403    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 1.482ns (30.516%)  route 3.374ns (69.484%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.735     3.043    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X36Y22         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/Q
                         net (fo=8, routed)           1.710     5.209    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/period_in[11]
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124     5.333 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.333    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_i_7_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.883 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.883    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__0_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.997 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.997    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.111 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.801     6.911    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter0_carry__2_n_0
    SLICE_X35Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.035 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.864     7.899    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.492     7.684    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X31Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[14]/C
                         clock pessimism              0.230     7.915    
                         clock uncertainty           -0.083     7.832    
    SLICE_X31Y16         FDRE (Setup_fdre_C_R)       -0.429     7.403    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          7.403    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                 -0.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_6/U0/IN_SIG_LAST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/Debouncer_6/U0/OUT_SIG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.559     0.900    unity_i/Debouncer_6/U0/CLK
    SLICE_X30Y35         FDRE                                         r  unity_i/Debouncer_6/U0/IN_SIG_LAST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  unity_i/Debouncer_6/U0/IN_SIG_LAST_reg/Q
                         net (fo=2, routed)           0.074     1.121    unity_i/Debouncer_6/U0/IN_SIG_LAST
    SLICE_X30Y35         LUT6 (Prop_lut6_I3_O)        0.098     1.219 r  unity_i/Debouncer_6/U0/OUT_SIG_i_1/O
                         net (fo=1, routed)           0.000     1.219    unity_i/Debouncer_6/U0/OUT_SIG_i_1_n_0
    SLICE_X30Y35         FDRE                                         r  unity_i/Debouncer_6/U0/OUT_SIG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.826     1.196    unity_i/Debouncer_6/U0/CLK
    SLICE_X30Y35         FDRE                                         r  unity_i/Debouncer_6/U0/OUT_SIG_reg/C
                         clock pessimism             -0.296     0.900    
    SLICE_X30Y35         FDRE (Hold_fdre_C_D)         0.120     1.020    unity_i/Debouncer_6/U0/OUT_SIG_reg
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 unity_i/Debouncer_5/U0/IN_SIG_LAST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/Debouncer_5/U0/OUT_SIG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.587     0.928    unity_i/Debouncer_5/U0/CLK
    SLICE_X39Y37         FDRE                                         r  unity_i/Debouncer_5/U0/IN_SIG_LAST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.128     1.056 r  unity_i/Debouncer_5/U0/IN_SIG_LAST_reg/Q
                         net (fo=2, routed)           0.069     1.124    unity_i/Debouncer_5/U0/IN_SIG_LAST
    SLICE_X39Y37         LUT6 (Prop_lut6_I3_O)        0.099     1.223 r  unity_i/Debouncer_5/U0/OUT_SIG_i_1/O
                         net (fo=1, routed)           0.000     1.223    unity_i/Debouncer_5/U0/OUT_SIG_i_1_n_0
    SLICE_X39Y37         FDRE                                         r  unity_i/Debouncer_5/U0/OUT_SIG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.855     1.225    unity_i/Debouncer_5/U0/CLK
    SLICE_X39Y37         FDRE                                         r  unity_i/Debouncer_5/U0/OUT_SIG_reg/C
                         clock pessimism             -0.297     0.928    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.091     1.019    unity_i/Debouncer_5/U0/OUT_SIG_reg
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.557     0.898    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X33Y17         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_reg/Q
                         net (fo=7, routed)           0.117     1.156    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.201 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.201    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_i_1_n_0
    SLICE_X33Y17         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.823     1.193    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X33Y17         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_reg/C
                         clock pessimism             -0.295     0.898    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.091     0.989    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaled_CLK_reg
  -------------------------------------------------------------------
                         required time                         -0.989    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.689%)  route 0.130ns (50.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.557     0.898    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X35Y17         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[9]/Q
                         net (fo=2, routed)           0.130     1.155    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter[9]
    SLICE_X35Y16         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.825     1.195    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X35Y16         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[9]/C
                         clock pessimism             -0.282     0.913    
    SLICE_X35Y16         FDSE (Hold_fdse_C_D)         0.023     0.936    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 unity_i/Toggler_0/U0/out_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.585     0.926    unity_i/Toggler_0/U0/CLK_in
    SLICE_X39Y16         FDRE                                         r  unity_i/Toggler_0/U0/out_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  unity_i/Toggler_0/U0/out_buffer_reg/Q
                         net (fo=9, routed)           0.174     1.241    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGN_in
    SLICE_X38Y16         LUT3 (Prop_lut3_I2_O)        0.045     1.286 r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT[5]_i_1/O
                         net (fo=1, routed)           0.000     1.286    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/p_0_in[5]
    SLICE_X38Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.852     1.222    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/clk_in
    SLICE_X38Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[5]/C
                         clock pessimism             -0.283     0.939    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.120     1.059    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaled_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaled_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.876%)  route 0.140ns (40.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.550     0.891    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/clk_IN
    SLICE_X34Y24         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaled_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaled_CLK_reg/Q
                         net (fo=34, routed)          0.140     1.195    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaled_CLK
    SLICE_X34Y24         LUT6 (Prop_lut6_I0_O)        0.045     1.240 r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaled_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.240    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaled_CLK_i_1_n_0
    SLICE_X34Y24         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaled_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.816     1.186    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/clk_IN
    SLICE_X34Y24         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaled_CLK_reg/C
                         clock pessimism             -0.295     0.891    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.121     1.012    unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/scaled_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/dir_out_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/Debouncer_0/U0/IN_SIG_LAST_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.625%)  route 0.182ns (56.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.553     0.894    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X35Y27         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/dir_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDSE (Prop_fdse_C_Q)         0.141     1.035 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/dir_out_reg/Q
                         net (fo=5, routed)           0.182     1.217    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/Debouncer_0/U0/IN_SIG
    SLICE_X35Y30         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/Debouncer_0/U0/IN_SIG_LAST_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.822     1.192    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/Debouncer_0/U0/CLK
    SLICE_X35Y30         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/Debouncer_0/U0/IN_SIG_LAST_reg/C
                         clock pessimism             -0.282     0.910    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.070     0.979    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/Debouncer_0/U0/IN_SIG_LAST_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/scaled_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/scaled_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.220%)  route 0.150ns (41.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.580     0.921    unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/clk_IN
    SLICE_X38Y27         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/scaled_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/scaled_CLK_reg/Q
                         net (fo=34, routed)          0.150     1.234    unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/scaled_CLK
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.279 r  unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/scaled_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.279    unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/scaled_CLK_i_1_n_0
    SLICE_X38Y27         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/scaled_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.846     1.216    unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/clk_IN
    SLICE_X38Y27         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/scaled_CLK_reg/C
                         clock pessimism             -0.295     0.921    
    SLICE_X38Y27         FDRE (Hold_fdre_C_D)         0.121     1.042    unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/scaled_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.553     0.894    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X33Y21         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[13]/Q
                         net (fo=4, routed)           0.079     1.114    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg_n_0_[13]
    SLICE_X33Y21         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.238 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.238    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter0[14]
    SLICE_X33Y21         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.819     1.189    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X33Y21         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[14]/C
                         clock pessimism             -0.295     0.894    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.105     0.999    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.553     0.894    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X33Y22         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[17]/Q
                         net (fo=4, routed)           0.079     1.114    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg_n_0_[17]
    SLICE_X33Y22         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.238 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.238    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter0[18]
    SLICE_X33Y22         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.818     1.188    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X33Y22         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[18]/C
                         clock pessimism             -0.294     0.894    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.105     0.999    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X35Y15     unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X35Y17     unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X35Y17     unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y17     unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X32Y17     unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X35Y17     unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X35Y17     unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X35Y19     unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y19     unity_i/PID_0/U0/scaler_counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y19     unity_i/PID_0/U0/scaler_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y19     unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/PWM_smoother_0/U0/CUR_PWM_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y19     unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/PWM_smoother_0/U0/CUR_PWM_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y19     unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/PWM_smoother_0/U0/CUR_PWM_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y19     unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/PWM_smoother_0/U0/CUR_PWM_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y20     unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/SIGNED_TO_UNSIGNED_CONV_0/U0/UNSIGNED_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y20     unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/SIGNED_TO_UNSIGNED_CONV_0/U0/UNSIGNED_OUT_reg[0]_lopt_replica/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y15     unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X38Y15     unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_counter_reg[7]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X37Y15     unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X37Y15     unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[6]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X37Y15     unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X37Y24     unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y15     unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/PWM_smoother_0/U0/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X36Y15     unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/PWM_smoother_0/U0/counter_reg[26]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  clk_uart

Setup :            0  Failing Endpoints,  Worst Slack        4.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 1.270ns (23.164%)  route 4.213ns (76.836%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 16.377 - 10.417 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X12Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     7.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/Q
                         net (fo=6, routed)           0.998     8.131    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[0]
    SLICE_X12Y5          LUT3 (Prop_lut3_I2_O)        0.150     8.281 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[3]_i_4/O
                         net (fo=2, routed)           0.865     9.146    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[3]_i_4_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.328     9.474 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_3/O
                         net (fo=1, routed)           0.926    10.400    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_3_n_0
    SLICE_X12Y3          LUT4 (Prop_lut4_I2_O)        0.124    10.524 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[2]_i_2__0/O
                         net (fo=3, routed)           1.096    11.620    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_nxt
    SLICE_X10Y3          LUT5 (Prop_lut5_I3_O)        0.150    11.770 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.328    12.098    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[0]_i_1_n_0
    SLICE_X13Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507    16.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X13Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/C
                         clock pessimism              0.633    17.010    
                         clock uncertainty           -0.068    16.942    
    SLICE_X13Y4          FDRE (Setup_fdre_C_D)       -0.271    16.671    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.671    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.890ns (19.748%)  route 3.617ns (80.252%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 16.378 - 10.417 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/clk_uart
    SLICE_X8Y5           FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     7.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/Q
                         net (fo=12, routed)          1.066     8.199    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/tick
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.124     8.323 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2/O
                         net (fo=7, routed)           0.645     8.968    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     9.092 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           0.850     9.942    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I3_O)        0.124    10.066 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          1.056    11.122    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WE
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.508    16.378    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                         clock pessimism              0.596    16.974    
                         clock uncertainty           -0.068    16.906    
    SLICE_X12Y1          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.373    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         16.373    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.890ns (19.748%)  route 3.617ns (80.252%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 16.378 - 10.417 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/clk_uart
    SLICE_X8Y5           FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     7.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/Q
                         net (fo=12, routed)          1.066     8.199    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/tick
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.124     8.323 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2/O
                         net (fo=7, routed)           0.645     8.968    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     9.092 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           0.850     9.942    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I3_O)        0.124    10.066 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          1.056    11.122    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WE
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.508    16.378    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism              0.596    16.974    
                         clock uncertainty           -0.068    16.906    
    SLICE_X12Y1          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.373    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.373    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.890ns (19.748%)  route 3.617ns (80.252%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 16.378 - 10.417 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/clk_uart
    SLICE_X8Y5           FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     7.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/Q
                         net (fo=12, routed)          1.066     8.199    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/tick
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.124     8.323 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2/O
                         net (fo=7, routed)           0.645     8.968    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     9.092 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           0.850     9.942    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I3_O)        0.124    10.066 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          1.056    11.122    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WE
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.508    16.378    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.596    16.974    
                         clock uncertainty           -0.068    16.906    
    SLICE_X12Y1          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.373    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         16.373    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.890ns (19.748%)  route 3.617ns (80.252%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 16.378 - 10.417 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/clk_uart
    SLICE_X8Y5           FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     7.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/Q
                         net (fo=12, routed)          1.066     8.199    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/tick
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.124     8.323 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2/O
                         net (fo=7, routed)           0.645     8.968    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     9.092 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           0.850     9.942    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I3_O)        0.124    10.066 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          1.056    11.122    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WE
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.508    16.378    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.596    16.974    
                         clock uncertainty           -0.068    16.906    
    SLICE_X12Y1          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.373    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         16.373    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.890ns (19.748%)  route 3.617ns (80.252%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 16.378 - 10.417 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/clk_uart
    SLICE_X8Y5           FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     7.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/Q
                         net (fo=12, routed)          1.066     8.199    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/tick
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.124     8.323 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2/O
                         net (fo=7, routed)           0.645     8.968    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     9.092 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           0.850     9.942    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I3_O)        0.124    10.066 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          1.056    11.122    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WE
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.508    16.378    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.596    16.974    
                         clock uncertainty           -0.068    16.906    
    SLICE_X12Y1          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.373    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         16.373    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.890ns (19.748%)  route 3.617ns (80.252%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 16.378 - 10.417 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/clk_uart
    SLICE_X8Y5           FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     7.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/Q
                         net (fo=12, routed)          1.066     8.199    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/tick
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.124     8.323 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2/O
                         net (fo=7, routed)           0.645     8.968    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     9.092 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           0.850     9.942    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I3_O)        0.124    10.066 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          1.056    11.122    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WE
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.508    16.378    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.596    16.974    
                         clock uncertainty           -0.068    16.906    
    SLICE_X12Y1          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.373    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.373    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.890ns (19.748%)  route 3.617ns (80.252%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 16.378 - 10.417 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/clk_uart
    SLICE_X8Y5           FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     7.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/Q
                         net (fo=12, routed)          1.066     8.199    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/tick
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.124     8.323 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2/O
                         net (fo=7, routed)           0.645     8.968    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     9.092 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           0.850     9.942    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I3_O)        0.124    10.066 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          1.056    11.122    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WE
    SLICE_X12Y1          RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.508    16.378    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/CLK
                         clock pessimism              0.596    16.974    
                         clock uncertainty           -0.068    16.906    
    SLICE_X12Y1          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    16.373    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         16.373    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.251ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.890ns (19.748%)  route 3.617ns (80.252%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 16.378 - 10.417 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.596ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/clk_uart
    SLICE_X8Y5           FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     7.133 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/Q
                         net (fo=12, routed)          1.066     8.199    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/tick
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.124     8.323 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2/O
                         net (fo=7, routed)           0.645     8.968    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg[1]_i_2_n_0
    SLICE_X12Y4          LUT5 (Prop_lut5_I0_O)        0.124     9.092 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0/O
                         net (fo=5, routed)           0.850     9.942    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_4__0_n_0
    SLICE_X10Y2          LUT5 (Prop_lut5_I3_O)        0.124    10.066 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/RAM_reg_0_3_0_5_i_1__0/O
                         net (fo=19, routed)          1.056    11.122    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WE
    SLICE_X12Y1          RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.508    16.378    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism              0.596    16.974    
                         clock uncertainty           -0.068    16.906    
    SLICE_X12Y1          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    16.373    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         16.373    
                         arrival time                         -11.122    
  -------------------------------------------------------------------
                         slack                                  5.251    

Slack (MET) :             5.587ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.417ns  (clk_uart rise@10.417ns - clk_uart rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.952ns (20.183%)  route 3.765ns (79.817%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.947ns = ( 16.364 - 10.417 ) 
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.673     6.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_uart
    SLICE_X7Y16          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.456     7.063 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/Q
                         net (fo=1, routed)           1.077     8.140    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/w_ptr_sync[0]
    SLICE_X6Y17          LUT6 (Prop_lut6_I5_O)        0.124     8.264 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/t_cnt_reg[3]_i_3/O
                         net (fo=13, routed)          1.322     9.586    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/tx_fifo_empty
    SLICE_X7Y19          LUT4 (Prop_lut4_I0_O)        0.124     9.710 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_5/O
                         net (fo=1, routed)           0.154     9.863    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_5_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I5_O)        0.124     9.987 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]_i_2/O
                         net (fo=3, routed)           0.833    10.821    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_nxt
    SLICE_X6Y21          LUT5 (Prop_lut5_I3_O)        0.124    10.945 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.379    11.324    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[0]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     10.417    10.417 r  
    PS7_X0Y0             PS7                          0.000    10.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    13.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599    14.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.494    16.364    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X6Y21          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]/C
                         clock pessimism              0.631    16.995    
                         clock uncertainty           -0.068    16.927    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)       -0.016    16.911    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.911    
                         arrival time                         -11.324    
  -------------------------------------------------------------------
                         slack                                  5.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X13Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141     2.151 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/Q
                         net (fo=15, routed)          0.088     2.239    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg[1]
    SLICE_X12Y4          LUT6 (Prop_lut6_I5_O)        0.045     2.284 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg[3]_i_3__0/O
                         net (fo=1, routed)           0.000     2.284    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_nxt[3]
    SLICE_X12Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.834     2.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X12Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[3]/C
                         clock pessimism             -0.603     2.023    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.121     2.144    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.130%)  route 0.127ns (49.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X13Y3          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.128     2.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[6]/Q
                         net (fo=2, routed)           0.127     2.265    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/DIA0
    SLICE_X12Y2          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X12Y2          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.600     2.027    
    SLICE_X12Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.094     2.121    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X13Y3          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     2.151 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.177     2.328    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/DIA0
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.600     2.027    
    SLICE_X12Y1          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.174    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.724%)  route 0.135ns (51.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X13Y3          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.128     2.138 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[4]/Q
                         net (fo=2, routed)           0.135     2.273    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/DIC0
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.600     2.027    
    SLICE_X12Y1          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     2.117    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.558     2.002    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X7Y19          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDRE (Prop_fdre_C_Q)         0.141     2.143 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[2]/Q
                         net (fo=14, routed)          0.145     2.288    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg[2]
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.045     2.333 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.333    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg[0]_i_1_n_0
    SLICE_X6Y19          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.824     2.616    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X6Y19          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[0]/C
                         clock pessimism             -0.601     2.015    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.120     2.135    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/db_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.135    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.132%)  route 0.363ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.164     2.174 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.363     2.537    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/ADDRD0
    SLICE_X12Y2          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X12Y2          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.600     2.027    
    SLICE_X12Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.337    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.132%)  route 0.363ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.164     2.174 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.363     2.537    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/ADDRD0
    SLICE_X12Y2          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X12Y2          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.600     2.027    
    SLICE_X12Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.337    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.132%)  route 0.363ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.164     2.174 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.363     2.537    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/ADDRD0
    SLICE_X12Y2          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X12Y2          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB/CLK
                         clock pessimism             -0.600     2.027    
    SLICE_X12Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.337    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.132%)  route 0.363ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.164     2.174 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.363     2.537    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/ADDRD0
    SLICE_X12Y2          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X12Y2          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism             -0.600     2.027    
    SLICE_X12Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.337    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.164ns (31.132%)  route 0.363ns (68.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.164     2.174 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          0.363     2.537    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/ADDRD0
    SLICE_X12Y2          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X12Y2          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC/CLK
                         clock pessimism             -0.600     2.027    
    SLICE_X12Y2          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.337    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -2.337    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart
Waveform(ns):       { 0.000 5.208 }
Period(ns):         10.417
Sources:            { unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.417      8.261      BUFGCTRL_X0Y3    unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.417      9.168      MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X8Y5       unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/baudrate_gen_inst/cnt_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X11Y3      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_framing_err_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X10Y5      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.417      9.417      SLICE_X11Y3      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_parity_err_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X13Y5      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X10Y3      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X13Y5      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.417      9.417      SLICE_X10Y3      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.417      202.943    MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y1      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y1      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y1      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y1      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y1      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y1      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y1      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y1      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y2      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y2      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y1      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y1      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y1      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y1      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y1      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y1      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y1      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y1      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y2      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.208       3.958      SLICE_X12Y2      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  unity_clk
  To Clock:  unity_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        12.422ns  (logic 2.947ns (23.724%)  route 9.475ns (76.276%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 25.951 - 20.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X27Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.456     7.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.220     8.284    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.481     8.889    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.013 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.848     9.861    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.985 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.985    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.532 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.816    11.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_5
    SLICE_X27Y1          LUT4 (Prop_lut4_I0_O)        0.302    11.650 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=8, routed)           0.936    12.586    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X22Y4          LUT5 (Prop_lut5_I3_O)        0.124    12.710 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          1.167    13.877    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X22Y8          LUT5 (Prop_lut5_I3_O)        0.124    14.001 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[4]_i_4/O
                         net (fo=22, routed)          1.726    15.727    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[4]_1
    SLICE_X27Y9          LUT4 (Prop_lut4_I0_O)        0.152    15.879 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/group_id_reg[0]_i_3/O
                         net (fo=6, routed)           0.505    16.383    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/group_id_reg_reg[0]_1
    SLICE_X27Y9          LUT5 (Prop_lut5_I4_O)        0.321    16.704 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11/O
                         net (fo=1, routed)           0.303    17.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.332    17.339 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    17.339    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X29Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    17.556 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          1.474    19.030    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X14Y11         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.498    25.951    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X14Y11         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[10]/C
                         clock pessimism              0.495    26.446    
                         clock uncertainty           -0.077    26.370    
    SLICE_X14Y11         FDRE (Setup_fdre_C_CE)      -0.380    25.990    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         25.990    
                         arrival time                         -19.030    
  -------------------------------------------------------------------
                         slack                                  6.960    

Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        12.422ns  (logic 2.947ns (23.724%)  route 9.475ns (76.276%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 25.951 - 20.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X27Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.456     7.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.220     8.284    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.481     8.889    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.013 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.848     9.861    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.985 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.985    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.532 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.816    11.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_5
    SLICE_X27Y1          LUT4 (Prop_lut4_I0_O)        0.302    11.650 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=8, routed)           0.936    12.586    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X22Y4          LUT5 (Prop_lut5_I3_O)        0.124    12.710 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          1.167    13.877    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X22Y8          LUT5 (Prop_lut5_I3_O)        0.124    14.001 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[4]_i_4/O
                         net (fo=22, routed)          1.726    15.727    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[4]_1
    SLICE_X27Y9          LUT4 (Prop_lut4_I0_O)        0.152    15.879 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/group_id_reg[0]_i_3/O
                         net (fo=6, routed)           0.505    16.383    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/group_id_reg_reg[0]_1
    SLICE_X27Y9          LUT5 (Prop_lut5_I4_O)        0.321    16.704 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11/O
                         net (fo=1, routed)           0.303    17.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.332    17.339 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    17.339    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X29Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    17.556 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          1.474    19.030    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X14Y11         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.498    25.951    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X14Y11         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[4]/C
                         clock pessimism              0.495    26.446    
                         clock uncertainty           -0.077    26.370    
    SLICE_X14Y11         FDRE (Setup_fdre_C_CE)      -0.380    25.990    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.990    
                         arrival time                         -19.030    
  -------------------------------------------------------------------
                         slack                                  6.960    

Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        12.393ns  (logic 2.947ns (23.779%)  route 9.446ns (76.221%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 25.951 - 20.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X27Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.456     7.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.220     8.284    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.481     8.889    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.013 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.848     9.861    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.985 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.985    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.532 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.816    11.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_5
    SLICE_X27Y1          LUT4 (Prop_lut4_I0_O)        0.302    11.650 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=8, routed)           0.936    12.586    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X22Y4          LUT5 (Prop_lut5_I3_O)        0.124    12.710 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          1.167    13.877    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X22Y8          LUT5 (Prop_lut5_I3_O)        0.124    14.001 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[4]_i_4/O
                         net (fo=22, routed)          1.726    15.727    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[4]_1
    SLICE_X27Y9          LUT4 (Prop_lut4_I0_O)        0.152    15.879 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/group_id_reg[0]_i_3/O
                         net (fo=6, routed)           0.505    16.383    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/group_id_reg_reg[0]_1
    SLICE_X27Y9          LUT5 (Prop_lut5_I4_O)        0.321    16.704 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11/O
                         net (fo=1, routed)           0.303    17.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.332    17.339 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    17.339    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X29Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    17.556 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          1.445    19.001    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X17Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.498    25.951    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X17Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[8]/C
                         clock pessimism              0.495    26.446    
                         clock uncertainty           -0.077    26.370    
    SLICE_X17Y10         FDRE (Setup_fdre_C_CE)      -0.380    25.990    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.990    
                         arrival time                         -19.001    
  -------------------------------------------------------------------
                         slack                                  6.988    

Slack (MET) :             7.057ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        12.366ns  (logic 2.947ns (23.831%)  route 9.419ns (76.169%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.956ns = ( 25.956 - 20.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X27Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.456     7.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.220     8.284    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.481     8.889    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.013 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.848     9.861    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.985 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.985    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.532 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.816    11.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_5
    SLICE_X27Y1          LUT4 (Prop_lut4_I0_O)        0.302    11.650 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=8, routed)           0.936    12.586    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X22Y4          LUT5 (Prop_lut5_I3_O)        0.124    12.710 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          1.167    13.877    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X22Y8          LUT5 (Prop_lut5_I3_O)        0.124    14.001 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[4]_i_4/O
                         net (fo=22, routed)          1.726    15.727    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[4]_1
    SLICE_X27Y9          LUT4 (Prop_lut4_I0_O)        0.152    15.879 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/group_id_reg[0]_i_3/O
                         net (fo=6, routed)           0.505    16.383    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/group_id_reg_reg[0]_1
    SLICE_X27Y9          LUT5 (Prop_lut5_I4_O)        0.321    16.704 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11/O
                         net (fo=1, routed)           0.303    17.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.332    17.339 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    17.339    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X29Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    17.556 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          1.418    18.974    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X12Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.503    25.956    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X12Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[11]/C
                         clock pessimism              0.495    26.451    
                         clock uncertainty           -0.077    26.375    
    SLICE_X12Y12         FDRE (Setup_fdre_C_CE)      -0.344    26.031    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         26.031    
                         arrival time                         -18.974    
  -------------------------------------------------------------------
                         slack                                  7.057    

Slack (MET) :             7.149ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        12.233ns  (logic 2.947ns (24.091%)  route 9.286ns (75.909%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.951ns = ( 25.951 - 20.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X27Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.456     7.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.220     8.284    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.481     8.889    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.013 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.848     9.861    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.985 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.985    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.532 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.816    11.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_5
    SLICE_X27Y1          LUT4 (Prop_lut4_I0_O)        0.302    11.650 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=8, routed)           0.936    12.586    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X22Y4          LUT5 (Prop_lut5_I3_O)        0.124    12.710 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          1.167    13.877    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X22Y8          LUT5 (Prop_lut5_I3_O)        0.124    14.001 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[4]_i_4/O
                         net (fo=22, routed)          1.726    15.727    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[4]_1
    SLICE_X27Y9          LUT4 (Prop_lut4_I0_O)        0.152    15.879 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/group_id_reg[0]_i_3/O
                         net (fo=6, routed)           0.505    16.383    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/group_id_reg_reg[0]_1
    SLICE_X27Y9          LUT5 (Prop_lut5_I4_O)        0.321    16.704 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11/O
                         net (fo=1, routed)           0.303    17.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.332    17.339 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    17.339    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X29Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    17.556 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          1.284    18.841    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X15Y11         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.498    25.951    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X15Y11         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[1]/C
                         clock pessimism              0.495    26.446    
                         clock uncertainty           -0.077    26.370    
    SLICE_X15Y11         FDRE (Setup_fdre_C_CE)      -0.380    25.990    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.990    
                         arrival time                         -18.841    
  -------------------------------------------------------------------
                         slack                                  7.149    

Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        12.074ns  (logic 2.947ns (24.409%)  route 9.127ns (75.591%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.950ns = ( 25.950 - 20.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X27Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.456     7.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.220     8.284    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.481     8.889    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.013 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.848     9.861    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.985 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.985    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.532 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.816    11.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_5
    SLICE_X27Y1          LUT4 (Prop_lut4_I0_O)        0.302    11.650 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=8, routed)           0.936    12.586    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X22Y4          LUT5 (Prop_lut5_I3_O)        0.124    12.710 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          1.167    13.877    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X22Y8          LUT5 (Prop_lut5_I3_O)        0.124    14.001 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[4]_i_4/O
                         net (fo=22, routed)          1.726    15.727    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[4]_1
    SLICE_X27Y9          LUT4 (Prop_lut4_I0_O)        0.152    15.879 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/group_id_reg[0]_i_3/O
                         net (fo=6, routed)           0.505    16.383    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/group_id_reg_reg[0]_1
    SLICE_X27Y9          LUT5 (Prop_lut5_I4_O)        0.321    16.704 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11/O
                         net (fo=1, routed)           0.303    17.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.332    17.339 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    17.339    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X29Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    17.556 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          1.125    18.682    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X15Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.497    25.950    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X15Y12         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[9]/C
                         clock pessimism              0.495    26.445    
                         clock uncertainty           -0.077    26.369    
    SLICE_X15Y12         FDRE (Setup_fdre_C_CE)      -0.380    25.989    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         25.989    
                         arrival time                         -18.682    
  -------------------------------------------------------------------
                         slack                                  7.307    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        12.319ns  (logic 2.651ns (21.519%)  route 9.668ns (78.481%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 25.953 - 20.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X27Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.456     7.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.220     8.284    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.481     8.889    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.013 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.848     9.861    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.985 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.985    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.532 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.816    11.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_5
    SLICE_X27Y1          LUT4 (Prop_lut4_I0_O)        0.302    11.650 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=8, routed)           0.936    12.586    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X22Y4          LUT5 (Prop_lut5_I3_O)        0.124    12.710 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          0.869    13.578    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X23Y7          LUT5 (Prop_lut5_I3_O)        0.124    13.702 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[1]_i_2/O
                         net (fo=23, routed)          1.200    14.902    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[1]
    SLICE_X22Y8          LUT3 (Prop_lut3_I0_O)        0.152    15.054 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[7]_i_4/O
                         net (fo=9, routed)           0.881    15.935    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[3]_0
    SLICE_X28Y10         LUT4 (Prop_lut4_I1_O)        0.326    16.261 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_2/O
                         net (fo=6, routed)           0.585    16.847    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_13
    SLICE_X22Y10         LUT6 (Prop_lut6_I2_O)        0.124    16.971 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/r_ptr_reg[6]_i_4/O
                         net (fo=2, routed)           0.546    17.517    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[4]
    SLICE_X25Y9          LUT6 (Prop_lut6_I1_O)        0.124    17.641 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_1__0/O
                         net (fo=7, routed)           1.286    18.927    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/E[0]
    SLICE_X27Y1          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.500    25.953    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X27Y1          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                         clock pessimism              0.630    26.583    
                         clock uncertainty           -0.077    26.506    
    SLICE_X27Y1          FDCE (Setup_fdce_C_CE)      -0.205    26.301    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.301    
                         arrival time                         -18.927    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        12.319ns  (logic 2.651ns (21.519%)  route 9.668ns (78.481%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 25.953 - 20.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X27Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.456     7.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.220     8.284    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.481     8.889    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.013 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.848     9.861    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.985 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.985    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.532 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.816    11.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_5
    SLICE_X27Y1          LUT4 (Prop_lut4_I0_O)        0.302    11.650 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=8, routed)           0.936    12.586    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X22Y4          LUT5 (Prop_lut5_I3_O)        0.124    12.710 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          0.869    13.578    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X23Y7          LUT5 (Prop_lut5_I3_O)        0.124    13.702 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[1]_i_2/O
                         net (fo=23, routed)          1.200    14.902    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[1]
    SLICE_X22Y8          LUT3 (Prop_lut3_I0_O)        0.152    15.054 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg[7]_i_4/O
                         net (fo=9, routed)           0.881    15.935    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[3]_0
    SLICE_X28Y10         LUT4 (Prop_lut4_I1_O)        0.326    16.261 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[3]_i_2/O
                         net (fo=6, routed)           0.585    16.847    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/rxfifo_out_reg_reg_13
    SLICE_X22Y10         LUT6 (Prop_lut6_I2_O)        0.124    16.971 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/r_ptr_reg[6]_i_4/O
                         net (fo=2, routed)           0.546    17.517    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/curr_state_reg[4]
    SLICE_X25Y9          LUT6 (Prop_lut6_I1_O)        0.124    17.641 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/r_ptr_reg[6]_i_1__0/O
                         net (fo=7, routed)           1.286    18.927    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/E[0]
    SLICE_X27Y1          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.500    25.953    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X27Y1          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]/C
                         clock pessimism              0.630    26.583    
                         clock uncertainty           -0.077    26.506    
    SLICE_X27Y1          FDCE (Setup_fdce_C_CE)      -0.205    26.301    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         26.301    
                         arrival time                         -18.927    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.462ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        11.921ns  (logic 2.947ns (24.721%)  route 8.974ns (75.279%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 25.952 - 20.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X27Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.456     7.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.220     8.284    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.481     8.889    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.013 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.848     9.861    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.985 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.985    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.532 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.816    11.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_5
    SLICE_X27Y1          LUT4 (Prop_lut4_I0_O)        0.302    11.650 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=8, routed)           0.936    12.586    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X22Y4          LUT5 (Prop_lut5_I3_O)        0.124    12.710 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          1.167    13.877    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X22Y8          LUT5 (Prop_lut5_I3_O)        0.124    14.001 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[4]_i_4/O
                         net (fo=22, routed)          1.726    15.727    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[4]_1
    SLICE_X27Y9          LUT4 (Prop_lut4_I0_O)        0.152    15.879 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/group_id_reg[0]_i_3/O
                         net (fo=6, routed)           0.505    16.383    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/group_id_reg_reg[0]_1
    SLICE_X27Y9          LUT5 (Prop_lut5_I4_O)        0.321    16.704 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11/O
                         net (fo=1, routed)           0.303    17.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.332    17.339 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    17.339    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X29Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    17.556 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          0.973    18.529    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X15Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.499    25.952    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X15Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[0]/C
                         clock pessimism              0.495    26.447    
                         clock uncertainty           -0.077    26.371    
    SLICE_X15Y10         FDRE (Setup_fdre_C_CE)      -0.380    25.991    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.991    
                         arrival time                         -18.529    
  -------------------------------------------------------------------
                         slack                                  7.462    

Slack (MET) :             7.462ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        11.921ns  (logic 2.947ns (24.721%)  route 8.974ns (75.279%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 25.952 - 20.000 ) 
    Source Clock Delay      (SCD):    6.608ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.674     6.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X27Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2          FDCE (Prop_fdce_C_Q)         0.456     7.064 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/Q
                         net (fo=26, routed)          1.220     8.284    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/Q[3]
    SLICE_X27Y4          LUT6 (Prop_lut6_I1_O)        0.124     8.408 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_3__1/O
                         net (fo=9, routed)           0.481     8.889    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/wbin[1]
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.124     9.013 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/i__carry_i_4__1/O
                         net (fo=7, routed)           0.848     9.861    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/wbin[0]
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.985 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     9.985    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/i__carry_i_8__1_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.532 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.816    11.348    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag2_inferred__1/i__carry_n_5
    SLICE_X27Y1          LUT4 (Prop_lut4_I0_O)        0.302    11.650 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0/O
                         net (fo=8, routed)           0.936    12.586    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_3__0_n_0
    SLICE_X22Y4          LUT5 (Prop_lut5_I3_O)        0.124    12.710 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/empty_flag_reg_i_2/O
                         net (fo=18, routed)          1.167    13.877    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/fifo_1_empty
    SLICE_X22Y8          LUT5 (Prop_lut5_I3_O)        0.124    14.001 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/data_cnt_reg[4]_i_4/O
                         net (fo=22, routed)          1.726    15.727    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/length_reg_reg[4]_1
    SLICE_X27Y9          LUT4 (Prop_lut4_I0_O)        0.152    15.879 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/group_id_reg[0]_i_3/O
                         net (fo=6, routed)           0.505    16.383    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/group_id_reg_reg[0]_1
    SLICE_X27Y9          LUT5 (Prop_lut5_I4_O)        0.321    16.704 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11/O
                         net (fo=1, routed)           0.303    17.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_11_n_0
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.332    17.339 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5/O
                         net (fo=1, routed)           0.000    17.339    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg[18]_i_5_n_0
    SLICE_X29Y9          MUXF7 (Prop_muxf7_I1_O)      0.217    17.556 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/error_reg_reg[18]_i_1/O
                         net (fo=13, routed)          0.973    18.529    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_nxt
    SLICE_X14Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.499    25.952    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X14Y10         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[14]/C
                         clock pessimism              0.495    26.447    
                         clock uncertainty           -0.077    26.371    
    SLICE_X14Y10         FDRE (Setup_fdre_C_CE)      -0.380    25.991    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/error_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         25.991    
                         arrival time                         -18.529    
  -------------------------------------------------------------------
                         slack                                  7.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/mem_data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.178%)  route 0.164ns (53.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.558     2.002    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X33Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141     2.143 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[3]/Q
                         net (fo=1, routed)           0.164     2.307    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/mem_data_in_reg[31][3]
    RAMB36_X2Y3          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.867     2.659    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/clk_i
    RAMB36_X2Y3          RAMB36E1                                     r  unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
                         clock pessimism             -0.581     2.078    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     2.233    unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/vaddr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_1_1/SP/I
                            (rising edge-triggered cell RAMS32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.924%)  route 0.280ns (60.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.556     2.000    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/clk_i
    SLICE_X22Y13         FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/vaddr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDRE (Prop_fdre_C_Q)         0.141     2.141 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/vaddr_reg_reg[1]/Q
                         net (fo=3, routed)           0.136     2.277    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/vaddr_reg[1]
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.045     2.322 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_1_1_i_1/O
                         net (fo=2, routed)           0.143     2.466    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_1_1/D
    SLICE_X20Y13         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.825     2.617    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_1_1/WCLK
    SLICE_X20Y13         RAMS32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_1_1/SP/CLK
                         clock pessimism             -0.353     2.264    
    SLICE_X20Y13         RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     2.384    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.944%)  route 0.287ns (67.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X19Y6          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDCE (Prop_fdce_C_Q)         0.141     2.148 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.287     2.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/ADDRD1
    SLICE_X20Y6          RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.830     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/WCLK
    SLICE_X20Y6          RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMA/CLK
                         clock pessimism             -0.581     2.041    
    SLICE_X20Y6          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.350    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.944%)  route 0.287ns (67.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X19Y6          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDCE (Prop_fdce_C_Q)         0.141     2.148 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.287     2.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/ADDRD1
    SLICE_X20Y6          RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.830     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/WCLK
    SLICE_X20Y6          RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMB/CLK
                         clock pessimism             -0.581     2.041    
    SLICE_X20Y6          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.350    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.944%)  route 0.287ns (67.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X19Y6          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDCE (Prop_fdce_C_Q)         0.141     2.148 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.287     2.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/ADDRD1
    SLICE_X20Y6          RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.830     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/WCLK
    SLICE_X20Y6          RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMC/CLK
                         clock pessimism             -0.581     2.041    
    SLICE_X20Y6          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.350    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.944%)  route 0.287ns (67.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X19Y6          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y6          FDCE (Prop_fdce_C_Q)         0.141     2.148 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=17, routed)          0.287     2.435    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/ADDRD1
    SLICE_X20Y6          RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.830     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/WCLK
    SLICE_X20Y6          RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMD/CLK
                         clock pessimism             -0.581     2.041    
    SLICE_X20Y6          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     2.350    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.827%)  route 0.289ns (67.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X18Y6          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6          FDCE (Prop_fdce_C_Q)         0.141     2.148 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.289     2.437    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/ADDRD0
    SLICE_X20Y6          RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.830     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/WCLK
    SLICE_X20Y6          RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMA/CLK
                         clock pessimism             -0.581     2.041    
    SLICE_X20Y6          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.351    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.827%)  route 0.289ns (67.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X18Y6          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6          FDCE (Prop_fdce_C_Q)         0.141     2.148 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.289     2.437    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/ADDRD0
    SLICE_X20Y6          RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.830     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/WCLK
    SLICE_X20Y6          RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMB/CLK
                         clock pessimism             -0.581     2.041    
    SLICE_X20Y6          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.351    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.827%)  route 0.289ns (67.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X18Y6          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6          FDCE (Prop_fdce_C_Q)         0.141     2.148 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.289     2.437    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/ADDRD0
    SLICE_X20Y6          RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.830     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/WCLK
    SLICE_X20Y6          RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMC/CLK
                         clock pessimism             -0.581     2.041    
    SLICE_X20Y6          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.351    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.827%)  route 0.289ns (67.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X18Y6          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6          FDCE (Prop_fdce_C_Q)         0.141     2.148 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=17, routed)          0.289     2.437    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/ADDRD0
    SLICE_X20Y6          RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.830     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/WCLK
    SLICE_X20Y6          RAMD64E                                      r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMD/CLK
                         clock pessimism             -0.581     2.041    
    SLICE_X20Y6          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     2.351    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/regfile/RAM_reg_0_63_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         unity_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3      unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3      unity_i/unity_ctrl_0/U0/UNITY/wb_mem_inst/ram_rwrw_inst/bram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X18Y12     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.publish_group_id_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X19Y14     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/data_cnt_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X19Y14     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/data_cnt_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X19Y14     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/data_cnt_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X19Y15     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/data_cnt_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X19Y14     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/data_cnt_reg_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y13     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y13     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_5_5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y14     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y14     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_5_5/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X24Y3      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X24Y3      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X24Y3      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X24Y3      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X24Y4      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X24Y4      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y13     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y13     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y13     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y13     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[0].sg/ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y14     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y14     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y14     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X20Y14     unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/gab_link_al_fsm_inst/SUB_GEN.subscription_manager_inst/SG_GEN[1].sg/ram_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X24Y2      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X24Y2      unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/regfile/RAM_reg_0_63_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  unity_clk
  To Clock:  clk_fpga_1

Setup :          345  Failing Endpoints,  Worst Slack       -1.844ns,  Total Violation     -424.450ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.844ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.580ns (24.694%)  route 1.769ns (75.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    6.669ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.735     6.669    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     7.125 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.900     8.025    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/reset_in
    SLICE_X35Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.149 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.869     9.018    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X31Y15         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.493     7.686    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X31Y15         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[10]/C
                         clock pessimism              0.116     7.801    
                         clock uncertainty           -0.198     7.603    
    SLICE_X31Y15         FDRE (Setup_fdre_C_R)       -0.429     7.174    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          7.174    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 -1.844    

Slack (VIOLATED) :        -1.844ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.580ns (24.694%)  route 1.769ns (75.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    6.669ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.735     6.669    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     7.125 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.900     8.025    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/reset_in
    SLICE_X35Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.149 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.869     9.018    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X31Y15         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.493     7.686    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X31Y15         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[11]/C
                         clock pessimism              0.116     7.801    
                         clock uncertainty           -0.198     7.603    
    SLICE_X31Y15         FDRE (Setup_fdre_C_R)       -0.429     7.174    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          7.174    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 -1.844    

Slack (VIOLATED) :        -1.844ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.580ns (24.694%)  route 1.769ns (75.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    6.669ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.735     6.669    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     7.125 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.900     8.025    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/reset_in
    SLICE_X35Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.149 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.869     9.018    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X31Y15         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.493     7.686    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X31Y15         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[8]/C
                         clock pessimism              0.116     7.801    
                         clock uncertainty           -0.198     7.603    
    SLICE_X31Y15         FDRE (Setup_fdre_C_R)       -0.429     7.174    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.174    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 -1.844    

Slack (VIOLATED) :        -1.844ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.580ns (24.694%)  route 1.769ns (75.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 7.686 - 5.000 ) 
    Source Clock Delay      (SCD):    6.669ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.735     6.669    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     7.125 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.900     8.025    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/reset_in
    SLICE_X35Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.149 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.869     9.018    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X31Y15         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.493     7.686    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X31Y15         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[9]/C
                         clock pessimism              0.116     7.801    
                         clock uncertainty           -0.198     7.603    
    SLICE_X31Y15         FDRE (Setup_fdre_C_R)       -0.429     7.174    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          7.174    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 -1.844    

Slack (VIOLATED) :        -1.840ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.580ns (24.742%)  route 1.764ns (75.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    6.669ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.735     6.669    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     7.125 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.900     8.025    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/reset_in
    SLICE_X35Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.149 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.864     9.013    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.492     7.684    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X31Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[12]/C
                         clock pessimism              0.116     7.800    
                         clock uncertainty           -0.198     7.602    
    SLICE_X31Y16         FDRE (Setup_fdre_C_R)       -0.429     7.173    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          7.173    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                 -1.840    

Slack (VIOLATED) :        -1.840ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.580ns (24.742%)  route 1.764ns (75.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    6.669ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.735     6.669    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     7.125 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.900     8.025    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/reset_in
    SLICE_X35Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.149 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.864     9.013    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.492     7.684    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X31Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[13]/C
                         clock pessimism              0.116     7.800    
                         clock uncertainty           -0.198     7.602    
    SLICE_X31Y16         FDRE (Setup_fdre_C_R)       -0.429     7.173    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          7.173    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                 -1.840    

Slack (VIOLATED) :        -1.840ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.580ns (24.742%)  route 1.764ns (75.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    6.669ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.735     6.669    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     7.125 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.900     8.025    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/reset_in
    SLICE_X35Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.149 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.864     9.013    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.492     7.684    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X31Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[14]/C
                         clock pessimism              0.116     7.800    
                         clock uncertainty           -0.198     7.602    
    SLICE_X31Y16         FDRE (Setup_fdre_C_R)       -0.429     7.173    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          7.173    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                 -1.840    

Slack (VIOLATED) :        -1.840ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.580ns (24.742%)  route 1.764ns (75.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 7.684 - 5.000 ) 
    Source Clock Delay      (SCD):    6.669ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.735     6.669    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     7.125 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.900     8.025    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/reset_in
    SLICE_X35Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.149 r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1/O
                         net (fo=33, routed)          0.864     9.013    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter[0]_i_1_n_0
    SLICE_X31Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.492     7.684    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/clk_in
    SLICE_X31Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[15]/C
                         clock pessimism              0.116     7.800    
                         clock uncertainty           -0.198     7.602    
    SLICE_X31Y16         FDRE (Setup_fdre_C_R)       -0.429     7.173    unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/scaler_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          7.173    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                 -1.840    

Slack (VIOLATED) :        -1.833ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.894%)  route 1.750ns (75.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 7.677 - 5.000 ) 
    Source Clock Delay      (SCD):    6.669ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.735     6.669    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     7.125 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.937     8.062    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/reset_in
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.186 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter[31]_i_1/O
                         net (fo=31, routed)          0.813     8.999    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter[31]_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.485     7.677    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X33Y23         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[21]/C
                         clock pessimism              0.116     7.793    
                         clock uncertainty           -0.198     7.595    
    SLICE_X33Y23         FDRE (Setup_fdre_C_R)       -0.429     7.166    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                 -1.833    

Slack (VIOLATED) :        -1.833ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.580ns (24.894%)  route 1.750ns (75.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 7.677 - 5.000 ) 
    Source Clock Delay      (SCD):    6.669ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.735     6.669    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     7.125 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.937     8.062    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/reset_in
    SLICE_X32Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.186 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter[31]_i_1/O
                         net (fo=31, routed)          0.813     8.999    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter[31]_i_1_n_0
    SLICE_X33Y23         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.485     7.677    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X33Y23         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[22]/C
                         clock pessimism              0.116     7.793    
                         clock uncertainty           -0.198     7.595    
    SLICE_X33Y23         FDRE (Setup_fdre_C_R)       -0.429     7.166    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          7.166    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                 -1.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.231ns (46.328%)  route 0.268ns (53.672%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.584     2.028    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X36Y17         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     2.169 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[1]/Q
                         net (fo=8, routed)           0.140     2.309    unity_i/vector_mux_1/U0/sel_in
    SLICE_X39Y16         LUT3 (Prop_lut3_I2_O)        0.045     2.354 r  unity_i/vector_mux_1/U0/out_vec[4]_INST_0/O
                         net (fo=3, routed)           0.128     2.482    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/UNSIGNED_in[4]
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.045     2.527 r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT[4]_i_1/O
                         net (fo=1, routed)           0.000     2.527    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/p_0_in[4]
    SLICE_X38Y17         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.851     1.221    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/clk_in
    SLICE_X38Y17         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[4]/C
                         clock pessimism             -0.029     1.192    
                         clock uncertainty            0.198     1.390    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.121     1.511    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.775%)  route 0.285ns (55.225%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.585     2.029    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     2.170 r  unity_i/unity_ctrl_0/U0/addr4_out_reg[5]/Q
                         net (fo=1, routed)           0.128     2.298    unity_i/vector_mux_1/U0/in_vec1[5]
    SLICE_X39Y16         LUT3 (Prop_lut3_I1_O)        0.045     2.343 r  unity_i/vector_mux_1/U0/out_vec[5]_INST_0/O
                         net (fo=2, routed)           0.157     2.500    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/UNSIGNED_in[5]
    SLICE_X38Y16         LUT3 (Prop_lut3_I1_O)        0.045     2.545 r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT[5]_i_1/O
                         net (fo=1, routed)           0.000     2.545    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/p_0_in[5]
    SLICE_X38Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.852     1.222    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/clk_in
    SLICE_X38Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[5]/C
                         clock pessimism             -0.029     1.193    
                         clock uncertainty            0.198     1.391    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.120     1.511    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.249ns (48.910%)  route 0.260ns (51.090%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.580     2.024    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     2.165 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.260     2.425    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/reset_in
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.470 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[11]_i_6/O
                         net (fo=1, routed)           0.000     2.470    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[11]_i_6_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.533 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.533    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]_i_1_n_4
    SLICE_X36Y22         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.846     1.216    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X36Y22         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]/C
                         clock pessimism             -0.029     1.187    
                         clock uncertainty            0.198     1.385    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.105     1.490    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.231ns (43.664%)  route 0.298ns (56.336%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.584     2.028    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X36Y17         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.141     2.169 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[1]/Q
                         net (fo=8, routed)           0.122     2.291    unity_i/vector_mux_1/U0/sel_in
    SLICE_X39Y18         LUT3 (Prop_lut3_I2_O)        0.045     2.336 r  unity_i/vector_mux_1/U0/out_vec[1]_INST_0/O
                         net (fo=6, routed)           0.176     2.512    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/UNSIGNED_in[1]
    SLICE_X38Y17         LUT3 (Prop_lut3_I1_O)        0.045     2.557 r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     2.557    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/p_0_in[1]
    SLICE_X38Y17         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.851     1.221    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/clk_in
    SLICE_X38Y17         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[1]/C
                         clock pessimism             -0.029     1.192    
                         clock uncertainty            0.198     1.390    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.120     1.510    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.252ns (48.858%)  route 0.264ns (51.142%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.580     2.024    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     2.165 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.264     2.429    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/reset_in
    SLICE_X36Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.474 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[11]_i_7/O
                         net (fo=1, routed)           0.000     2.474    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[11]_i_7_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.540 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.540    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]_i_1_n_5
    SLICE_X36Y22         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.846     1.216    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X36Y22         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[10]/C
                         clock pessimism             -0.029     1.187    
                         clock uncertainty            0.198     1.385    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.105     1.490    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.234ns (43.636%)  route 0.302ns (56.364%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.584     2.028    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X39Y17         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.141     2.169 r  unity_i/unity_ctrl_0/U0/addr4_out_reg[3]/Q
                         net (fo=1, routed)           0.138     2.307    unity_i/vector_mux_1/U0/in_vec1[3]
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.045     2.352 r  unity_i/vector_mux_1/U0/out_vec[3]_INST_0/O
                         net (fo=4, routed)           0.164     2.516    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/UNSIGNED_in[3]
    SLICE_X39Y16         LUT5 (Prop_lut5_I3_O)        0.048     2.564 r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     2.564    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/p_0_in[3]
    SLICE_X39Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.852     1.222    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/clk_in
    SLICE_X39Y16         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[3]/C
                         clock pessimism             -0.029     1.193    
                         clock uncertainty            0.198     1.391    
    SLICE_X39Y16         FDRE (Hold_fdre_C_D)         0.107     1.498    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr4_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.760%)  route 0.320ns (63.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.585     2.029    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr4_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     2.170 r  unity_i/unity_ctrl_0/U0/addr4_out_reg[0]/Q
                         net (fo=1, routed)           0.154     2.324    unity_i/vector_mux_1/U0/in_vec1[0]
    SLICE_X38Y17         LUT3 (Prop_lut3_I1_O)        0.045     2.369 r  unity_i/vector_mux_1/U0/out_vec[0]_INST_0/O
                         net (fo=7, routed)           0.166     2.535    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/UNSIGNED_in[0]
    SLICE_X38Y17         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.851     1.221    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/clk_in
    SLICE_X38Y17         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[0]/C
                         clock pessimism             -0.029     1.192    
                         clock uncertainty            0.198     1.390    
    SLICE_X38Y17         FDRE (Hold_fdre_C_D)         0.053     1.443    unity_i/BLDC_MOTOR_CONTROL/Direction_Changer/UNSIGNED_TO_SIGNED_CONV_0/U0/SIGNED_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.336ns (56.367%)  route 0.260ns (43.633%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.580     2.024    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     2.165 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.260     2.425    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/reset_in
    SLICE_X36Y22         LUT2 (Prop_lut2_I1_O)        0.049     2.474 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[11]_i_2/O
                         net (fo=1, routed)           0.000     2.474    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[11]_i_2_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.566 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.566    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[11]_i_1_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.620 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.620    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[15]_i_1_n_7
    SLICE_X36Y23         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.844     1.214    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X36Y23         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[12]/C
                         clock pessimism             -0.029     1.185    
                         clock uncertainty            0.198     1.383    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.105     1.488    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.133ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.249ns (41.511%)  route 0.351ns (58.489%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.580     2.024    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     2.165 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.351     2.516    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/reset_in
    SLICE_X36Y21         LUT4 (Prop_lut4_I2_O)        0.045     2.561 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[7]_i_6/O
                         net (fo=1, routed)           0.000     2.561    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[7]_i_6_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.624 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.624    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[7]_i_1_n_4
    SLICE_X36Y21         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.847     1.217    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X36Y21         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[7]/C
                         clock pessimism             -0.029     1.188    
                         clock uncertainty            0.198     1.386    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.105     1.491    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.252ns (41.548%)  route 0.355ns (58.452%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.580     2.024    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     2.165 r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.355     2.520    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/reset_in
    SLICE_X36Y21         LUT4 (Prop_lut4_I2_O)        0.045     2.565 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[7]_i_7/O
                         net (fo=1, routed)           0.000     2.565    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode[7]_i_7_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.631 r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.631    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[7]_i_1_n_5
    SLICE_X36Y21         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.847     1.217    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/clk_in
    SLICE_X36Y21         FDRE                                         r  unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[6]/C
                         clock pessimism             -0.029     1.188    
                         clock uncertainty            0.198     1.386    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.105     1.491    unity_i/BLDC_MOTOR_CONTROL/period_smoother_0/U0/cur_periode_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.631    
  -------------------------------------------------------------------
                         slack                                  1.139    





---------------------------------------------------------------------------------------------------
From Clock:  unity_clk
  To Clock:  clk_uart

Setup :           37  Failing Endpoints,  Worst Slack       -2.944ns,  Total Violation      -90.702ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.944ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.295ns  (logic 0.580ns (25.269%)  route 1.715ns (74.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.715   268.910    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X10Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X10Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X10Y4          FDRE (Setup_fdre_C_R)       -0.524   265.967    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        265.967    
                         arrival time                        -268.910    
  -------------------------------------------------------------------
                         slack                                 -2.944    

Slack (VIOLATED) :        -2.890ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.241ns  (logic 0.580ns (25.878%)  route 1.661ns (74.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.661   268.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X12Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X12Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X12Y4          FDRE (Setup_fdre_C_R)       -0.524   265.967    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        265.967    
                         arrival time                        -268.856    
  -------------------------------------------------------------------
                         slack                                 -2.890    

Slack (VIOLATED) :        -2.890ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.241ns  (logic 0.580ns (25.878%)  route 1.661ns (74.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.661   268.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X12Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X12Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X12Y4          FDRE (Setup_fdre_C_R)       -0.524   265.967    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        265.967    
                         arrival time                        -268.856    
  -------------------------------------------------------------------
                         slack                                 -2.890    

Slack (VIOLATED) :        -2.890ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.241ns  (logic 0.580ns (25.878%)  route 1.661ns (74.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.661   268.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X12Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X12Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X12Y4          FDRE (Setup_fdre_C_R)       -0.524   265.967    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        265.967    
                         arrival time                        -268.856    
  -------------------------------------------------------------------
                         slack                                 -2.890    

Slack (VIOLATED) :        -2.890ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.241ns  (logic 0.580ns (25.878%)  route 1.661ns (74.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.661   268.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X12Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X12Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[3]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X12Y4          FDRE (Setup_fdre_C_R)       -0.524   265.967    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/t_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        265.967    
                         arrival time                        -268.856    
  -------------------------------------------------------------------
                         slack                                 -2.890    

Slack (VIOLATED) :        -2.795ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.241ns  (logic 0.580ns (25.878%)  route 1.661ns (74.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.661   268.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X13Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X13Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X13Y4          FDRE (Setup_fdre_C_R)       -0.429   266.062    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.062    
                         arrival time                        -268.856    
  -------------------------------------------------------------------
                         slack                                 -2.795    

Slack (VIOLATED) :        -2.795ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.241ns  (logic 0.580ns (25.878%)  route 1.661ns (74.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.661   268.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X13Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X13Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X13Y4          FDRE (Setup_fdre_C_R)       -0.429   266.062    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.062    
                         arrival time                        -268.856    
  -------------------------------------------------------------------
                         slack                                 -2.795    

Slack (VIOLATED) :        -2.795ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.241ns  (logic 0.580ns (25.878%)  route 1.661ns (74.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.661   268.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X13Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X13Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[2]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X13Y4          FDRE (Setup_fdre_C_R)       -0.429   266.062    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/db_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        266.062    
                         arrival time                        -268.856    
  -------------------------------------------------------------------
                         slack                                 -2.795    

Slack (VIOLATED) :        -2.795ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.241ns  (logic 0.580ns (25.878%)  route 1.661ns (74.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.661   268.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X13Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X13Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X13Y4          FDRE (Setup_fdre_C_R)       -0.429   266.062    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.062    
                         arrival time                        -268.856    
  -------------------------------------------------------------------
                         slack                                 -2.795    

Slack (VIOLATED) :        -2.795ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.241ns  (logic 0.580ns (25.878%)  route 1.661ns (74.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.661   268.856    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X13Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X13Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X13Y4          FDRE (Setup_fdre_C_R)       -0.429   266.062    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.062    
                         arrival time                        -268.856    
  -------------------------------------------------------------------
                         slack                                 -2.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.503ns (78.274%)  route 0.140ns (21.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.560     2.004    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X8Y17          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.394 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.140     2.534    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][4]
    SLICE_X9Y17          LUT4 (Prop_lut4_I2_O)        0.113     2.647 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.647    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[4]
    SLICE_X9Y17          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.826     2.618    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X9Y17          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]/C
                         clock pessimism             -0.299     2.319    
                         clock uncertainty            0.197     2.516    
    SLICE_X9Y17          FDRE (Hold_fdre_C_D)         0.092     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.512ns (78.507%)  route 0.140ns (21.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.560     2.004    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X8Y17          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     2.398 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.140     2.538    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][2]
    SLICE_X9Y16          LUT4 (Prop_lut4_I2_O)        0.118     2.656 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.656    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[2]
    SLICE_X9Y16          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.827     2.619    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X9Y16          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]/C
                         clock pessimism             -0.299     2.320    
                         clock uncertainty            0.197     2.517    
    SLICE_X9Y16          FDRE (Hold_fdre_C_D)         0.092     2.609    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.433ns (65.904%)  route 0.224ns (34.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.560     2.004    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X8Y17          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.392 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.224     2.616    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][3]
    SLICE_X9Y17          LUT4 (Prop_lut4_I2_O)        0.045     2.661 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.661    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[3]
    SLICE_X9Y17          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.826     2.618    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X9Y17          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]/C
                         clock pessimism             -0.299     2.319    
                         clock uncertainty            0.197     2.516    
    SLICE_X9Y17          FDRE (Hold_fdre_C_D)         0.092     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.521ns (76.687%)  route 0.158ns (23.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.561     2.005    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X8Y16          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.483 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.158     2.641    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/dout_b_o__0[7]
    SLICE_X9Y16          LUT3 (Prop_lut3_I0_O)        0.043     2.684 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/data_reg[7]_i_2__0/O
                         net (fo=1, routed)           0.000     2.684    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/state_reg_reg[1]_0[0]
    SLICE_X9Y16          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.827     2.619    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X9Y16          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]/C
                         clock pessimism             -0.299     2.320    
                         clock uncertainty            0.197     2.517    
    SLICE_X9Y16          FDRE (Hold_fdre_C_D)         0.107     2.624    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.523ns (78.411%)  route 0.144ns (21.589%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.560     2.004    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X8Y17          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.482 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.144     2.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][1]
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.045     2.671 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.671    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[1]
    SLICE_X7Y17          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.826     2.618    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X7Y17          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]/C
                         clock pessimism             -0.299     2.319    
                         clock uncertainty            0.197     2.516    
    SLICE_X7Y17          FDRE (Hold_fdre_C_D)         0.092     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.431ns (64.353%)  route 0.239ns (35.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.560     2.004    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X8Y17          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.390 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.239     2.629    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][5]
    SLICE_X9Y17          LUT4 (Prop_lut4_I2_O)        0.045     2.674 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.674    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[5]
    SLICE_X9Y17          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.826     2.618    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X9Y17          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]/C
                         clock pessimism             -0.299     2.319    
                         clock uncertainty            0.197     2.516    
    SLICE_X9Y17          FDRE (Hold_fdre_C_D)         0.092     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.603ns (84.499%)  route 0.111ns (15.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.561     2.005    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X8Y16          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.497 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/O
                         net (fo=1, routed)           0.111     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][6]
    SLICE_X9Y17          LUT4 (Prop_lut4_I2_O)        0.111     2.719 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.719    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[6]
    SLICE_X9Y17          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.826     2.618    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X9Y17          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]/C
                         clock pessimism             -0.299     2.319    
                         clock uncertainty            0.197     2.516    
    SLICE_X9Y17          FDRE (Hold_fdre_C_D)         0.091     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.603ns (83.966%)  route 0.115ns (16.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.560     2.004    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X8Y17          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.496 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.115     2.611    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/r_ptr_reg_reg[0][0]
    SLICE_X7Y17          LUT4 (Prop_lut4_I2_O)        0.111     2.722 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.722    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_nxt[0]
    SLICE_X7Y17          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.826     2.618    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/clk_uart
    SLICE_X7Y17          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]/C
                         clock pessimism             -0.299     2.319    
                         clock uncertainty            0.197     2.516    
    SLICE_X7Y17          FDRE (Hold_fdre_C_D)         0.092     2.608    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_tx_inst/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.722    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.742%)  route 0.439ns (70.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y5          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     2.151 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.246     2.397    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.442 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.193     2.635    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X13Y3          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.834     2.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X13Y3          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]/C
                         clock pessimism             -0.299     2.327    
                         clock uncertainty            0.197     2.524    
    SLICE_X13Y3          FDRE (Hold_fdre_C_R)        -0.018     2.506    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.742%)  route 0.439ns (70.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y5          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     2.151 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.246     2.397    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.442 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.193     2.635    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/FSM_sequential_state_reg_reg[4]
    SLICE_X13Y3          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.834     2.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/clk_uart
    SLICE_X13Y3          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]/C
                         clock pessimism             -0.299     2.327    
                         clock uncertainty            0.197     2.524    
    SLICE_X13Y3          FDRE (Hold_fdre_C_R)        -0.018     2.506    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/uart_rx_inst/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  unity_clk

Setup :           10  Failing Endpoints,  Worst Slack       -2.384ns,  Total Violation      -10.139ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.384ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        10.341ns  (logic 0.792ns (7.659%)  route 9.549ns (92.341%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 17.969 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.661    17.969    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X35Y20         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDSE (Prop_fdse_C_Q)         0.456    18.425 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/Q
                         net (fo=2, routed)           9.549    27.974    unity_i/unity_ctrl_0/U0/addr0_in[30]
    SLICE_X27Y17         LUT5 (Prop_lut5_I4_O)        0.124    28.098 r  unity_i/unity_ctrl_0/U0/mem_data_in[30]_i_2/O
                         net (fo=1, routed)           0.000    28.098    unity_i/unity_ctrl_0/U0/mem_data_in[30]_i_2_n_0
    SLICE_X27Y17         MUXF7 (Prop_muxf7_I0_O)      0.212    28.310 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    28.310    unity_i/unity_ctrl_0/U0/mem_data_in_reg[30]_i_1_n_0
    SLICE_X27Y17         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.491    25.944    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y17         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[30]/C
                         clock pessimism              0.116    26.060    
                         clock uncertainty           -0.198    25.861    
    SLICE_X27Y17         FDRE (Setup_fdre_C_D)        0.064    25.925    unity_i/unity_ctrl_0/U0/mem_data_in_reg[30]
  -------------------------------------------------------------------
                         required time                         25.925    
                         arrival time                         -28.310    
  -------------------------------------------------------------------
                         slack                                 -2.384    

Slack (VIOLATED) :        -1.736ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        9.681ns  (logic 0.930ns (9.606%)  route 8.751ns (90.394%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns = ( 25.938 - 20.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 17.974 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.666    17.974    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X35Y16         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDSE (Prop_fdse_C_Q)         0.419    18.393 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[29]/Q
                         net (fo=2, routed)           8.751    27.144    unity_i/unity_ctrl_0/U0/addr0_in[29]
    SLICE_X25Y18         LUT5 (Prop_lut5_I4_O)        0.299    27.443 r  unity_i/unity_ctrl_0/U0/mem_data_in[29]_i_2/O
                         net (fo=1, routed)           0.000    27.443    unity_i/unity_ctrl_0/U0/mem_data_in[29]_i_2_n_0
    SLICE_X25Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    27.655 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    27.655    unity_i/unity_ctrl_0/U0/mem_data_in_reg[29]_i_1_n_0
    SLICE_X25Y18         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.485    25.938    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X25Y18         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[29]/C
                         clock pessimism              0.116    26.054    
                         clock uncertainty           -0.198    25.855    
    SLICE_X25Y18         FDRE (Setup_fdre_C_D)        0.064    25.919    unity_i/unity_ctrl_0/U0/mem_data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         25.919    
                         arrival time                         -27.655    
  -------------------------------------------------------------------
                         slack                                 -1.736    

Slack (VIOLATED) :        -1.523ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        9.401ns  (logic 0.792ns (8.425%)  route 8.609ns (91.575%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.947ns = ( 25.947 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns = ( 18.051 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.743    18.051    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X37Y17         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDSE (Prop_fdse_C_Q)         0.456    18.507 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[0]/Q
                         net (fo=1, routed)           8.609    27.116    unity_i/unity_ctrl_0/U0/addr0_in[0]
    SLICE_X33Y15         LUT5 (Prop_lut5_I4_O)        0.124    27.240 r  unity_i/unity_ctrl_0/U0/mem_data_in[0]_i_2/O
                         net (fo=1, routed)           0.000    27.240    unity_i/unity_ctrl_0/U0/mem_data_in[0]_i_2_n_0
    SLICE_X33Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    27.452 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    27.452    unity_i/unity_ctrl_0/U0/mem_data_in_reg[0]_i_1_n_0
    SLICE_X33Y15         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.494    25.947    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X33Y15         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[0]/C
                         clock pessimism              0.116    26.063    
                         clock uncertainty           -0.198    25.864    
    SLICE_X33Y15         FDRE (Setup_fdre_C_D)        0.064    25.928    unity_i/unity_ctrl_0/U0/mem_data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         25.928    
                         arrival time                         -27.452    
  -------------------------------------------------------------------
                         slack                                 -1.523    

Slack (VIOLATED) :        -1.435ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        9.387ns  (logic 0.854ns (9.098%)  route 8.533ns (90.902%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 25.941 - 20.000 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 17.971 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.663    17.971    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X32Y18         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDSE (Prop_fdse_C_Q)         0.518    18.489 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[27]/Q
                         net (fo=2, routed)           8.533    27.022    unity_i/unity_ctrl_0/U0/addr0_in[27]
    SLICE_X27Y19         LUT5 (Prop_lut5_I4_O)        0.124    27.146 r  unity_i/unity_ctrl_0/U0/mem_data_in[27]_i_2/O
                         net (fo=1, routed)           0.000    27.146    unity_i/unity_ctrl_0/U0/mem_data_in[27]_i_2_n_0
    SLICE_X27Y19         MUXF7 (Prop_muxf7_I0_O)      0.212    27.358 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    27.358    unity_i/unity_ctrl_0/U0/mem_data_in_reg[27]_i_1_n_0
    SLICE_X27Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.488    25.941    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[27]/C
                         clock pessimism              0.116    26.057    
                         clock uncertainty           -0.198    25.858    
    SLICE_X27Y19         FDRE (Setup_fdre_C_D)        0.064    25.922    unity_i/unity_ctrl_0/U0/mem_data_in_reg[27]
  -------------------------------------------------------------------
                         required time                         25.922    
                         arrival time                         -27.358    
  -------------------------------------------------------------------
                         slack                                 -1.435    

Slack (VIOLATED) :        -1.070ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        9.024ns  (logic 0.818ns (9.065%)  route 8.206ns (90.935%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 25.941 - 20.000 ) 
    Source Clock Delay      (SCD):    2.969ns = ( 17.969 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.661    17.969    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X35Y20         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDSE (Prop_fdse_C_Q)         0.456    18.425 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[31]/Q
                         net (fo=2, routed)           8.206    26.631    unity_i/unity_ctrl_0/U0/addr0_in[31]
    SLICE_X27Y19         LUT5 (Prop_lut5_I4_O)        0.124    26.755 r  unity_i/unity_ctrl_0/U0/mem_data_in[31]_i_3/O
                         net (fo=1, routed)           0.000    26.755    unity_i/unity_ctrl_0/U0/mem_data_in[31]_i_3_n_0
    SLICE_X27Y19         MUXF7 (Prop_muxf7_I0_O)      0.238    26.993 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    26.993    unity_i/unity_ctrl_0/U0/mem_data_in_reg[31]_i_2_n_0
    SLICE_X27Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.488    25.941    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y19         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[31]/C
                         clock pessimism              0.116    26.057    
                         clock uncertainty           -0.198    25.858    
    SLICE_X27Y19         FDRE (Setup_fdre_C_D)        0.064    25.922    unity_i/unity_ctrl_0/U0/mem_data_in_reg[31]
  -------------------------------------------------------------------
                         required time                         25.922    
                         arrival time                         -26.993    
  -------------------------------------------------------------------
                         slack                                 -1.070    

Slack (VIOLATED) :        -0.812ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        8.768ns  (logic 0.880ns (10.037%)  route 7.888ns (89.963%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.947ns = ( 25.947 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 17.973 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.665    17.973    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X34Y17         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDSE (Prop_fdse_C_Q)         0.518    18.491 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[2]/Q
                         net (fo=1, routed)           7.888    26.379    unity_i/unity_ctrl_0/U0/addr0_in[2]
    SLICE_X33Y15         LUT5 (Prop_lut5_I4_O)        0.124    26.503 r  unity_i/unity_ctrl_0/U0/mem_data_in[2]_i_2/O
                         net (fo=1, routed)           0.000    26.503    unity_i/unity_ctrl_0/U0/mem_data_in[2]_i_2_n_0
    SLICE_X33Y15         MUXF7 (Prop_muxf7_I0_O)      0.238    26.741 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    26.741    unity_i/unity_ctrl_0/U0/mem_data_in_reg[2]_i_1_n_0
    SLICE_X33Y15         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.494    25.947    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X33Y15         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[2]/C
                         clock pessimism              0.116    26.063    
                         clock uncertainty           -0.198    25.864    
    SLICE_X33Y15         FDRE (Setup_fdre_C_D)        0.064    25.928    unity_i/unity_ctrl_0/U0/mem_data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         25.928    
                         arrival time                         -26.741    
  -------------------------------------------------------------------
                         slack                                 -0.812    

Slack (VIOLATED) :        -0.770ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        8.640ns  (logic 0.792ns (9.166%)  route 7.848ns (90.834%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.942ns = ( 25.942 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns = ( 18.053 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.745    18.053    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X40Y17         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDSE (Prop_fdse_C_Q)         0.456    18.509 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[15]/Q
                         net (fo=1, routed)           7.848    26.357    unity_i/unity_ctrl_0/U0/addr0_in[15]
    SLICE_X26Y18         LUT5 (Prop_lut5_I4_O)        0.124    26.481 r  unity_i/unity_ctrl_0/U0/mem_data_in[15]_i_2/O
                         net (fo=1, routed)           0.000    26.481    unity_i/unity_ctrl_0/U0/mem_data_in[15]_i_2_n_0
    SLICE_X26Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    26.693 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    26.693    unity_i/unity_ctrl_0/U0/mem_data_in_reg[15]_i_1_n_0
    SLICE_X26Y18         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.489    25.942    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X26Y18         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[15]/C
                         clock pessimism              0.116    26.058    
                         clock uncertainty           -0.198    25.859    
    SLICE_X26Y18         FDRE (Setup_fdre_C_D)        0.064    25.923    unity_i/unity_ctrl_0/U0/mem_data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         25.923    
                         arrival time                         -26.693    
  -------------------------------------------------------------------
                         slack                                 -0.770    

Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        8.204ns  (logic 0.956ns (11.654%)  route 7.248ns (88.346%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 25.948 - 20.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 17.974 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.666    17.974    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X35Y16         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDSE (Prop_fdse_C_Q)         0.419    18.393 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]/Q
                         net (fo=1, routed)           7.248    25.641    unity_i/unity_ctrl_0/U0/addr0_in[8]
    SLICE_X34Y14         LUT5 (Prop_lut5_I4_O)        0.296    25.937 r  unity_i/unity_ctrl_0/U0/mem_data_in[8]_i_2/O
                         net (fo=1, routed)           0.000    25.937    unity_i/unity_ctrl_0/U0/mem_data_in[8]_i_2_n_0
    SLICE_X34Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    26.178 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    26.178    unity_i/unity_ctrl_0/U0/mem_data_in_reg[8]_i_1_n_0
    SLICE_X34Y14         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.495    25.948    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X34Y14         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[8]/C
                         clock pessimism              0.116    26.064    
                         clock uncertainty           -0.198    25.865    
    SLICE_X34Y14         FDRE (Setup_fdre_C_D)        0.113    25.978    unity_i/unity_ctrl_0/U0/mem_data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         25.978    
                         arrival time                         -26.178    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.164ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        8.039ns  (logic 0.792ns (9.852%)  route 7.247ns (90.148%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns = ( 18.051 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.743    18.051    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X37Y17         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDSE (Prop_fdse_C_Q)         0.456    18.507 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]/Q
                         net (fo=1, routed)           7.247    25.754    unity_i/unity_ctrl_0/U0/addr0_in[12]
    SLICE_X26Y17         LUT5 (Prop_lut5_I4_O)        0.124    25.878 r  unity_i/unity_ctrl_0/U0/mem_data_in[12]_i_2/O
                         net (fo=1, routed)           0.000    25.878    unity_i/unity_ctrl_0/U0/mem_data_in[12]_i_2_n_0
    SLICE_X26Y17         MUXF7 (Prop_muxf7_I0_O)      0.212    26.090 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    26.090    unity_i/unity_ctrl_0/U0/mem_data_in_reg[12]_i_1_n_0
    SLICE_X26Y17         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.491    25.944    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X26Y17         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[12]/C
                         clock pessimism              0.116    26.060    
                         clock uncertainty           -0.198    25.861    
    SLICE_X26Y17         FDRE (Setup_fdre_C_D)        0.064    25.925    unity_i/unity_ctrl_0/U0/mem_data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         25.925    
                         arrival time                         -26.090    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (unity_clk rise@20.000ns - clk_fpga_1 rise@15.000ns)
  Data Path Delay:        7.996ns  (logic 0.792ns (9.905%)  route 7.204ns (90.095%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.023ns = ( 26.023 - 20.000 ) 
    Source Clock Delay      (SCD):    3.053ns = ( 18.053 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                     15.000    15.000 r  
    PS7_X0Y0             PS7                          0.000    15.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207    16.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.745    18.053    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X37Y15         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDSE (Prop_fdse_C_Q)         0.456    18.509 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/Q
                         net (fo=1, routed)           7.204    25.713    unity_i/unity_ctrl_0/U0/addr0_in[7]
    SLICE_X41Y15         LUT5 (Prop_lut5_I4_O)        0.124    25.837 r  unity_i/unity_ctrl_0/U0/mem_data_in[7]_i_2/O
                         net (fo=1, routed)           0.000    25.837    unity_i/unity_ctrl_0/U0/mem_data_in[7]_i_2_n_0
    SLICE_X41Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    26.049 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    26.049    unity_i/unity_ctrl_0/U0/mem_data_in_reg[7]_i_1_n_0
    SLICE_X41Y15         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.570    26.023    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X41Y15         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[7]/C
                         clock pessimism              0.116    26.139    
                         clock uncertainty           -0.198    25.940    
    SLICE_X41Y15         FDRE (Setup_fdre_C_D)        0.064    26.004    unity_i/unity_ctrl_0/U0/mem_data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         26.004    
                         arrival time                         -26.049    
  -------------------------------------------------------------------
                         slack                                 -0.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 0.689ns (15.525%)  route 3.749ns (84.475%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.680ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.492     2.684    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X34Y17         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDSE (Prop_fdse_C_Q)         0.418     3.102 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/Q
                         net (fo=1, routed)           3.749     6.852    unity_i/unity_ctrl_0/U0/addr0_in[1]
    SLICE_X41Y16         LUT5 (Prop_lut5_I4_O)        0.100     6.952 r  unity_i/unity_ctrl_0/U0/mem_data_in[1]_i_2/O
                         net (fo=1, routed)           0.000     6.952    unity_i/unity_ctrl_0/U0/mem_data_in[1]_i_2_n_0
    SLICE_X41Y16         MUXF7 (Prop_muxf7_I0_O)      0.171     7.123 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.123    unity_i/unity_ctrl_0/U0/mem_data_in_reg[1]_i_1_n_0
    SLICE_X41Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.746     6.680    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X41Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[1]/C
                         clock pessimism             -0.116     6.564    
                         clock uncertainty            0.198     6.763    
    SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.297     7.060    unity_i/unity_ctrl_0/U0/mem_data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.060    
                         arrival time                           7.123    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.638ns (14.624%)  route 3.725ns (85.376%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.599ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.493     2.685    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X35Y16         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDSE (Prop_fdse_C_Q)         0.367     3.052 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/Q
                         net (fo=2, routed)           3.725     6.777    unity_i/unity_ctrl_0/U0/addr0_in[16]
    SLICE_X27Y16         LUT5 (Prop_lut5_I4_O)        0.100     6.877 r  unity_i/unity_ctrl_0/U0/mem_data_in[16]_i_2/O
                         net (fo=1, routed)           0.000     6.877    unity_i/unity_ctrl_0/U0/mem_data_in[16]_i_2_n_0
    SLICE_X27Y16         MUXF7 (Prop_muxf7_I0_O)      0.171     7.048 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     7.048    unity_i/unity_ctrl_0/U0/mem_data_in_reg[16]_i_1_n_0
    SLICE_X27Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.665     6.599    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[16]/C
                         clock pessimism             -0.116     6.483    
                         clock uncertainty            0.198     6.682    
    SLICE_X27Y16         FDRE (Hold_fdre_C_D)         0.297     6.979    unity_i/unity_ctrl_0/U0/mem_data_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -6.979    
                         arrival time                           7.048    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 0.659ns (15.079%)  route 3.711ns (84.921%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.680ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.569     2.761    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X37Y15         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDSE (Prop_fdse_C_Q)         0.367     3.128 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/Q
                         net (fo=1, routed)           3.711     6.840    unity_i/unity_ctrl_0/U0/addr0_in[5]
    SLICE_X41Y16         LUT5 (Prop_lut5_I4_O)        0.100     6.940 r  unity_i/unity_ctrl_0/U0/mem_data_in[5]_i_2/O
                         net (fo=1, routed)           0.000     6.940    unity_i/unity_ctrl_0/U0/mem_data_in[5]_i_2_n_0
    SLICE_X41Y16         MUXF7 (Prop_muxf7_I0_O)      0.192     7.132 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.132    unity_i/unity_ctrl_0/U0/mem_data_in_reg[5]_i_1_n_0
    SLICE_X41Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.746     6.680    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X41Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[5]/C
                         clock pessimism             -0.116     6.564    
                         clock uncertainty            0.198     6.763    
    SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.297     7.060    unity_i/unity_ctrl_0/U0/mem_data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.060    
                         arrival time                           7.132    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 0.713ns (16.092%)  route 3.718ns (83.908%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.601ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.493     2.685    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X32Y16         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDSE (Prop_fdse_C_Q)         0.418     3.103 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/Q
                         net (fo=2, routed)           3.718     6.821    unity_i/unity_ctrl_0/U0/addr0_in[23]
    SLICE_X32Y15         LUT5 (Prop_lut5_I4_O)        0.100     6.921 r  unity_i/unity_ctrl_0/U0/mem_data_in[23]_i_2/O
                         net (fo=1, routed)           0.000     6.921    unity_i/unity_ctrl_0/U0/mem_data_in[23]_i_2_n_0
    SLICE_X32Y15         MUXF7 (Prop_muxf7_I0_O)      0.195     7.116 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     7.116    unity_i/unity_ctrl_0/U0/mem_data_in_reg[23]_i_1_n_0
    SLICE_X32Y15         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.667     6.601    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X32Y15         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[23]/C
                         clock pessimism             -0.116     6.485    
                         clock uncertainty            0.198     6.684    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.359     7.043    unity_i/unity_ctrl_0/U0/mem_data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -7.043    
                         arrival time                           7.116    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.689ns (15.545%)  route 3.743ns (84.455%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.594ns
    Source Clock Delay      (SCD):    2.682ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.490     2.682    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X32Y18         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDSE (Prop_fdse_C_Q)         0.418     3.100 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[24]/Q
                         net (fo=2, routed)           3.743     6.844    unity_i/unity_ctrl_0/U0/addr0_in[24]
    SLICE_X25Y17         LUT5 (Prop_lut5_I4_O)        0.100     6.944 r  unity_i/unity_ctrl_0/U0/mem_data_in[24]_i_2/O
                         net (fo=1, routed)           0.000     6.944    unity_i/unity_ctrl_0/U0/mem_data_in[24]_i_2_n_0
    SLICE_X25Y17         MUXF7 (Prop_muxf7_I0_O)      0.171     7.115 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     7.115    unity_i/unity_ctrl_0/U0/mem_data_in_reg[24]_i_1_n_0
    SLICE_X25Y17         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.660     6.594    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X25Y17         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[24]/C
                         clock pessimism             -0.116     6.478    
                         clock uncertainty            0.198     6.677    
    SLICE_X25Y17         FDRE (Hold_fdre_C_D)         0.297     6.974    unity_i/unity_ctrl_0/U0/mem_data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -6.974    
                         arrival time                           7.115    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 0.638ns (14.390%)  route 3.795ns (85.610%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.596ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.493     2.685    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X35Y16         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDSE (Prop_fdse_C_Q)         0.367     3.052 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/Q
                         net (fo=2, routed)           3.795     6.848    unity_i/unity_ctrl_0/U0/addr0_in[19]
    SLICE_X27Y18         LUT5 (Prop_lut5_I4_O)        0.100     6.948 r  unity_i/unity_ctrl_0/U0/mem_data_in[19]_i_2/O
                         net (fo=1, routed)           0.000     6.948    unity_i/unity_ctrl_0/U0/mem_data_in[19]_i_2_n_0
    SLICE_X27Y18         MUXF7 (Prop_muxf7_I0_O)      0.171     7.119 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     7.119    unity_i/unity_ctrl_0/U0/mem_data_in_reg[19]_i_1_n_0
    SLICE_X27Y18         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.662     6.596    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X27Y18         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[19]/C
                         clock pessimism             -0.116     6.480    
                         clock uncertainty            0.198     6.679    
    SLICE_X27Y18         FDRE (Hold_fdre_C_D)         0.297     6.976    unity_i/unity_ctrl_0/U0/mem_data_in_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.976    
                         arrival time                           7.119    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 0.638ns (14.342%)  route 3.810ns (85.658%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.681ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.569     2.761    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X37Y15         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDSE (Prop_fdse_C_Q)         0.367     3.128 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[6]/Q
                         net (fo=1, routed)           3.810     6.939    unity_i/unity_ctrl_0/U0/addr0_in[6]
    SLICE_X39Y13         LUT5 (Prop_lut5_I4_O)        0.100     7.039 r  unity_i/unity_ctrl_0/U0/mem_data_in[6]_i_2/O
                         net (fo=1, routed)           0.000     7.039    unity_i/unity_ctrl_0/U0/mem_data_in[6]_i_2_n_0
    SLICE_X39Y13         MUXF7 (Prop_muxf7_I0_O)      0.171     7.210 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.210    unity_i/unity_ctrl_0/U0/mem_data_in_reg[6]_i_1_n_0
    SLICE_X39Y13         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.747     6.681    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X39Y13         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[6]/C
                         clock pessimism             -0.116     6.565    
                         clock uncertainty            0.198     6.764    
    SLICE_X39Y13         FDRE (Hold_fdre_C_D)         0.297     7.061    unity_i/unity_ctrl_0/U0/mem_data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.061    
                         arrival time                           7.210    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.271ns (12.363%)  route 1.921ns (87.637%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        1.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.558     0.899    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X32Y16         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDSE (Prop_fdse_C_Q)         0.164     1.062 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[22]/Q
                         net (fo=2, routed)           1.921     2.983    unity_i/unity_ctrl_0/U0/addr0_in[22]
    SLICE_X34Y13         LUT5 (Prop_lut5_I4_O)        0.045     3.028 r  unity_i/unity_ctrl_0/U0/mem_data_in[22]_i_2/O
                         net (fo=1, routed)           0.000     3.028    unity_i/unity_ctrl_0/U0/mem_data_in[22]_i_2_n_0
    SLICE_X34Y13         MUXF7 (Prop_muxf7_I0_O)      0.062     3.090 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     3.090    unity_i/unity_ctrl_0/U0/mem_data_in_reg[22]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.827     2.619    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X34Y13         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[22]/C
                         clock pessimism             -0.029     2.590    
                         clock uncertainty            0.198     2.788    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.134     2.922    unity_i/unity_ctrl_0/U0/mem_data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.689ns (15.373%)  route 3.793ns (84.627%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.603ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.493     2.685    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X32Y16         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDSE (Prop_fdse_C_Q)         0.418     3.103 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[21]/Q
                         net (fo=2, routed)           3.793     6.896    unity_i/unity_ctrl_0/U0/addr0_in[21]
    SLICE_X33Y14         LUT5 (Prop_lut5_I4_O)        0.100     6.996 r  unity_i/unity_ctrl_0/U0/mem_data_in[21]_i_2/O
                         net (fo=1, routed)           0.000     6.996    unity_i/unity_ctrl_0/U0/mem_data_in[21]_i_2_n_0
    SLICE_X33Y14         MUXF7 (Prop_muxf7_I0_O)      0.171     7.167 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     7.167    unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.669     6.603    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X33Y14         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]/C
                         clock pessimism             -0.116     6.487    
                         clock uncertainty            0.198     6.686    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.297     6.983    unity_i/unity_ctrl_0/U0/mem_data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -6.983    
                         arrival time                           7.167    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 0.769ns (17.139%)  route 3.718ns (82.861%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        3.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.600ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     1.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.493     2.685    unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/clk_in
    SLICE_X35Y16         FDSE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDSE (Prop_fdse_C_Q)         0.337     3.022 r  unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[9]/Q
                         net (fo=1, routed)           3.718     6.740    unity_i/unity_ctrl_0/U0/addr0_in[9]
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.240     6.980 r  unity_i/unity_ctrl_0/U0/mem_data_in[9]_i_2/O
                         net (fo=1, routed)           0.000     6.980    unity_i/unity_ctrl_0/U0/mem_data_in[9]_i_2_n_0
    SLICE_X33Y16         MUXF7 (Prop_muxf7_I0_O)      0.192     7.172 r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.172    unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]_i_1_n_0
    SLICE_X33Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.666     6.600    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X33Y16         FDRE                                         r  unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]/C
                         clock pessimism             -0.116     6.484    
                         clock uncertainty            0.198     6.683    
    SLICE_X33Y16         FDRE (Hold_fdre_C_D)         0.297     6.980    unity_i/unity_ctrl_0/U0/mem_data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.980    
                         arrival time                           7.172    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  unity_clk

Setup :           17  Failing Endpoints,  Worst Slack       -2.340ns,  Total Violation      -35.166ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.340ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.961ns  (logic 1.336ns (68.121%)  route 0.625ns (31.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 245.961 - 240.000 ) 
    Source Clock Delay      (SCD):    6.616ns = ( 246.199 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.682   246.199    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336   247.535 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.625   248.161    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[4]
    SLICE_X13Y1          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.508   245.961    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X13Y1          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/C
                         clock pessimism              0.311   246.271    
                         clock uncertainty           -0.197   246.075    
    SLICE_X13Y1          FDRE (Setup_fdre_C_D)       -0.254   245.821    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        245.821    
                         arrival time                        -248.161    
  -------------------------------------------------------------------
                         slack                                 -2.340    

Slack (VIOLATED) :        -2.337ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.943ns  (logic 1.343ns (69.131%)  route 0.600ns (30.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 245.955 - 240.000 ) 
    Source Clock Delay      (SCD):    6.616ns = ( 246.199 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.682   246.199    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343   247.542 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.600   248.142    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[2]
    SLICE_X15Y1          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.502   245.955    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X15Y1          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]/C
                         clock pessimism              0.311   246.265    
                         clock uncertainty           -0.197   246.069    
    SLICE_X15Y1          FDRE (Setup_fdre_C_D)       -0.264   245.805    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        245.805    
                         arrival time                        -248.142    
  -------------------------------------------------------------------
                         slack                                 -2.337    

Slack (VIOLATED) :        -2.245ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        2.062ns  (logic 1.317ns (63.856%)  route 0.745ns (36.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 245.961 - 240.000 ) 
    Source Clock Delay      (SCD):    6.616ns = ( 246.199 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.682   246.199    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317   247.516 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.745   248.262    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[3]
    SLICE_X13Y1          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.508   245.961    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X13Y1          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/C
                         clock pessimism              0.311   246.271    
                         clock uncertainty           -0.197   246.075    
    SLICE_X13Y1          FDRE (Setup_fdre_C_D)       -0.058   246.017    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        246.017    
                         arrival time                        -248.262    
  -------------------------------------------------------------------
                         slack                                 -2.245    

Slack (VIOLATED) :        -2.244ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        2.058ns  (logic 1.314ns (63.852%)  route 0.744ns (36.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 245.961 - 240.000 ) 
    Source Clock Delay      (SCD):    6.616ns = ( 246.199 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.682   246.199    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314   247.513 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.744   248.257    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[5]
    SLICE_X13Y1          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.508   245.961    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X13Y1          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/C
                         clock pessimism              0.311   246.271    
                         clock uncertainty           -0.197   246.075    
    SLICE_X13Y1          FDRE (Setup_fdre_C_D)       -0.062   246.013    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        246.013    
                         arrival time                        -248.257    
  -------------------------------------------------------------------
                         slack                                 -2.244    

Slack (VIOLATED) :        -2.174ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.963ns  (logic 1.309ns (66.686%)  route 0.654ns (33.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 245.955 - 240.000 ) 
    Source Clock Delay      (SCD):    6.616ns = ( 246.199 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.682   246.199    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X12Y2          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309   247.508 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA_D1/O
                         net (fo=1, routed)           0.654   248.162    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[7]
    SLICE_X14Y2          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.502   245.955    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X14Y2          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]/C
                         clock pessimism              0.311   246.265    
                         clock uncertainty           -0.197   246.069    
    SLICE_X14Y2          FDRE (Setup_fdre_C_D)       -0.081   245.988    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        245.988    
                         arrival time                        -248.162    
  -------------------------------------------------------------------
                         slack                                 -2.174    

Slack (VIOLATED) :        -2.039ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.849ns  (logic 0.518ns (28.020%)  route 1.331ns (71.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 245.961 - 240.000 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 246.198 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.681   246.198    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.518   246.716 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/Q
                         net (fo=21, routed)          1.331   248.047    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_reg_reg[0][0]
    SLICE_X11Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.508   245.961    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X11Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]/C
                         clock pessimism              0.311   246.271    
                         clock uncertainty           -0.197   246.075    
    SLICE_X11Y2          FDCE (Setup_fdce_C_D)       -0.067   246.008    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                        246.008    
                         arrival time                        -248.047    
  -------------------------------------------------------------------
                         slack                                 -2.039    

Slack (VIOLATED) :        -2.032ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.677ns  (logic 0.478ns (28.504%)  route 1.199ns (71.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 245.961 - 240.000 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 246.198 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.681   246.198    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.478   246.676 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           1.199   247.875    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_out[1]
    SLICE_X11Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.508   245.961    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X11Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/C
                         clock pessimism              0.311   246.271    
                         clock uncertainty           -0.197   246.075    
    SLICE_X11Y2          FDCE (Setup_fdce_C_D)       -0.232   245.843    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                        245.843    
                         arrival time                        -247.875    
  -------------------------------------------------------------------
                         slack                                 -2.032    

Slack (VIOLATED) :        -2.012ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.670ns  (logic 1.344ns (80.457%)  route 0.326ns (19.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 245.961 - 240.000 ) 
    Source Clock Delay      (SCD):    6.616ns = ( 246.199 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.682   246.199    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344   247.543 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.326   247.870    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[0]
    SLICE_X10Y1          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.508   245.961    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X10Y1          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/C
                         clock pessimism              0.311   246.271    
                         clock uncertainty           -0.197   246.075    
    SLICE_X10Y1          FDRE (Setup_fdre_C_D)       -0.217   245.858    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        245.858    
                         arrival time                        -247.870    
  -------------------------------------------------------------------
                         slack                                 -2.012    

Slack (VIOLATED) :        -2.012ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.670ns  (logic 1.344ns (80.457%)  route 0.326ns (19.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 245.961 - 240.000 ) 
    Source Clock Delay      (SCD):    6.616ns = ( 246.199 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.682   246.199    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X12Y2          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344   247.543 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/O
                         net (fo=1, routed)           0.326   247.870    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[6]
    SLICE_X10Y2          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.508   245.961    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X10Y2          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/C
                         clock pessimism              0.311   246.271    
                         clock uncertainty           -0.197   246.075    
    SLICE_X10Y2          FDRE (Setup_fdre_C_D)       -0.217   245.858    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        245.858    
                         arrival time                        -247.870    
  -------------------------------------------------------------------
                         slack                                 -2.012    

Slack (VIOLATED) :        -2.004ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.417ns  (unity_clk rise@240.000ns - clk_uart rise@239.583ns)
  Data Path Delay:        1.656ns  (logic 0.478ns (28.866%)  route 1.178ns (71.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 245.949 - 240.000 ) 
    Source Clock Delay      (SCD):    6.606ns = ( 246.189 - 239.583 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                    239.583   239.583 r  
    PS7_X0Y0             PS7                          0.000   239.583 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   240.790    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   240.891 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   242.568    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   242.656 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.760   244.416    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101   244.517 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.672   246.189    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X6Y17          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.478   246.667 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           1.178   247.845    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/r_ptr_out[1]
    SLICE_X6Y18          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                    240.000   240.000 r  
    PS7_X0Y0             PS7                          0.000   240.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   241.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   241.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   242.679    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   242.762 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599   244.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   244.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.496   245.949    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_i
    SLICE_X6Y18          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism              0.311   246.259    
                         clock uncertainty           -0.197   246.063    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)       -0.222   245.841    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                        245.841    
                         arrival time                        -247.845    
  -------------------------------------------------------------------
                         slack                                 -2.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.478ns (74.737%)  route 0.162ns (25.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.567     2.011    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     2.489 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.162     2.651    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[1]
    SLICE_X11Y0          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X11Y0          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.525    
    SLICE_X11Y0          FDRE (Hold_fdre_C_D)         0.078     2.603    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.388ns (59.926%)  route 0.259ns (40.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.567     2.011    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.399 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.259     2.658    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[3]
    SLICE_X13Y1          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X13Y1          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.525    
    SLICE_X13Y1          FDRE (Hold_fdre_C_D)         0.072     2.597    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.386ns (59.304%)  route 0.265ns (40.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.567     2.011    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.397 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.265     2.662    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[5]
    SLICE_X13Y1          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X13Y1          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.525    
    SLICE_X13Y1          FDRE (Hold_fdre_C_D)         0.071     2.596    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.492ns (82.488%)  route 0.104ns (17.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.567     2.011    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.503 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.104     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[0]
    SLICE_X10Y1          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X10Y1          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.525    
    SLICE_X10Y1          FDRE (Hold_fdre_C_D)        -0.002     2.523    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.492ns (82.488%)  route 0.104ns (17.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.567     2.011    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/WCLK
    SLICE_X12Y2          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y2          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     2.503 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_6_7/RAMA/O
                         net (fo=1, routed)           0.104     2.607    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[6]
    SLICE_X10Y2          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X10Y2          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.525    
    SLICE_X10Y2          FDRE (Hold_fdre_C_D)        -0.002     2.523    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.390ns (63.291%)  route 0.226ns (36.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.567     2.011    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/WCLK
    SLICE_X12Y1          RAMD32                                       r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.401 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/regfile/RAM_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.226     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/dout_b_o__1[4]
    SLICE_X13Y1          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/clk_i
    SLICE_X13Y1          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.525    
    SLICE_X13Y1          FDRE (Hold_fdre_C_D)         0.007     2.532    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/uart_gab_link_dl_ascii_dec_inst/ascii_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.164ns (24.340%)  route 0.510ns (75.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_uart
    SLICE_X10Y5          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     2.174 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg_reg/Q
                         net (fo=2, routed)           0.510     2.684    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_rx_overrun_err_reg
    SLICE_X10Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.833     2.625    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/clk_i
    SLICE_X10Y8          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[3]/C
                         clock pessimism             -0.299     2.326    
                         clock uncertainty            0.197     2.523    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.059     2.582    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/lsr_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.148ns (23.835%)  route 0.473ns (76.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.560     2.004    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_uart
    SLICE_X6Y17          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.148     2.152 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.473     2.625    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/r_ptr_out[1]
    SLICE_X6Y18          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.825     2.617    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_i
    SLICE_X6Y18          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.319    
                         clock uncertainty            0.197     2.515    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)        -0.002     2.513    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/tx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.164ns (23.458%)  route 0.535ns (76.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.164     2.174 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           0.535     2.709    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_out[0]
    SLICE_X11Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X11Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.525    
    SLICE_X11Y2          FDCE (Hold_fdce_C_D)         0.066     2.591    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             unity_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.148ns (22.459%)  route 0.511ns (77.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y3          FDCE (Prop_fdce_C_Q)         0.148     2.158 r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/Q
                         net (fo=6, routed)           0.511     2.669    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/w_ptr_out[1]
    SLICE_X11Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.835     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X11Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.329    
                         clock uncertainty            0.197     2.525    
    SLICE_X11Y2          FDCE (Hold_fdce_C_D)         0.017     2.542    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  unity_clk
  To Clock:  clk_fpga_1

Setup :            5  Failing Endpoints,  Worst Slack       -0.764ns,  Total Violation       -3.667ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.764ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.456ns (33.526%)  route 0.904ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    6.669ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.735     6.669    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     7.125 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.904     8.029    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X37Y26         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.560     7.752    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X37Y26         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/C
                         clock pessimism              0.116     7.868    
                         clock uncertainty           -0.198     7.670    
    SLICE_X37Y26         FDCE (Recov_fdce_C_CLR)     -0.405     7.265    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg
  -------------------------------------------------------------------
                         required time                          7.265    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                 -0.764    

Slack (VIOLATED) :        -0.764ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.456ns (33.526%)  route 0.904ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    6.669ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.735     6.669    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     7.125 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.904     8.029    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X37Y26         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.560     7.752    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X37Y26         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/C
                         clock pessimism              0.116     7.868    
                         clock uncertainty           -0.198     7.670    
    SLICE_X37Y26         FDCE (Recov_fdce_C_CLR)     -0.405     7.265    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg
  -------------------------------------------------------------------
                         required time                          7.265    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                 -0.764    

Slack (VIOLATED) :        -0.764ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.456ns (33.526%)  route 0.904ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    6.669ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.735     6.669    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     7.125 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.904     8.029    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X37Y26         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.560     7.752    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X37Y26         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/C
                         clock pessimism              0.116     7.868    
                         clock uncertainty           -0.198     7.670    
    SLICE_X37Y26         FDCE (Recov_fdce_C_CLR)     -0.405     7.265    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg
  -------------------------------------------------------------------
                         required time                          7.265    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                 -0.764    

Slack (VIOLATED) :        -0.764ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.456ns (33.526%)  route 0.904ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 7.752 - 5.000 ) 
    Source Clock Delay      (SCD):    6.669ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.735     6.669    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     7.125 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.904     8.029    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X37Y26         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.560     7.752    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X37Y26         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/C
                         clock pessimism              0.116     7.868    
                         clock uncertainty           -0.198     7.670    
    SLICE_X37Y26         FDCE (Recov_fdce_C_CLR)     -0.405     7.265    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg
  -------------------------------------------------------------------
                         required time                          7.265    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                 -0.764    

Slack (VIOLATED) :        -0.610ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.456ns (37.868%)  route 0.748ns (62.132%))
  Logic Levels:           0  
  Clock Path Skew:        -3.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 7.750 - 5.000 ) 
    Source Clock Delay      (SCD):    6.669ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.735     6.669    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.456     7.125 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.748     7.873    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X37Y24         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.558     7.750    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X37Y24         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/C
                         clock pessimism              0.116     7.866    
                         clock uncertainty           -0.198     7.668    
    SLICE_X37Y24         FDCE (Recov_fdce_C_CLR)     -0.405     7.263    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg
  -------------------------------------------------------------------
                         required time                          7.263    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                 -0.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.312ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.387%)  route 0.437ns (75.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.580     2.024    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     2.165 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.437     2.602    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X37Y24         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.843     1.213    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X37Y24         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/C
                         clock pessimism             -0.029     1.184    
                         clock uncertainty            0.198     1.382    
    SLICE_X37Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.290    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           2.602    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.384ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.654%)  route 0.510ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.580     2.024    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     2.165 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.510     2.675    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X37Y26         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.844     1.214    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X37Y26         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/C
                         clock pessimism             -0.029     1.185    
                         clock uncertainty            0.198     1.383    
    SLICE_X37Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.291    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.384ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.654%)  route 0.510ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.580     2.024    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     2.165 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.510     2.675    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X37Y26         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.844     1.214    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X37Y26         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/C
                         clock pessimism             -0.029     1.185    
                         clock uncertainty            0.198     1.383    
    SLICE_X37Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.291    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.384ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.654%)  route 0.510ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.580     2.024    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     2.165 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.510     2.675    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X37Y26         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.844     1.214    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X37Y26         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/C
                         clock pessimism             -0.029     1.185    
                         clock uncertainty            0.198     1.383    
    SLICE_X37Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.291    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.384ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.654%)  route 0.510ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.580     2.024    unity_i/unity_ctrl_0/U0/unity_clk
    SLICE_X37Y22         FDRE                                         r  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     2.165 f  unity_i/unity_ctrl_0/U0/addr5_out_reg[0]/Q
                         net (fo=317, routed)         0.510     2.675    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/reset_in
    SLICE_X37Y26         FDCE                                         f  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.844     1.214    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/clk_in
    SLICE_X37Y26         FDCE                                         r  unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/C
                         clock pessimism             -0.029     1.185    
                         clock uncertainty            0.198     1.383    
    SLICE_X37Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.291    unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  1.384    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  unity_clk
  To Clock:  clk_uart

Setup :            9  Failing Endpoints,  Worst Slack       -2.632ns,  Total Violation      -23.484ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.632ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.147ns  (logic 0.580ns (27.014%)  route 1.567ns (72.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.566   268.762    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X10Y3          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X10Y3          FDCE (Recov_fdce_C_CLR)     -0.361   266.130    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                        266.130    
                         arrival time                        -268.762    
  -------------------------------------------------------------------
                         slack                                 -2.632    

Slack (VIOLATED) :        -2.632ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.147ns  (logic 0.580ns (27.014%)  route 1.567ns (72.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.566   268.762    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X10Y3          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X10Y3          FDCE (Recov_fdce_C_CLR)     -0.361   266.130    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                        266.130    
                         arrival time                        -268.762    
  -------------------------------------------------------------------
                         slack                                 -2.632    

Slack (VIOLATED) :        -2.632ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.147ns  (logic 0.580ns (27.014%)  route 1.567ns (72.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.566   268.762    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X10Y3          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X10Y3          FDCE (Recov_fdce_C_CLR)     -0.361   266.130    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        266.130    
                         arrival time                        -268.762    
  -------------------------------------------------------------------
                         slack                                 -2.632    

Slack (VIOLATED) :        -2.605ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.076ns  (logic 0.580ns (27.942%)  route 1.496ns (72.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.495   268.691    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X13Y5          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X13Y5          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X13Y5          FDCE (Recov_fdce_C_CLR)     -0.405   266.086    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                        266.086    
                         arrival time                        -268.691    
  -------------------------------------------------------------------
                         slack                                 -2.605    

Slack (VIOLATED) :        -2.605ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.076ns  (logic 0.580ns (27.942%)  route 1.496ns (72.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.495   268.691    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X13Y5          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X13Y5          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X13Y5          FDCE (Recov_fdce_C_CLR)     -0.405   266.086    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                        266.086    
                         arrival time                        -268.691    
  -------------------------------------------------------------------
                         slack                                 -2.605    

Slack (VIOLATED) :        -2.605ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.076ns  (logic 0.580ns (27.942%)  route 1.496ns (72.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.495   268.691    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X13Y5          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X13Y5          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X13Y5          FDCE (Recov_fdce_C_CLR)     -0.405   266.086    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                        266.086    
                         arrival time                        -268.691    
  -------------------------------------------------------------------
                         slack                                 -2.605    

Slack (VIOLATED) :        -2.590ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.147ns  (logic 0.580ns (27.014%)  route 1.567ns (72.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.566   268.762    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X10Y3          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X10Y3          FDCE (Recov_fdce_C_CLR)     -0.319   266.172    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                        266.172    
                         arrival time                        -268.762    
  -------------------------------------------------------------------
                         slack                                 -2.590    

Slack (VIOLATED) :        -2.590ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.147ns  (logic 0.580ns (27.014%)  route 1.567ns (72.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.566   268.762    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X10Y3          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X10Y3          FDCE (Recov_fdce_C_CLR)     -0.319   266.172    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        266.172    
                         arrival time                        -268.762    
  -------------------------------------------------------------------
                         slack                                 -2.590    

Slack (VIOLATED) :        -2.590ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.417ns  (clk_uart rise@260.417ns - unity_clk rise@260.000ns)
  Data Path Delay:        2.147ns  (logic 0.580ns (27.014%)  route 1.567ns (72.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.960ns = ( 266.377 - 260.417 ) 
    Source Clock Delay      (SCD):    6.615ns = ( 266.615 - 260.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                    260.000   260.000 r  
    PS7_X0Y0             PS7                          0.000   260.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207   261.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   261.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677   262.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088   263.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760   264.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   264.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681   266.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456   267.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001   268.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124   268.196 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.566   268.762    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X10Y3          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                    260.417   260.417 r  
    PS7_X0Y0             PS7                          0.000   260.417 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101   261.518    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   261.609 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487   263.096    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   263.179 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           1.599   264.778    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   264.869 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          1.507   266.377    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism              0.311   266.687    
                         clock uncertainty           -0.197   266.491    
    SLICE_X10Y3          FDCE (Recov_fdce_C_CLR)     -0.319   266.172    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        266.172    
                         arrival time                        -268.762    
  -------------------------------------------------------------------
                         slack                                 -2.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.122%)  route 0.431ns (69.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y5          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     2.151 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.246     2.397    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.442 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.185     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X13Y5          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.834     2.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X13Y5          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]/C
                         clock pessimism             -0.299     2.327    
                         clock uncertainty            0.197     2.524    
    SLICE_X13Y5          FDCE (Remov_fdce_C_CLR)     -0.092     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.122%)  route 0.431ns (69.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y5          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     2.151 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.246     2.397    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.442 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.185     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X13Y5          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.834     2.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X13Y5          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]/C
                         clock pessimism             -0.299     2.327    
                         clock uncertainty            0.197     2.524    
    SLICE_X13Y5          FDCE (Remov_fdce_C_CLR)     -0.092     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.122%)  route 0.431ns (69.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y5          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     2.151 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.246     2.397    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.442 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.185     2.627    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X13Y5          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.834     2.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X13Y5          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]/C
                         clock pessimism             -0.299     2.327    
                         clock uncertainty            0.197     2.524    
    SLICE_X13Y5          FDCE (Remov_fdce_C_CLR)     -0.092     2.432    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.564%)  route 0.489ns (72.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y5          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     2.151 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.246     2.397    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.442 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.242     2.685    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X10Y3          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.834     2.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]/C
                         clock pessimism             -0.299     2.327    
                         clock uncertainty            0.197     2.524    
    SLICE_X10Y3          FDCE (Remov_fdce_C_CLR)     -0.067     2.457    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.564%)  route 0.489ns (72.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y5          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     2.151 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.246     2.397    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.442 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.242     2.685    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X10Y3          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.834     2.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]/C
                         clock pessimism             -0.299     2.327    
                         clock uncertainty            0.197     2.524    
    SLICE_X10Y3          FDCE (Remov_fdce_C_CLR)     -0.067     2.457    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.564%)  route 0.489ns (72.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y5          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     2.151 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.246     2.397    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.442 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.242     2.685    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X10Y3          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.834     2.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]/C
                         clock pessimism             -0.299     2.327    
                         clock uncertainty            0.197     2.524    
    SLICE_X10Y3          FDCE (Remov_fdce_C_CLR)     -0.067     2.457    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_r_ptr/sync_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.564%)  route 0.489ns (72.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y5          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     2.151 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.246     2.397    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.442 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.242     2.685    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X10Y3          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.834     2.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism             -0.299     2.327    
                         clock uncertainty            0.197     2.524    
    SLICE_X10Y3          FDCE (Remov_fdce_C_CLR)     -0.067     2.457    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.564%)  route 0.489ns (72.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y5          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     2.151 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.246     2.397    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.442 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.242     2.685    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X10Y3          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.834     2.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism             -0.299     2.327    
                         clock uncertainty            0.197     2.524    
    SLICE_X10Y3          FDCE (Remov_fdce_C_CLR)     -0.067     2.457    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_uart  {rise@0.000ns fall@5.208ns period=10.417ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.186ns (27.564%)  route 0.489ns (72.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.010ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.566     2.010    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y5          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141     2.151 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=47, routed)          0.246     2.397    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[1]
    SLICE_X11Y4          LUT5 (Prop_lut5_I4_O)        0.045     2.442 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          0.242     2.685    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X10Y3          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT0
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/clk_uart
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst/O
                         net (fo=77, routed)          0.834     2.626    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/clk_uart
    SLICE_X10Y3          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism             -0.299     2.327    
                         clock uncertainty            0.197     2.524    
    SLICE_X10Y3          FDCE (Remov_fdce_C_CLR)     -0.067     2.457    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  unity_clk
  To Clock:  unity_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.184ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.580ns (13.915%)  route 3.588ns (86.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 25.953 - 20.000 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456     7.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          2.224     9.295    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X21Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.419 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          1.364    10.783    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X26Y2          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.500    25.953    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X26Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                         clock pessimism              0.495    26.448    
                         clock uncertainty           -0.077    26.372    
    SLICE_X26Y2          FDCE (Recov_fdce_C_CLR)     -0.405    25.967    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.967    
                         arrival time                         -10.783    
  -------------------------------------------------------------------
                         slack                                 15.184    

Slack (MET) :             15.188ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.580ns (13.930%)  route 3.584ns (86.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 25.953 - 20.000 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456     7.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          2.224     9.295    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X21Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.419 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          1.359    10.779    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X27Y2          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.500    25.953    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X27Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism              0.495    26.448    
                         clock uncertainty           -0.077    26.372    
    SLICE_X27Y2          FDCE (Recov_fdce_C_CLR)     -0.405    25.967    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.967    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                 15.188    

Slack (MET) :             15.188ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.580ns (13.930%)  route 3.584ns (86.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 25.953 - 20.000 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456     7.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          2.224     9.295    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X21Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.419 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          1.359    10.779    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X27Y2          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.500    25.953    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X27Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                         clock pessimism              0.495    26.448    
                         clock uncertainty           -0.077    26.372    
    SLICE_X27Y2          FDCE (Recov_fdce_C_CLR)     -0.405    25.967    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.967    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                 15.188    

Slack (MET) :             15.188ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.580ns (13.930%)  route 3.584ns (86.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 25.953 - 20.000 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456     7.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          2.224     9.295    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X21Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.419 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          1.359    10.779    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/AR[0]
    SLICE_X27Y2          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.500    25.953    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X27Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                         clock pessimism              0.495    26.448    
                         clock uncertainty           -0.077    26.372    
    SLICE_X27Y2          FDCE (Recov_fdce_C_CLR)     -0.405    25.967    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         25.967    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                 15.188    

Slack (MET) :             15.612ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.580ns (14.940%)  route 3.302ns (85.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 25.961 - 20.000 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456     7.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001     8.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124     8.196 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          2.302    10.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X13Y2          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.508    25.961    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X13Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                         clock pessimism              0.630    26.591    
                         clock uncertainty           -0.077    26.514    
    SLICE_X13Y2          FDCE (Recov_fdce_C_CLR)     -0.405    26.109    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.109    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                 15.612    

Slack (MET) :             15.612ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.580ns (14.940%)  route 3.302ns (85.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 25.961 - 20.000 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456     7.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001     8.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124     8.196 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          2.302    10.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X13Y2          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.508    25.961    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X13Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]/C
                         clock pessimism              0.630    26.591    
                         clock uncertainty           -0.077    26.514    
    SLICE_X13Y2          FDCE (Recov_fdce_C_CLR)     -0.405    26.109    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.109    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                 15.612    

Slack (MET) :             15.612ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.580ns (14.940%)  route 3.302ns (85.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 25.961 - 20.000 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456     7.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001     8.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124     8.196 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          2.302    10.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[4]
    SLICE_X13Y2          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.508    25.961    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X13Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                         clock pessimism              0.630    26.591    
                         clock uncertainty           -0.077    26.514    
    SLICE_X13Y2          FDCE (Recov_fdce_C_CLR)     -0.405    26.109    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.109    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                 15.612    

Slack (MET) :             15.612ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.580ns (14.940%)  route 3.302ns (85.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 25.961 - 20.000 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456     7.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001     8.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124     8.196 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          2.302    10.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X13Y2          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.508    25.961    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X13Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]/C
                         clock pessimism              0.630    26.591    
                         clock uncertainty           -0.077    26.514    
    SLICE_X13Y2          FDCE (Recov_fdce_C_CLR)     -0.405    26.109    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         26.109    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                 15.612    

Slack (MET) :             15.612ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][1]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.580ns (14.940%)  route 3.302ns (85.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 25.961 - 20.000 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456     7.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          1.001     8.072    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X11Y4          LUT5 (Prop_lut5_I1_O)        0.124     8.196 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/t_cnt_reg[3]_i_1__0/O
                         net (fo=52, routed)          2.302    10.497    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/FSM_sequential_state_reg_reg[4]
    SLICE_X13Y2          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.508    25.961    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/clk_i
    SLICE_X13Y2          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][1]/C
                         clock pessimism              0.630    26.591    
                         clock uncertainty           -0.077    26.514    
    SLICE_X13Y2          FDCE (Recov_fdce_C_CLR)     -0.405    26.109    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_inst/rx_fifo_inst/fifo_ctrl_inst/synchdepth_2p.sync_w_ptr/sync_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         26.109    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                 15.612    

Slack (MET) :             15.625ns  (required time - arrival time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (unity_clk rise@20.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.580ns (15.564%)  route 3.147ns (84.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 25.953 - 20.000 ) 
    Source Clock Delay      (SCD):    6.615ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.677     2.985    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.073 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.760     4.833    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.934 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.681     6.615    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X11Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.456     7.071 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          2.224     9.295    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/state_reg[0]
    SLICE_X21Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.419 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3__0/O
                         net (fo=14, routed)          0.922    10.342    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/AR[0]
    SLICE_X26Y1          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    21.192 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         1.487    22.680    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    22.763 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           1.599    24.362    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.453 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         1.500    25.953    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X26Y1          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]/C
                         clock pessimism              0.495    26.448    
                         clock uncertainty           -0.077    26.372    
    SLICE_X26Y1          FDCE (Recov_fdce_C_CLR)     -0.405    25.967    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_1_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.967    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                 15.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.756%)  route 0.345ns (62.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X16Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.164     2.171 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.198     2.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.045     2.414 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.147     2.561    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X19Y6          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X19Y6          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]/C
                         clock pessimism             -0.600     2.023    
    SLICE_X19Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.931    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.209ns (37.756%)  route 0.345ns (62.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X16Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.164     2.171 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.198     2.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.045     2.414 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.147     2.561    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X19Y6          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X19Y6          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]/C
                         clock pessimism             -0.600     2.023    
    SLICE_X19Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.931    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.462%)  route 0.349ns (62.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X16Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.164     2.171 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.198     2.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.045     2.414 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.151     2.565    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X18Y6          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X18Y6          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]/C
                         clock pessimism             -0.600     2.023    
    SLICE_X18Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.931    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.462%)  route 0.349ns (62.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X16Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.164     2.171 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.198     2.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.045     2.414 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.151     2.565    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X18Y6          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X18Y6          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]/C
                         clock pessimism             -0.600     2.023    
    SLICE_X18Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.931    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.462%)  route 0.349ns (62.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X16Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.164     2.171 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.198     2.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.045     2.414 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.151     2.565    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X18Y6          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X18Y6          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]/C
                         clock pessimism             -0.600     2.023    
    SLICE_X18Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.931    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.335%)  route 0.418ns (66.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X16Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.164     2.171 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.198     2.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.045     2.414 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.220     2.634    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X16Y7          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.830     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X16Y7          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]/C
                         clock pessimism             -0.600     2.022    
    SLICE_X16Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.955    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.645%)  route 0.412ns (66.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X16Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.164     2.171 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.198     2.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.045     2.414 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.214     2.628    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X18Y7          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.830     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X18Y7          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]/C
                         clock pessimism             -0.600     2.022    
    SLICE_X18Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.930    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.209ns (33.645%)  route 0.412ns (66.355%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X16Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.164     2.171 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.198     2.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.045     2.414 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.214     2.628    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X18Y7          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.830     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/clk_i
    SLICE_X18Y7          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]/C
                         clock pessimism             -0.600     2.022    
    SLICE_X18Y7          FDCE (Remov_fdce_C_CLR)     -0.092     1.930    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/write_ctrl/w_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.209ns (32.954%)  route 0.425ns (67.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X16Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.164     2.171 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.198     2.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.045     2.414 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.227     2.641    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X17Y6          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.831     2.623    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X17Y6          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]/C
                         clock pessimism             -0.600     2.023    
    SLICE_X17Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.931    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]/CLR
                            (removal check against rising-edge clock unity_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (unity_clk rise@0.000ns - unity_clk rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.209ns (30.657%)  route 0.473ns (69.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.546     0.887    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.937 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.482     1.418    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.444 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.563     2.007    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/clk_i
    SLICE_X16Y4          FDRE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDRE (Prop_fdre_C_Q)         0.164     2.171 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_reg_reg/Q
                         net (fo=26, routed)          0.198     2.369    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/rxfifo_in_sel
    SLICE_X16Y6          LUT6 (Prop_lut6_I5_O)        0.045     2.414 f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.uart_gab_link_dl_rx_fsm_inst/r_ptr_reg[6]_i_3/O
                         net (fo=14, routed)          0.275     2.689    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/FSM_sequential_state_reg_reg[1][0]
    SLICE_X16Y8          FDCE                                         f  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock unity_clk rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  unity_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    unity_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  unity_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=495, routed)         0.812     1.182    unity_i/unity_ctrl_0/U0/UNITY/clk_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.235 r  unity_i/unity_ctrl_0/U0/UNITY/ZYNQ_GEN.zynq_clk_mmcm/CLKOUT1
                         net (fo=1, routed)           0.528     1.763    unity_i/unity_ctrl_0/U0/UNITY/unity_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.792 r  unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst/O
                         net (fo=701, routed)         0.830     2.622    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/clk_i
    SLICE_X16Y8          FDCE                                         r  unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]/C
                         clock pessimism             -0.600     2.022    
    SLICE_X16Y8          FDCE (Remov_fdce_C_CLR)     -0.067     1.955    unity_i/unity_ctrl_0/U0/UNITY/uart_wb_link_inst/uart_gab_link_inst/uart_gab_link_dl_inst/FULL_DL_RX_GEN.dual_rxfifo_mux_inst/fifo_2_inst/fifo_ctrl_inst/read_ctrl/r_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.734    





