`timescale 1ns / 1ps

module not_gate(
input x,
output y
);

assign y =  ~x;

endmodule
