// Copyright (C) 1991-2010 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition"

// DATE "12/29/2018 10:27:33"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for PrimeTime (Verilog) only
// 

`timescale 1 ps/ 1 ps

module xuat_xung (
	pulse,
	PULSE_WR,
	CLK,
	NWE,
	Data,
	dir,
	busy,
	temp);
output 	pulse;
input 	PULSE_WR;
input 	CLK;
input 	NWE;
input 	[7:0] Data;
output 	dir;
output 	busy;
input 	[3:0] temp;

// Design Ports Information
// temp[3]	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// temp[2]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// temp[1]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// temp[0]	=>  Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PULSE_WR	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK	=>  Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data[7]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// NWE	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data[6]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data[2]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data[3]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data[0]	=>  Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data[1]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data[4]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Data[5]	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pulse	=>  Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// dir	=>  Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// busy	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
// unknown value (1'bx) is not needed for this tool. Default to 1'b0
assign unknown = 1'b0;

// synopsys translate_off
initial $sdf_annotate("test_v.sdo");
// synopsys translate_on

wire \CLK~combout ;
wire \PULSE_WR~combout ;
wire \inst|pre_WR~regout ;
wire \inst|clk_cnt~24_combout ;
wire \inst|clk_cnt[0]~regout ;
wire \inst|clk_cnt[0]~17 ;
wire \inst|clk_cnt[0]~17COUT1_35 ;
wire \inst|clk_cnt[1]~regout ;
wire \inst|clk_cnt[1]~19 ;
wire \inst|clk_cnt[1]~19COUT1_37 ;
wire \inst|clk_cnt[2]~regout ;
wire \inst|clk_cnt[2]~21 ;
wire \inst|clk_cnt[2]~21COUT1_39 ;
wire \inst|clk_cnt[3]~regout ;
wire \inst|clk_cnt[3]~23 ;
wire \inst|clk_cnt[3]~23COUT1_41 ;
wire \inst|clk_cnt[4]~regout ;
wire \inst|clk_cnt[4]~13 ;
wire \inst|clk_cnt[5]~regout ;
wire \inst|clk_cnt[5]~15 ;
wire \inst|clk_cnt[5]~15COUT1_43 ;
wire \inst|clk_cnt[6]~regout ;
wire \inst|clk_cnt[6]~3 ;
wire \inst|clk_cnt[6]~3COUT1_45 ;
wire \inst|clk_cnt[7]~regout ;
wire \inst|clk_cnt[7]~5 ;
wire \inst|clk_cnt[7]~5COUT1_47 ;
wire \inst|clk_cnt[8]~regout ;
wire \inst|clk_cnt[8]~7 ;
wire \inst|clk_cnt[8]~7COUT1_49 ;
wire \inst|clk_cnt[9]~regout ;
wire \inst|clk_cnt[9]~9 ;
wire \inst|clk_cnt[10]~regout ;
wire \inst|LessThan0~0_combout ;
wire \inst|LessThan0~1_combout ;
wire \inst|LessThan0~2_combout ;
wire \inst|LessThan0~3_combout ;
wire \inst|Add1~20_combout ;
wire \inst|Equal0~0 ;
wire \Data[4]~combout ;
wire \NWE~combout ;
wire \inst1|16~combout ;
wire \Data[3]~combout ;
wire \inst1|15~combout ;
wire \Data[2]~combout ;
wire \inst1|14~combout ;
wire \Data[1]~combout ;
wire \inst1|13~combout ;
wire \Data[0]~combout ;
wire \inst1|12~combout ;
wire \inst|Add4~40_combout ;
wire \inst|Add4~62_combout ;
wire \inst|Ntemp[0]~regout ;
wire \inst|Add4~42 ;
wire \inst|Add4~42COUT1_78 ;
wire \inst|Add4~45_combout ;
wire \inst|Ntemp[1]~regout ;
wire \inst|Add4~47 ;
wire \inst|Add4~47COUT1_80 ;
wire \inst|Add4~30_combout ;
wire \inst|Ntemp[2]~regout ;
wire \inst|Add4~32 ;
wire \inst|Add4~32COUT1_82 ;
wire \inst|Add4~35_combout ;
wire \inst|Ntemp[3]~regout ;
wire \inst|Add4~37 ;
wire \inst|Add4~37COUT1_84 ;
wire \inst|Add4~50_combout ;
wire \inst|Ntemp[4]~regout ;
wire \inst|Add4~52 ;
wire \Data[6]~combout ;
wire \inst1|18~combout ;
wire \Data[5]~combout ;
wire \inst1|17~combout ;
wire \inst|Add4~55_combout ;
wire \inst|Ntemp[5]~regout ;
wire \inst|Add4~57 ;
wire \inst|Add4~57COUT1_86 ;
wire \inst|Add4~20_combout ;
wire \inst|Ntemp[6]~regout ;
wire \inst|Add4~22 ;
wire \inst|Add4~22COUT1_88 ;
wire \inst|Add4~25_combout ;
wire \inst|Ntemp[7]~regout ;
wire \inst|LessThan3~1_combout ;
wire \inst|LessThan3~0_combout ;
wire \inst|LessThan3~2_combout ;
wire \inst|clk20u_cnt~1_combout ;
wire \inst|clk20u_cnt[0]~regout ;
wire \inst|Add1~22 ;
wire \inst|Add1~22COUT1_88 ;
wire \inst|Add1~25_combout ;
wire \inst|clk20u_cnt[1]~regout ;
wire \inst|Add1~27 ;
wire \inst|Add1~30_combout ;
wire \inst|clk20u_cnt[2]~regout ;
wire \inst|Add1~32 ;
wire \inst|Add1~32COUT1_90 ;
wire \inst|Add1~35_combout ;
wire \inst|clk20u_cnt[3]~regout ;
wire \inst|Add1~37 ;
wire \inst|Add1~37COUT1_92 ;
wire \inst|Add1~40_combout ;
wire \inst|clk20u_cnt[4]~regout ;
wire \inst|Add1~42 ;
wire \inst|Add1~42COUT1_94 ;
wire \inst|Add1~45_combout ;
wire \inst|clk20u_cnt[5]~regout ;
wire \inst|Add1~47 ;
wire \inst|Add1~47COUT1_96 ;
wire \inst|Add1~50_combout ;
wire \inst|clk20u_cnt[6]~regout ;
wire \inst|Add1~52 ;
wire \inst|Add1~55_combout ;
wire \inst|clk20u_cnt[7]~regout ;
wire \inst|Add1~57 ;
wire \inst|Add1~57COUT1_98 ;
wire \inst|Add1~60_combout ;
wire \inst|clk20u_cnt[8]~regout ;
wire \inst|Add1~62 ;
wire \inst|Add1~62COUT1_100 ;
wire \inst|Add1~65_combout ;
wire \inst|clk20u_cnt[9]~regout ;
wire \inst|Add1~67 ;
wire \inst|Add1~67COUT1_102 ;
wire \inst|Add1~70_combout ;
wire \inst|clk20u_cnt[10]~regout ;
wire \inst|LessThan1~3_combout ;
wire \inst|Add1~72 ;
wire \inst|Add1~72COUT1_104 ;
wire \inst|Add1~0_combout ;
wire \inst|clk20u_cnt[11]~regout ;
wire \inst|Add1~2 ;
wire \inst|Add1~5_combout ;
wire \inst|clk20u_cnt[12]~regout ;
wire \inst|Add1~7 ;
wire \inst|Add1~7COUT1_106 ;
wire \inst|Add1~10_combout ;
wire \inst|clk20u_cnt[13]~regout ;
wire \inst|Add1~12 ;
wire \inst|Add1~12COUT1_108 ;
wire \inst|Add1~15_combout ;
wire \inst|clk20u_cnt[14]~4_combout ;
wire \inst|clk20u_cnt[14]~regout ;
wire \inst|LessThan1~0_combout ;
wire \inst|LessThan1~1_combout ;
wire \inst|LessThan1~2_combout ;
wire \inst|LessThan1~4_combout ;
wire \inst|clk20u~regout ;
wire \inst|acc~4_combout ;
wire \inst|acc~2_combout ;
wire \inst|acc~8_combout ;
wire \inst|Add3~10_combout ;
wire \inst|acc~9_combout ;
wire \inst|acc[1]~regout ;
wire \inst|Add2~35_combout ;
wire \inst|acc[0]~regout ;
wire \inst|Add2~37 ;
wire \inst|Add2~37COUT1_48 ;
wire \inst|Add2~10_combout ;
wire \inst|Add3~12 ;
wire \inst|Add3~12COUT1_42 ;
wire \inst|Add3~15_combout ;
wire \inst|acc~11_combout ;
wire \inst|acc[2]~regout ;
wire \inst|Add2~12 ;
wire \inst|Add2~12COUT1_50 ;
wire \inst|Add2~15_combout ;
wire \inst|Add3~17 ;
wire \inst|Add3~17COUT1_44 ;
wire \inst|Add3~20_combout ;
wire \inst|acc~13_combout ;
wire \inst|acc[3]~regout ;
wire \inst|Add2~17 ;
wire \inst|Add2~17COUT1_52 ;
wire \inst|Add2~20_combout ;
wire \inst|Add3~22 ;
wire \inst|Add3~22COUT1_46 ;
wire \inst|Add3~7 ;
wire \inst|LessThan2~3_combout ;
wire \inst|Add3~0_combout ;
wire \inst|acc~3_combout ;
wire \inst|acc[5]~regout ;
wire \inst|Add2~22 ;
wire \inst|Add2~22COUT1_54 ;
wire \inst|Add2~7 ;
wire \inst|Add2~0_combout ;
wire \inst|Add3~2 ;
wire \inst|Add3~2COUT1_48 ;
wire \inst|Add3~25_combout ;
wire \inst|Add3~27 ;
wire \inst|Add3~27COUT1_50 ;
wire \inst|Add3~30_combout ;
wire \inst|acc[7]~regout ;
wire \inst|Add2~2 ;
wire \inst|Add2~2COUT1_56 ;
wire \inst|Add2~27 ;
wire \inst|Add2~27COUT1_58 ;
wire \inst|Add2~30_combout ;
wire \inst|acc~18_combout ;
wire \inst|acc[6]~regout ;
wire \inst|Add2~25_combout ;
wire \inst|LessThan2~2_combout ;
wire \inst|Add3~5_combout ;
wire \inst|acc~6_combout ;
wire \inst|acc[4]~regout ;
wire \inst|Add2~5_combout ;
wire \inst|LessThan2~0_combout ;
wire \inst|LessThan2~1_combout ;
wire \inst|pulse~0_combout ;
wire \inst|pulse~regout ;
wire \Data[7]~combout ;
wire \inst1|19~combout ;
wire \inst|dir~regout ;
wire \inst|Add4~60_combout ;
wire \inst|busy~regout ;


// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\CLK~combout ),
	.padio(CLK));
// synopsys translate_off
// defparam \CLK~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \PULSE_WR~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\PULSE_WR~combout ),
	.padio(PULSE_WR));
// synopsys translate_off
// defparam \PULSE_WR~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y3_N5
maxii_lcell \inst|pre_WR (
// Equation(s):
// \inst|Equal0~0  = ((\PULSE_WR~combout  & (!B1_pre_WR)))
// \inst|pre_WR~regout  = DFFEAS(\inst|Equal0~0 , GLOBAL(\CLK~combout ), VCC, , , \PULSE_WR~combout , , , VCC)

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\PULSE_WR~combout ),
	.datac(\PULSE_WR~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b0010100011001),
	.combout(\inst|Equal0~0 ),
	.regout(\inst|pre_WR~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000100010));
// synopsys translate_off
// defparam \inst|pre_WR .lut_mask = "0c0c";
// defparam \inst|pre_WR .operation_mode = "normal";
// defparam \inst|pre_WR .output_mode = "reg_and_comb";
// defparam \inst|pre_WR .register_cascade_mode = "off";
// defparam \inst|pre_WR .sum_lutc_input = "qfbk";
// defparam \inst|pre_WR .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N6
maxii_lcell \inst|clk_cnt~24 (
// Equation(s):
// \inst|clk_cnt~24_combout  = (((!\inst|pre_WR~regout  & \PULSE_WR~combout )) # (!\inst|LessThan0~3_combout ))

	.clk(gnd),
	.dataa(\inst|pre_WR~regout ),
	.datab(vcc),
	.datac(\PULSE_WR~combout ),
	.datad(\inst|LessThan0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|clk_cnt~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \inst|clk_cnt~24 .lut_mask = "50ff";
// defparam \inst|clk_cnt~24 .operation_mode = "normal";
// defparam \inst|clk_cnt~24 .output_mode = "comb_only";
// defparam \inst|clk_cnt~24 .register_cascade_mode = "off";
// defparam \inst|clk_cnt~24 .sum_lutc_input = "datac";
// defparam \inst|clk_cnt~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \inst|clk_cnt[0] (
// Equation(s):
// \inst|clk_cnt[0]~regout  = DFFEAS((!\inst|clk_cnt[0]~regout ), GLOBAL(\CLK~combout ), VCC, , , , , \inst|clk_cnt~24_combout , )
// \inst|clk_cnt[0]~17  = CARRY((\inst|clk_cnt[0]~regout ))
// \inst|clk_cnt[0]~17COUT1_35  = CARRY((\inst|clk_cnt[0]~regout ))

	.clk(\CLK~combout ),
	.dataa(\inst|clk_cnt[0]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|clk_cnt~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001011010),
	.combout(),
	.regout(\inst|clk_cnt[0]~regout ),
	.cout(),
	.cout0(\inst|clk_cnt[0]~17 ),
	.cout1(\inst|clk_cnt[0]~17COUT1_35 ),
	.pathsel(11'b00010000001));
// synopsys translate_off
// defparam \inst|clk_cnt[0] .lut_mask = "55aa";
// defparam \inst|clk_cnt[0] .operation_mode = "arithmetic";
// defparam \inst|clk_cnt[0] .output_mode = "reg_only";
// defparam \inst|clk_cnt[0] .register_cascade_mode = "off";
// defparam \inst|clk_cnt[0] .sum_lutc_input = "datac";
// defparam \inst|clk_cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \inst|clk_cnt[1] (
// Equation(s):
// \inst|clk_cnt[1]~regout  = DFFEAS((\inst|clk_cnt[1]~regout  $ ((\inst|clk_cnt[0]~17 ))), GLOBAL(\CLK~combout ), VCC, , , , , \inst|clk_cnt~24_combout , )
// \inst|clk_cnt[1]~19  = CARRY(((!\inst|clk_cnt[0]~17 ) # (!\inst|clk_cnt[1]~regout )))
// \inst|clk_cnt[1]~19COUT1_37  = CARRY(((!\inst|clk_cnt[0]~17COUT1_35 ) # (!\inst|clk_cnt[1]~regout )))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\inst|clk_cnt[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|clk_cnt~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|clk_cnt[0]~17 ),
	.cin1(\inst|clk_cnt[0]~17COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\inst|clk_cnt[1]~regout ),
	.cout(),
	.cout0(\inst|clk_cnt[1]~19 ),
	.cout1(\inst|clk_cnt[1]~19COUT1_37 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|clk_cnt[1] .cin0_used = "true";
// defparam \inst|clk_cnt[1] .cin1_used = "true";
// defparam \inst|clk_cnt[1] .lut_mask = "3c3f";
// defparam \inst|clk_cnt[1] .operation_mode = "arithmetic";
// defparam \inst|clk_cnt[1] .output_mode = "reg_only";
// defparam \inst|clk_cnt[1] .register_cascade_mode = "off";
// defparam \inst|clk_cnt[1] .sum_lutc_input = "cin";
// defparam \inst|clk_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \inst|clk_cnt[2] (
// Equation(s):
// \inst|clk_cnt[2]~regout  = DFFEAS(\inst|clk_cnt[2]~regout  $ ((((!\inst|clk_cnt[1]~19 )))), GLOBAL(\CLK~combout ), VCC, , , , , \inst|clk_cnt~24_combout , )
// \inst|clk_cnt[2]~21  = CARRY((\inst|clk_cnt[2]~regout  & ((!\inst|clk_cnt[1]~19 ))))
// \inst|clk_cnt[2]~21COUT1_39  = CARRY((\inst|clk_cnt[2]~regout  & ((!\inst|clk_cnt[1]~19COUT1_37 ))))

	.clk(\CLK~combout ),
	.dataa(\inst|clk_cnt[2]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|clk_cnt~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|clk_cnt[1]~19 ),
	.cin1(\inst|clk_cnt[1]~19COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\inst|clk_cnt[2]~regout ),
	.cout(),
	.cout0(\inst|clk_cnt[2]~21 ),
	.cout1(\inst|clk_cnt[2]~21COUT1_39 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \inst|clk_cnt[2] .cin0_used = "true";
// defparam \inst|clk_cnt[2] .cin1_used = "true";
// defparam \inst|clk_cnt[2] .lut_mask = "a50a";
// defparam \inst|clk_cnt[2] .operation_mode = "arithmetic";
// defparam \inst|clk_cnt[2] .output_mode = "reg_only";
// defparam \inst|clk_cnt[2] .register_cascade_mode = "off";
// defparam \inst|clk_cnt[2] .sum_lutc_input = "cin";
// defparam \inst|clk_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \inst|clk_cnt[3] (
// Equation(s):
// \inst|clk_cnt[3]~regout  = DFFEAS((\inst|clk_cnt[3]~regout  $ ((\inst|clk_cnt[2]~21 ))), GLOBAL(\CLK~combout ), VCC, , , , , \inst|clk_cnt~24_combout , )
// \inst|clk_cnt[3]~23  = CARRY(((!\inst|clk_cnt[2]~21 ) # (!\inst|clk_cnt[3]~regout )))
// \inst|clk_cnt[3]~23COUT1_41  = CARRY(((!\inst|clk_cnt[2]~21COUT1_39 ) # (!\inst|clk_cnt[3]~regout )))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\inst|clk_cnt[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|clk_cnt~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|clk_cnt[2]~21 ),
	.cin1(\inst|clk_cnt[2]~21COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\inst|clk_cnt[3]~regout ),
	.cout(),
	.cout0(\inst|clk_cnt[3]~23 ),
	.cout1(\inst|clk_cnt[3]~23COUT1_41 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|clk_cnt[3] .cin0_used = "true";
// defparam \inst|clk_cnt[3] .cin1_used = "true";
// defparam \inst|clk_cnt[3] .lut_mask = "3c3f";
// defparam \inst|clk_cnt[3] .operation_mode = "arithmetic";
// defparam \inst|clk_cnt[3] .output_mode = "reg_only";
// defparam \inst|clk_cnt[3] .register_cascade_mode = "off";
// defparam \inst|clk_cnt[3] .sum_lutc_input = "cin";
// defparam \inst|clk_cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \inst|clk_cnt[4] (
// Equation(s):
// \inst|clk_cnt[4]~regout  = DFFEAS((\inst|clk_cnt[4]~regout  $ ((!\inst|clk_cnt[3]~23 ))), GLOBAL(\CLK~combout ), VCC, , , , , \inst|clk_cnt~24_combout , )
// \inst|clk_cnt[4]~13  = CARRY(((\inst|clk_cnt[4]~regout  & !\inst|clk_cnt[3]~23COUT1_41 )))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\inst|clk_cnt[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|clk_cnt~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|clk_cnt[3]~23 ),
	.cin1(\inst|clk_cnt[3]~23COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\inst|clk_cnt[4]~regout ),
	.cout(\inst|clk_cnt[4]~13 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|clk_cnt[4] .cin0_used = "true";
// defparam \inst|clk_cnt[4] .cin1_used = "true";
// defparam \inst|clk_cnt[4] .lut_mask = "c30c";
// defparam \inst|clk_cnt[4] .operation_mode = "arithmetic";
// defparam \inst|clk_cnt[4] .output_mode = "reg_only";
// defparam \inst|clk_cnt[4] .register_cascade_mode = "off";
// defparam \inst|clk_cnt[4] .sum_lutc_input = "cin";
// defparam \inst|clk_cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \inst|clk_cnt[5] (
// Equation(s):
// \inst|clk_cnt[5]~regout  = DFFEAS((\inst|clk_cnt[5]~regout  $ ((\inst|clk_cnt[4]~13 ))), GLOBAL(\CLK~combout ), VCC, , , , , \inst|clk_cnt~24_combout , )
// \inst|clk_cnt[5]~15  = CARRY(((!\inst|clk_cnt[4]~13 ) # (!\inst|clk_cnt[5]~regout )))
// \inst|clk_cnt[5]~15COUT1_43  = CARRY(((!\inst|clk_cnt[4]~13 ) # (!\inst|clk_cnt[5]~regout )))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\inst|clk_cnt[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|clk_cnt~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|clk_cnt[4]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\inst|clk_cnt[5]~regout ),
	.cout(),
	.cout0(\inst|clk_cnt[5]~15 ),
	.cout1(\inst|clk_cnt[5]~15COUT1_43 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|clk_cnt[5] .cin_used = "true";
// defparam \inst|clk_cnt[5] .lut_mask = "3c3f";
// defparam \inst|clk_cnt[5] .operation_mode = "arithmetic";
// defparam \inst|clk_cnt[5] .output_mode = "reg_only";
// defparam \inst|clk_cnt[5] .register_cascade_mode = "off";
// defparam \inst|clk_cnt[5] .sum_lutc_input = "cin";
// defparam \inst|clk_cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \inst|clk_cnt[6] (
// Equation(s):
// \inst|clk_cnt[6]~regout  = DFFEAS((\inst|clk_cnt[6]~regout  $ ((!(!\inst|clk_cnt[4]~13  & \inst|clk_cnt[5]~15 ) # (\inst|clk_cnt[4]~13  & \inst|clk_cnt[5]~15COUT1_43 )))), GLOBAL(\CLK~combout ), VCC, , , , , \inst|clk_cnt~24_combout , )
// \inst|clk_cnt[6]~3  = CARRY(((\inst|clk_cnt[6]~regout  & !\inst|clk_cnt[5]~15 )))
// \inst|clk_cnt[6]~3COUT1_45  = CARRY(((\inst|clk_cnt[6]~regout  & !\inst|clk_cnt[5]~15COUT1_43 )))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\inst|clk_cnt[6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|clk_cnt~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|clk_cnt[4]~13 ),
	.cin0(\inst|clk_cnt[5]~15 ),
	.cin1(\inst|clk_cnt[5]~15COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\inst|clk_cnt[6]~regout ),
	.cout(),
	.cout0(\inst|clk_cnt[6]~3 ),
	.cout1(\inst|clk_cnt[6]~3COUT1_45 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|clk_cnt[6] .cin0_used = "true";
// defparam \inst|clk_cnt[6] .cin1_used = "true";
// defparam \inst|clk_cnt[6] .cin_used = "true";
// defparam \inst|clk_cnt[6] .lut_mask = "c30c";
// defparam \inst|clk_cnt[6] .operation_mode = "arithmetic";
// defparam \inst|clk_cnt[6] .output_mode = "reg_only";
// defparam \inst|clk_cnt[6] .register_cascade_mode = "off";
// defparam \inst|clk_cnt[6] .sum_lutc_input = "cin";
// defparam \inst|clk_cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \inst|clk_cnt[7] (
// Equation(s):
// \inst|clk_cnt[7]~regout  = DFFEAS((\inst|clk_cnt[7]~regout  $ (((!\inst|clk_cnt[4]~13  & \inst|clk_cnt[6]~3 ) # (\inst|clk_cnt[4]~13  & \inst|clk_cnt[6]~3COUT1_45 )))), GLOBAL(\CLK~combout ), VCC, , , , , \inst|clk_cnt~24_combout , )
// \inst|clk_cnt[7]~5  = CARRY(((!\inst|clk_cnt[6]~3 ) # (!\inst|clk_cnt[7]~regout )))
// \inst|clk_cnt[7]~5COUT1_47  = CARRY(((!\inst|clk_cnt[6]~3COUT1_45 ) # (!\inst|clk_cnt[7]~regout )))

	.clk(\CLK~combout ),
	.dataa(vcc),
	.datab(\inst|clk_cnt[7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|clk_cnt~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|clk_cnt[4]~13 ),
	.cin0(\inst|clk_cnt[6]~3 ),
	.cin1(\inst|clk_cnt[6]~3COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\inst|clk_cnt[7]~regout ),
	.cout(),
	.cout0(\inst|clk_cnt[7]~5 ),
	.cout1(\inst|clk_cnt[7]~5COUT1_47 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|clk_cnt[7] .cin0_used = "true";
// defparam \inst|clk_cnt[7] .cin1_used = "true";
// defparam \inst|clk_cnt[7] .cin_used = "true";
// defparam \inst|clk_cnt[7] .lut_mask = "3c3f";
// defparam \inst|clk_cnt[7] .operation_mode = "arithmetic";
// defparam \inst|clk_cnt[7] .output_mode = "reg_only";
// defparam \inst|clk_cnt[7] .register_cascade_mode = "off";
// defparam \inst|clk_cnt[7] .sum_lutc_input = "cin";
// defparam \inst|clk_cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \inst|clk_cnt[8] (
// Equation(s):
// \inst|clk_cnt[8]~regout  = DFFEAS(\inst|clk_cnt[8]~regout  $ ((((!(!\inst|clk_cnt[4]~13  & \inst|clk_cnt[7]~5 ) # (\inst|clk_cnt[4]~13  & \inst|clk_cnt[7]~5COUT1_47 ))))), GLOBAL(\CLK~combout ), VCC, , , , , \inst|clk_cnt~24_combout , )
// \inst|clk_cnt[8]~7  = CARRY((\inst|clk_cnt[8]~regout  & ((!\inst|clk_cnt[7]~5 ))))
// \inst|clk_cnt[8]~7COUT1_49  = CARRY((\inst|clk_cnt[8]~regout  & ((!\inst|clk_cnt[7]~5COUT1_47 ))))

	.clk(\CLK~combout ),
	.dataa(\inst|clk_cnt[8]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|clk_cnt~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|clk_cnt[4]~13 ),
	.cin0(\inst|clk_cnt[7]~5 ),
	.cin1(\inst|clk_cnt[7]~5COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\inst|clk_cnt[8]~regout ),
	.cout(),
	.cout0(\inst|clk_cnt[8]~7 ),
	.cout1(\inst|clk_cnt[8]~7COUT1_49 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \inst|clk_cnt[8] .cin0_used = "true";
// defparam \inst|clk_cnt[8] .cin1_used = "true";
// defparam \inst|clk_cnt[8] .cin_used = "true";
// defparam \inst|clk_cnt[8] .lut_mask = "a50a";
// defparam \inst|clk_cnt[8] .operation_mode = "arithmetic";
// defparam \inst|clk_cnt[8] .output_mode = "reg_only";
// defparam \inst|clk_cnt[8] .register_cascade_mode = "off";
// defparam \inst|clk_cnt[8] .sum_lutc_input = "cin";
// defparam \inst|clk_cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \inst|clk_cnt[9] (
// Equation(s):
// \inst|clk_cnt[9]~regout  = DFFEAS(\inst|clk_cnt[9]~regout  $ (((((!\inst|clk_cnt[4]~13  & \inst|clk_cnt[8]~7 ) # (\inst|clk_cnt[4]~13  & \inst|clk_cnt[8]~7COUT1_49 ))))), GLOBAL(\CLK~combout ), VCC, , , , , \inst|clk_cnt~24_combout , )
// \inst|clk_cnt[9]~9  = CARRY(((!\inst|clk_cnt[8]~7COUT1_49 )) # (!\inst|clk_cnt[9]~regout ))

	.clk(\CLK~combout ),
	.dataa(\inst|clk_cnt[9]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|clk_cnt~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|clk_cnt[4]~13 ),
	.cin0(\inst|clk_cnt[8]~7 ),
	.cin1(\inst|clk_cnt[8]~7COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011010),
	.combout(),
	.regout(\inst|clk_cnt[9]~regout ),
	.cout(\inst|clk_cnt[9]~9 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \inst|clk_cnt[9] .cin0_used = "true";
// defparam \inst|clk_cnt[9] .cin1_used = "true";
// defparam \inst|clk_cnt[9] .cin_used = "true";
// defparam \inst|clk_cnt[9] .lut_mask = "5a5f";
// defparam \inst|clk_cnt[9] .operation_mode = "arithmetic";
// defparam \inst|clk_cnt[9] .output_mode = "reg_only";
// defparam \inst|clk_cnt[9] .register_cascade_mode = "off";
// defparam \inst|clk_cnt[9] .sum_lutc_input = "cin";
// defparam \inst|clk_cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \inst|clk_cnt[10] (
// Equation(s):
// \inst|clk_cnt[10]~regout  = DFFEAS(\inst|clk_cnt[10]~regout  $ ((((!\inst|clk_cnt[9]~9 )))), GLOBAL(\CLK~combout ), VCC, , , , , \inst|clk_cnt~24_combout , )

	.clk(\CLK~combout ),
	.dataa(\inst|clk_cnt[10]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\inst|clk_cnt~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|clk_cnt[9]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100010011001),
	.combout(),
	.regout(\inst|clk_cnt[10]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000010001));
// synopsys translate_off
// defparam \inst|clk_cnt[10] .cin_used = "true";
// defparam \inst|clk_cnt[10] .lut_mask = "a5a5";
// defparam \inst|clk_cnt[10] .operation_mode = "normal";
// defparam \inst|clk_cnt[10] .output_mode = "reg_only";
// defparam \inst|clk_cnt[10] .register_cascade_mode = "off";
// defparam \inst|clk_cnt[10] .sum_lutc_input = "cin";
// defparam \inst|clk_cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y3_N0
maxii_lcell \inst|LessThan0~0 (
// Equation(s):
// \inst|LessThan0~0_combout  = ((\inst|clk_cnt[9]~regout ) # ((\inst|clk_cnt[8]~regout ) # (\inst|clk_cnt[10]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|clk_cnt[9]~regout ),
	.datac(\inst|clk_cnt[8]~regout ),
	.datad(\inst|clk_cnt[10]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \inst|LessThan0~0 .lut_mask = "fffc";
// defparam \inst|LessThan0~0 .operation_mode = "normal";
// defparam \inst|LessThan0~0 .output_mode = "comb_only";
// defparam \inst|LessThan0~0 .register_cascade_mode = "off";
// defparam \inst|LessThan0~0 .sum_lutc_input = "datac";
// defparam \inst|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \inst|LessThan0~1 (
// Equation(s):
// \inst|LessThan0~1_combout  = (!\inst|clk_cnt[3]~regout  & (((!\inst|clk_cnt[0]~regout ) # (!\inst|clk_cnt[2]~regout )) # (!\inst|clk_cnt[1]~regout )))

	.clk(gnd),
	.dataa(\inst|clk_cnt[1]~regout ),
	.datab(\inst|clk_cnt[2]~regout ),
	.datac(\inst|clk_cnt[0]~regout ),
	.datad(\inst|clk_cnt[3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|LessThan0~1 .lut_mask = "007f";
// defparam \inst|LessThan0~1 .operation_mode = "normal";
// defparam \inst|LessThan0~1 .output_mode = "comb_only";
// defparam \inst|LessThan0~1 .register_cascade_mode = "off";
// defparam \inst|LessThan0~1 .sum_lutc_input = "datac";
// defparam \inst|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N1
maxii_lcell \inst|LessThan0~2 (
// Equation(s):
// \inst|LessThan0~2_combout  = (\inst|LessThan0~1_combout  & (!\inst|clk_cnt[4]~regout  & (!\inst|clk_cnt[5]~regout )))

	.clk(gnd),
	.dataa(\inst|LessThan0~1_combout ),
	.datab(\inst|clk_cnt[4]~regout ),
	.datac(\inst|clk_cnt[5]~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000000111));
// synopsys translate_off
// defparam \inst|LessThan0~2 .lut_mask = "0202";
// defparam \inst|LessThan0~2 .operation_mode = "normal";
// defparam \inst|LessThan0~2 .output_mode = "comb_only";
// defparam \inst|LessThan0~2 .register_cascade_mode = "off";
// defparam \inst|LessThan0~2 .sum_lutc_input = "datac";
// defparam \inst|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxii_lcell \inst|LessThan0~3 (
// Equation(s):
// \inst|LessThan0~3_combout  = (!\inst|LessThan0~0_combout  & (((\inst|LessThan0~2_combout ) # (!\inst|clk_cnt[6]~regout )) # (!\inst|clk_cnt[7]~regout )))

	.clk(gnd),
	.dataa(\inst|clk_cnt[7]~regout ),
	.datab(\inst|clk_cnt[6]~regout ),
	.datac(\inst|LessThan0~0_combout ),
	.datad(\inst|LessThan0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|LessThan0~3 .lut_mask = "0f07";
// defparam \inst|LessThan0~3 .operation_mode = "normal";
// defparam \inst|LessThan0~3 .output_mode = "comb_only";
// defparam \inst|LessThan0~3 .register_cascade_mode = "off";
// defparam \inst|LessThan0~3 .sum_lutc_input = "datac";
// defparam \inst|LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxii_lcell \inst|Add1~20 (
// Equation(s):
// \inst|Add1~20_combout  = ((!\inst|clk20u_cnt[0]~regout ))
// \inst|Add1~22  = CARRY(((\inst|clk20u_cnt[0]~regout )))
// \inst|Add1~22COUT1_88  = CARRY(((\inst|clk20u_cnt[0]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|clk20u_cnt[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\inst|Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add1~22 ),
	.cout1(\inst|Add1~22COUT1_88 ),
	.pathsel(11'b00100000010));
// synopsys translate_off
// defparam \inst|Add1~20 .lut_mask = "33cc";
// defparam \inst|Add1~20 .operation_mode = "arithmetic";
// defparam \inst|Add1~20 .output_mode = "comb_only";
// defparam \inst|Add1~20 .register_cascade_mode = "off";
// defparam \inst|Add1~20 .sum_lutc_input = "datac";
// defparam \inst|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Data[4]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Data[4]~combout ),
	.padio(Data[4]));
// synopsys translate_off
// defparam \Data[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \NWE~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\NWE~combout ),
	.padio(NWE));
// synopsys translate_off
// defparam \NWE~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y3_N2
maxii_lcell \inst1|16 (
// Equation(s):
// \inst1|16~combout  = ((GLOBAL(\NWE~combout ) & ((\inst1|16~combout ))) # (!GLOBAL(\NWE~combout ) & (\Data[4]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Data[4]~combout ),
	.datac(\NWE~combout ),
	.datad(\inst1|16~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst1|16~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \inst1|16 .lut_mask = "fc0c";
// defparam \inst1|16 .operation_mode = "normal";
// defparam \inst1|16 .output_mode = "comb_only";
// defparam \inst1|16 .register_cascade_mode = "off";
// defparam \inst1|16 .sum_lutc_input = "datac";
// defparam \inst1|16 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Data[3]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Data[3]~combout ),
	.padio(Data[3]));
// synopsys translate_off
// defparam \Data[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y3_N8
maxii_lcell \inst1|15 (
// Equation(s):
// \inst1|15~combout  = ((GLOBAL(\NWE~combout ) & ((\inst1|15~combout ))) # (!GLOBAL(\NWE~combout ) & (\Data[3]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Data[3]~combout ),
	.datac(\NWE~combout ),
	.datad(\inst1|15~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst1|15~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \inst1|15 .lut_mask = "fc0c";
// defparam \inst1|15 .operation_mode = "normal";
// defparam \inst1|15 .output_mode = "comb_only";
// defparam \inst1|15 .register_cascade_mode = "off";
// defparam \inst1|15 .sum_lutc_input = "datac";
// defparam \inst1|15 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Data[2]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Data[2]~combout ),
	.padio(Data[2]));
// synopsys translate_off
// defparam \Data[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y3_N2
maxii_lcell \inst1|14 (
// Equation(s):
// \inst1|14~combout  = ((GLOBAL(\NWE~combout ) & ((\inst1|14~combout ))) # (!GLOBAL(\NWE~combout ) & (\Data[2]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Data[2]~combout ),
	.datac(\NWE~combout ),
	.datad(\inst1|14~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst1|14~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \inst1|14 .lut_mask = "fc0c";
// defparam \inst1|14 .operation_mode = "normal";
// defparam \inst1|14 .output_mode = "comb_only";
// defparam \inst1|14 .register_cascade_mode = "off";
// defparam \inst1|14 .sum_lutc_input = "datac";
// defparam \inst1|14 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Data[1]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Data[1]~combout ),
	.padio(Data[1]));
// synopsys translate_off
// defparam \Data[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y3_N3
maxii_lcell \inst1|13 (
// Equation(s):
// \inst1|13~combout  = ((GLOBAL(\NWE~combout ) & ((\inst1|13~combout ))) # (!GLOBAL(\NWE~combout ) & (\Data[1]~combout )))

	.clk(gnd),
	.dataa(\Data[1]~combout ),
	.datab(vcc),
	.datac(\NWE~combout ),
	.datad(\inst1|13~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst1|13~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \inst1|13 .lut_mask = "fa0a";
// defparam \inst1|13 .operation_mode = "normal";
// defparam \inst1|13 .output_mode = "comb_only";
// defparam \inst1|13 .register_cascade_mode = "off";
// defparam \inst1|13 .sum_lutc_input = "datac";
// defparam \inst1|13 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_73,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Data[0]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Data[0]~combout ),
	.padio(Data[0]));
// synopsys translate_off
// defparam \Data[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \inst1|12 (
// Equation(s):
// \inst1|12~combout  = ((GLOBAL(\NWE~combout ) & ((\inst1|12~combout ))) # (!GLOBAL(\NWE~combout ) & (\Data[0]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Data[0]~combout ),
	.datac(\NWE~combout ),
	.datad(\inst1|12~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst1|12~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \inst1|12 .lut_mask = "fc0c";
// defparam \inst1|12 .operation_mode = "normal";
// defparam \inst1|12 .output_mode = "comb_only";
// defparam \inst1|12 .register_cascade_mode = "off";
// defparam \inst1|12 .sum_lutc_input = "datac";
// defparam \inst1|12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N0
maxii_lcell \inst|Add4~40 (
// Equation(s):
// \inst|Add4~40_combout  = \inst|Ntemp[0]~regout  $ ((!\inst|LessThan3~2_combout ))
// \inst|Add4~42  = CARRY((\inst|Ntemp[0]~regout  & (!\inst|LessThan3~2_combout )))
// \inst|Add4~42COUT1_78  = CARRY((\inst|Ntemp[0]~regout  & (!\inst|LessThan3~2_combout )))

	.clk(gnd),
	.dataa(\inst|Ntemp[0]~regout ),
	.datab(\inst|LessThan3~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\inst|Add4~40_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add4~42 ),
	.cout1(\inst|Add4~42COUT1_78 ),
	.pathsel(11'b00110000011));
// synopsys translate_off
// defparam \inst|Add4~40 .lut_mask = "9922";
// defparam \inst|Add4~40 .operation_mode = "arithmetic";
// defparam \inst|Add4~40 .output_mode = "comb_only";
// defparam \inst|Add4~40 .register_cascade_mode = "off";
// defparam \inst|Add4~40 .sum_lutc_input = "datac";
// defparam \inst|Add4~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N0
maxii_lcell \inst|Add4~62 (
// Equation(s):
// \inst|Add4~62_combout  = (\inst|pre_WR~regout  & (!\inst|LessThan0~3_combout  & ((!\inst|LessThan1~4_combout )))) # (!\inst|pre_WR~regout  & ((\PULSE_WR~combout ) # ((!\inst|LessThan0~3_combout  & !\inst|LessThan1~4_combout ))))

	.clk(gnd),
	.dataa(\inst|pre_WR~regout ),
	.datab(\inst|LessThan0~3_combout ),
	.datac(\PULSE_WR~combout ),
	.datad(\inst|LessThan1~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|Add4~62_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|Add4~62 .lut_mask = "5073";
// defparam \inst|Add4~62 .operation_mode = "normal";
// defparam \inst|Add4~62 .output_mode = "comb_only";
// defparam \inst|Add4~62 .register_cascade_mode = "off";
// defparam \inst|Add4~62 .sum_lutc_input = "datac";
// defparam \inst|Add4~62 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N8
maxii_lcell \inst|Ntemp[0] (
// Equation(s):
// \inst|Ntemp[0]~regout  = DFFEAS((\PULSE_WR~combout  & ((\inst|pre_WR~regout  & ((\inst|Add4~40_combout ))) # (!\inst|pre_WR~regout  & (\inst1|12~combout )))) # (!\PULSE_WR~combout  & (((\inst|Add4~40_combout )))), GLOBAL(\CLK~combout ), VCC, , 
// \inst|Add4~62_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst1|12~combout ),
	.datab(\PULSE_WR~combout ),
	.datac(\inst|Add4~40_combout ),
	.datad(\inst|pre_WR~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Add4~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|Ntemp[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|Ntemp[0] .lut_mask = "f0b8";
// defparam \inst|Ntemp[0] .operation_mode = "normal";
// defparam \inst|Ntemp[0] .output_mode = "reg_only";
// defparam \inst|Ntemp[0] .register_cascade_mode = "off";
// defparam \inst|Ntemp[0] .sum_lutc_input = "datac";
// defparam \inst|Ntemp[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N1
maxii_lcell \inst|Add4~45 (
// Equation(s):
// \inst|Add4~45_combout  = (\inst|Ntemp[1]~regout  $ ((\inst|Add4~42 )))
// \inst|Add4~47  = CARRY(((!\inst|Add4~42 ) # (!\inst|Ntemp[1]~regout )))
// \inst|Add4~47COUT1_80  = CARRY(((!\inst|Add4~42COUT1_78 ) # (!\inst|Ntemp[1]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|Ntemp[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|Add4~42 ),
	.cin1(\inst|Add4~42COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add4~45_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add4~47 ),
	.cout1(\inst|Add4~47COUT1_80 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|Add4~45 .cin0_used = "true";
// defparam \inst|Add4~45 .cin1_used = "true";
// defparam \inst|Add4~45 .lut_mask = "3c3f";
// defparam \inst|Add4~45 .operation_mode = "arithmetic";
// defparam \inst|Add4~45 .output_mode = "comb_only";
// defparam \inst|Add4~45 .register_cascade_mode = "off";
// defparam \inst|Add4~45 .sum_lutc_input = "cin";
// defparam \inst|Add4~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N7
maxii_lcell \inst|Ntemp[1] (
// Equation(s):
// \inst|Ntemp[1]~regout  = DFFEAS((\PULSE_WR~combout  & ((\inst|pre_WR~regout  & ((\inst|Add4~45_combout ))) # (!\inst|pre_WR~regout  & (\inst1|13~combout )))) # (!\PULSE_WR~combout  & (((\inst|Add4~45_combout )))), GLOBAL(\CLK~combout ), VCC, , 
// \inst|Add4~62_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst1|13~combout ),
	.datab(\PULSE_WR~combout ),
	.datac(\inst|pre_WR~regout ),
	.datad(\inst|Add4~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Add4~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|Ntemp[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|Ntemp[1] .lut_mask = "fb08";
// defparam \inst|Ntemp[1] .operation_mode = "normal";
// defparam \inst|Ntemp[1] .output_mode = "reg_only";
// defparam \inst|Ntemp[1] .register_cascade_mode = "off";
// defparam \inst|Ntemp[1] .sum_lutc_input = "datac";
// defparam \inst|Ntemp[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxii_lcell \inst|Add4~30 (
// Equation(s):
// \inst|Add4~30_combout  = (\inst|Ntemp[2]~regout  $ ((!\inst|Add4~47 )))
// \inst|Add4~32  = CARRY(((\inst|Ntemp[2]~regout  & !\inst|Add4~47 )))
// \inst|Add4~32COUT1_82  = CARRY(((\inst|Ntemp[2]~regout  & !\inst|Add4~47COUT1_80 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|Ntemp[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|Add4~47 ),
	.cin1(\inst|Add4~47COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add4~30_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add4~32 ),
	.cout1(\inst|Add4~32COUT1_82 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|Add4~30 .cin0_used = "true";
// defparam \inst|Add4~30 .cin1_used = "true";
// defparam \inst|Add4~30 .lut_mask = "c30c";
// defparam \inst|Add4~30 .operation_mode = "arithmetic";
// defparam \inst|Add4~30 .output_mode = "comb_only";
// defparam \inst|Add4~30 .register_cascade_mode = "off";
// defparam \inst|Add4~30 .sum_lutc_input = "cin";
// defparam \inst|Add4~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N6
maxii_lcell \inst|Ntemp[2] (
// Equation(s):
// \inst|Ntemp[2]~regout  = DFFEAS((\inst|pre_WR~regout  & (((\inst|Add4~30_combout )))) # (!\inst|pre_WR~regout  & ((\PULSE_WR~combout  & (\inst1|14~combout )) # (!\PULSE_WR~combout  & ((\inst|Add4~30_combout ))))), GLOBAL(\CLK~combout ), VCC, , 
// \inst|Add4~62_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|pre_WR~regout ),
	.datab(\PULSE_WR~combout ),
	.datac(\inst1|14~combout ),
	.datad(\inst|Add4~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Add4~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|Ntemp[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|Ntemp[2] .lut_mask = "fb40";
// defparam \inst|Ntemp[2] .operation_mode = "normal";
// defparam \inst|Ntemp[2] .output_mode = "reg_only";
// defparam \inst|Ntemp[2] .register_cascade_mode = "off";
// defparam \inst|Ntemp[2] .sum_lutc_input = "datac";
// defparam \inst|Ntemp[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N3
maxii_lcell \inst|Add4~35 (
// Equation(s):
// \inst|Add4~35_combout  = (\inst|Ntemp[3]~regout  $ ((\inst|Add4~32 )))
// \inst|Add4~37  = CARRY(((!\inst|Add4~32 ) # (!\inst|Ntemp[3]~regout )))
// \inst|Add4~37COUT1_84  = CARRY(((!\inst|Add4~32COUT1_82 ) # (!\inst|Ntemp[3]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|Ntemp[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|Add4~32 ),
	.cin1(\inst|Add4~32COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add4~35_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add4~37 ),
	.cout1(\inst|Add4~37COUT1_84 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|Add4~35 .cin0_used = "true";
// defparam \inst|Add4~35 .cin1_used = "true";
// defparam \inst|Add4~35 .lut_mask = "3c3f";
// defparam \inst|Add4~35 .operation_mode = "arithmetic";
// defparam \inst|Add4~35 .output_mode = "comb_only";
// defparam \inst|Add4~35 .register_cascade_mode = "off";
// defparam \inst|Add4~35 .sum_lutc_input = "cin";
// defparam \inst|Add4~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N9
maxii_lcell \inst|Ntemp[3] (
// Equation(s):
// \inst|Ntemp[3]~regout  = DFFEAS((\PULSE_WR~combout  & ((\inst|pre_WR~regout  & ((\inst|Add4~35_combout ))) # (!\inst|pre_WR~regout  & (\inst1|15~combout )))) # (!\PULSE_WR~combout  & (((\inst|Add4~35_combout )))), GLOBAL(\CLK~combout ), VCC, , 
// \inst|Add4~62_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst1|15~combout ),
	.datab(\PULSE_WR~combout ),
	.datac(\inst|pre_WR~regout ),
	.datad(\inst|Add4~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Add4~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|Ntemp[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|Ntemp[3] .lut_mask = "fb08";
// defparam \inst|Ntemp[3] .operation_mode = "normal";
// defparam \inst|Ntemp[3] .output_mode = "reg_only";
// defparam \inst|Ntemp[3] .register_cascade_mode = "off";
// defparam \inst|Ntemp[3] .sum_lutc_input = "datac";
// defparam \inst|Ntemp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N4
maxii_lcell \inst|Add4~50 (
// Equation(s):
// \inst|Add4~50_combout  = \inst|Ntemp[4]~regout  $ ((((!\inst|Add4~37 ))))
// \inst|Add4~52  = CARRY((\inst|Ntemp[4]~regout  & ((!\inst|Add4~37COUT1_84 ))))

	.clk(gnd),
	.dataa(\inst|Ntemp[4]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|Add4~37 ),
	.cin1(\inst|Add4~37COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add4~50_combout ),
	.regout(),
	.cout(\inst|Add4~52 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \inst|Add4~50 .cin0_used = "true";
// defparam \inst|Add4~50 .cin1_used = "true";
// defparam \inst|Add4~50 .lut_mask = "a50a";
// defparam \inst|Add4~50 .operation_mode = "arithmetic";
// defparam \inst|Add4~50 .output_mode = "comb_only";
// defparam \inst|Add4~50 .register_cascade_mode = "off";
// defparam \inst|Add4~50 .sum_lutc_input = "cin";
// defparam \inst|Add4~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxii_lcell \inst|Ntemp[4] (
// Equation(s):
// \inst|Ntemp[4]~regout  = DFFEAS((\PULSE_WR~combout  & ((\inst|pre_WR~regout  & ((\inst|Add4~50_combout ))) # (!\inst|pre_WR~regout  & (\inst1|16~combout )))) # (!\PULSE_WR~combout  & (((\inst|Add4~50_combout )))), GLOBAL(\CLK~combout ), VCC, , 
// \inst|Add4~62_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\PULSE_WR~combout ),
	.datab(\inst1|16~combout ),
	.datac(\inst|pre_WR~regout ),
	.datad(\inst|Add4~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Add4~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|Ntemp[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|Ntemp[4] .lut_mask = "fd08";
// defparam \inst|Ntemp[4] .operation_mode = "normal";
// defparam \inst|Ntemp[4] .output_mode = "reg_only";
// defparam \inst|Ntemp[4] .register_cascade_mode = "off";
// defparam \inst|Ntemp[4] .sum_lutc_input = "datac";
// defparam \inst|Ntemp[4] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Data[6]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Data[6]~combout ),
	.padio(Data[6]));
// synopsys translate_off
// defparam \Data[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y2_N2
maxii_lcell \inst1|18 (
// Equation(s):
// \inst1|18~combout  = ((GLOBAL(\NWE~combout ) & ((\inst1|18~combout ))) # (!GLOBAL(\NWE~combout ) & (\Data[6]~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Data[6]~combout ),
	.datac(\NWE~combout ),
	.datad(\inst1|18~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst1|18~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \inst1|18 .lut_mask = "fc0c";
// defparam \inst1|18 .operation_mode = "normal";
// defparam \inst1|18 .output_mode = "comb_only";
// defparam \inst1|18 .register_cascade_mode = "off";
// defparam \inst1|18 .sum_lutc_input = "datac";
// defparam \inst1|18 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Data[5]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Data[5]~combout ),
	.padio(Data[5]));
// synopsys translate_off
// defparam \Data[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y3_N4
maxii_lcell \inst1|17 (
// Equation(s):
// \inst1|17~combout  = ((GLOBAL(\NWE~combout ) & (\inst1|17~combout )) # (!GLOBAL(\NWE~combout ) & ((\Data[5]~combout ))))

	.clk(gnd),
	.dataa(\inst1|17~combout ),
	.datab(vcc),
	.datac(\NWE~combout ),
	.datad(\Data[5]~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst1|17~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \inst1|17 .lut_mask = "afa0";
// defparam \inst1|17 .operation_mode = "normal";
// defparam \inst1|17 .output_mode = "comb_only";
// defparam \inst1|17 .register_cascade_mode = "off";
// defparam \inst1|17 .sum_lutc_input = "datac";
// defparam \inst1|17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N5
maxii_lcell \inst|Add4~55 (
// Equation(s):
// \inst|Add4~55_combout  = (\inst|Ntemp[5]~regout  $ ((\inst|Add4~52 )))
// \inst|Add4~57  = CARRY(((!\inst|Add4~52 ) # (!\inst|Ntemp[5]~regout )))
// \inst|Add4~57COUT1_86  = CARRY(((!\inst|Add4~52 ) # (!\inst|Ntemp[5]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|Ntemp[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add4~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add4~55_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add4~57 ),
	.cout1(\inst|Add4~57COUT1_86 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|Add4~55 .cin_used = "true";
// defparam \inst|Add4~55 .lut_mask = "3c3f";
// defparam \inst|Add4~55 .operation_mode = "arithmetic";
// defparam \inst|Add4~55 .output_mode = "comb_only";
// defparam \inst|Add4~55 .register_cascade_mode = "off";
// defparam \inst|Add4~55 .sum_lutc_input = "cin";
// defparam \inst|Add4~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxii_lcell \inst|Ntemp[5] (
// Equation(s):
// \inst|Ntemp[5]~regout  = DFFEAS((\PULSE_WR~combout  & ((\inst|pre_WR~regout  & ((\inst|Add4~55_combout ))) # (!\inst|pre_WR~regout  & (\inst1|17~combout )))) # (!\PULSE_WR~combout  & (((\inst|Add4~55_combout )))), GLOBAL(\CLK~combout ), VCC, , 
// \inst|Add4~62_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst1|17~combout ),
	.datab(\PULSE_WR~combout ),
	.datac(\inst|pre_WR~regout ),
	.datad(\inst|Add4~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Add4~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|Ntemp[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|Ntemp[5] .lut_mask = "fb08";
// defparam \inst|Ntemp[5] .operation_mode = "normal";
// defparam \inst|Ntemp[5] .output_mode = "reg_only";
// defparam \inst|Ntemp[5] .register_cascade_mode = "off";
// defparam \inst|Ntemp[5] .sum_lutc_input = "datac";
// defparam \inst|Ntemp[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N6
maxii_lcell \inst|Add4~20 (
// Equation(s):
// \inst|Add4~20_combout  = (\inst|Ntemp[6]~regout  $ ((!(!\inst|Add4~52  & \inst|Add4~57 ) # (\inst|Add4~52  & \inst|Add4~57COUT1_86 ))))
// \inst|Add4~22  = CARRY(((\inst|Ntemp[6]~regout  & !\inst|Add4~57 )))
// \inst|Add4~22COUT1_88  = CARRY(((\inst|Ntemp[6]~regout  & !\inst|Add4~57COUT1_86 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|Ntemp[6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add4~52 ),
	.cin0(\inst|Add4~57 ),
	.cin1(\inst|Add4~57COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add4~20_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add4~22 ),
	.cout1(\inst|Add4~22COUT1_88 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|Add4~20 .cin0_used = "true";
// defparam \inst|Add4~20 .cin1_used = "true";
// defparam \inst|Add4~20 .cin_used = "true";
// defparam \inst|Add4~20 .lut_mask = "c30c";
// defparam \inst|Add4~20 .operation_mode = "arithmetic";
// defparam \inst|Add4~20 .output_mode = "comb_only";
// defparam \inst|Add4~20 .register_cascade_mode = "off";
// defparam \inst|Add4~20 .sum_lutc_input = "cin";
// defparam \inst|Add4~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N9
maxii_lcell \inst|Ntemp[6] (
// Equation(s):
// \inst|Ntemp[6]~regout  = DFFEAS((\inst|pre_WR~regout  & (((\inst|Add4~20_combout )))) # (!\inst|pre_WR~regout  & ((\PULSE_WR~combout  & (\inst1|18~combout )) # (!\PULSE_WR~combout  & ((\inst|Add4~20_combout ))))), GLOBAL(\CLK~combout ), VCC, , 
// \inst|Add4~62_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|pre_WR~regout ),
	.datab(\inst1|18~combout ),
	.datac(\PULSE_WR~combout ),
	.datad(\inst|Add4~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Add4~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|Ntemp[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|Ntemp[6] .lut_mask = "ef40";
// defparam \inst|Ntemp[6] .operation_mode = "normal";
// defparam \inst|Ntemp[6] .output_mode = "reg_only";
// defparam \inst|Ntemp[6] .register_cascade_mode = "off";
// defparam \inst|Ntemp[6] .sum_lutc_input = "datac";
// defparam \inst|Ntemp[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N7
maxii_lcell \inst|Add4~25 (
// Equation(s):
// \inst|Add4~25_combout  = (((!\inst|Add4~52  & \inst|Add4~22 ) # (\inst|Add4~52  & \inst|Add4~22COUT1_88 ) $ (\inst|Ntemp[7]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|Ntemp[7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add4~52 ),
	.cin0(\inst|Add4~22 ),
	.cin1(\inst|Add4~22COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\inst|Add4~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000011000));
// synopsys translate_off
// defparam \inst|Add4~25 .cin0_used = "true";
// defparam \inst|Add4~25 .cin1_used = "true";
// defparam \inst|Add4~25 .cin_used = "true";
// defparam \inst|Add4~25 .lut_mask = "0ff0";
// defparam \inst|Add4~25 .operation_mode = "normal";
// defparam \inst|Add4~25 .output_mode = "comb_only";
// defparam \inst|Add4~25 .register_cascade_mode = "off";
// defparam \inst|Add4~25 .sum_lutc_input = "cin";
// defparam \inst|Add4~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N7
maxii_lcell \inst|Ntemp[7] (
// Equation(s):
// \inst|Ntemp[7]~regout  = DFFEAS(((\inst|Add4~25_combout  & ((\inst|pre_WR~regout ) # (!\PULSE_WR~combout )))), GLOBAL(\CLK~combout ), VCC, , \inst|Add4~62_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|pre_WR~regout ),
	.datab(vcc),
	.datac(\PULSE_WR~combout ),
	.datad(\inst|Add4~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|Add4~62_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|Ntemp[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \inst|Ntemp[7] .lut_mask = "af00";
// defparam \inst|Ntemp[7] .operation_mode = "normal";
// defparam \inst|Ntemp[7] .output_mode = "reg_only";
// defparam \inst|Ntemp[7] .register_cascade_mode = "off";
// defparam \inst|Ntemp[7] .sum_lutc_input = "datac";
// defparam \inst|Ntemp[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N5
maxii_lcell \inst|LessThan3~1 (
// Equation(s):
// \inst|LessThan3~1_combout  = (((\inst|Ntemp[5]~regout  & \inst|Ntemp[4]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Ntemp[5]~regout ),
	.datad(\inst|Ntemp[4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|LessThan3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \inst|LessThan3~1 .lut_mask = "f000";
// defparam \inst|LessThan3~1 .operation_mode = "normal";
// defparam \inst|LessThan3~1 .output_mode = "comb_only";
// defparam \inst|LessThan3~1 .register_cascade_mode = "off";
// defparam \inst|LessThan3~1 .sum_lutc_input = "datac";
// defparam \inst|LessThan3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N2
maxii_lcell \inst|LessThan3~0 (
// Equation(s):
// \inst|LessThan3~0_combout  = (\inst|Ntemp[2]~regout ) # ((\inst|Ntemp[3]~regout ) # ((\inst|Ntemp[0]~regout  & \inst|Ntemp[1]~regout )))

	.clk(gnd),
	.dataa(\inst|Ntemp[2]~regout ),
	.datab(\inst|Ntemp[0]~regout ),
	.datac(\inst|Ntemp[3]~regout ),
	.datad(\inst|Ntemp[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|LessThan3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|LessThan3~0 .lut_mask = "fefa";
// defparam \inst|LessThan3~0 .operation_mode = "normal";
// defparam \inst|LessThan3~0 .output_mode = "comb_only";
// defparam \inst|LessThan3~0 .register_cascade_mode = "off";
// defparam \inst|LessThan3~0 .sum_lutc_input = "datac";
// defparam \inst|LessThan3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N3
maxii_lcell \inst|LessThan3~2 (
// Equation(s):
// \inst|LessThan3~2_combout  = (\inst|Ntemp[7]~regout ) # ((\inst|Ntemp[6]~regout ) # ((\inst|LessThan3~1_combout  & \inst|LessThan3~0_combout )))

	.clk(gnd),
	.dataa(\inst|Ntemp[7]~regout ),
	.datab(\inst|Ntemp[6]~regout ),
	.datac(\inst|LessThan3~1_combout ),
	.datad(\inst|LessThan3~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|LessThan3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|LessThan3~2 .lut_mask = "feee";
// defparam \inst|LessThan3~2 .operation_mode = "normal";
// defparam \inst|LessThan3~2 .output_mode = "comb_only";
// defparam \inst|LessThan3~2 .register_cascade_mode = "off";
// defparam \inst|LessThan3~2 .sum_lutc_input = "datac";
// defparam \inst|LessThan3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N7
maxii_lcell \inst|clk20u_cnt~1 (
// Equation(s):
// \inst|clk20u_cnt~1_combout  = (\inst|Equal0~0 ) # ((!\inst|LessThan0~3_combout  & ((\inst|LessThan1~4_combout ) # (!\inst|LessThan3~2_combout ))))

	.clk(gnd),
	.dataa(\inst|LessThan1~4_combout ),
	.datab(\inst|LessThan0~3_combout ),
	.datac(\inst|Equal0~0 ),
	.datad(\inst|LessThan3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|clk20u_cnt~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|clk20u_cnt~1 .lut_mask = "f2f3";
// defparam \inst|clk20u_cnt~1 .operation_mode = "normal";
// defparam \inst|clk20u_cnt~1 .output_mode = "comb_only";
// defparam \inst|clk20u_cnt~1 .register_cascade_mode = "off";
// defparam \inst|clk20u_cnt~1 .sum_lutc_input = "datac";
// defparam \inst|clk20u_cnt~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \inst|clk20u_cnt[0] (
// Equation(s):
// \inst|clk20u_cnt[0]~regout  = DFFEAS((\inst|Add1~20_combout  & (!\inst|Equal0~0  & (\inst|LessThan1~4_combout  & !\inst|LessThan0~3_combout ))), GLOBAL(\CLK~combout ), VCC, , \inst|clk20u_cnt~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|Add1~20_combout ),
	.datab(\inst|Equal0~0 ),
	.datac(\inst|LessThan1~4_combout ),
	.datad(\inst|LessThan0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|clk20u_cnt~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|clk20u_cnt[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|clk20u_cnt[0] .lut_mask = "0020";
// defparam \inst|clk20u_cnt[0] .operation_mode = "normal";
// defparam \inst|clk20u_cnt[0] .output_mode = "reg_only";
// defparam \inst|clk20u_cnt[0] .register_cascade_mode = "off";
// defparam \inst|clk20u_cnt[0] .sum_lutc_input = "datac";
// defparam \inst|clk20u_cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \inst|Add1~25 (
// Equation(s):
// \inst|Add1~25_combout  = (\inst|clk20u_cnt[1]~regout  $ ((\inst|Add1~22 )))
// \inst|Add1~27  = CARRY(((!\inst|Add1~22COUT1_88 ) # (!\inst|clk20u_cnt[1]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|clk20u_cnt[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|Add1~22 ),
	.cin1(\inst|Add1~22COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add1~25_combout ),
	.regout(),
	.cout(\inst|Add1~27 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|Add1~25 .cin0_used = "true";
// defparam \inst|Add1~25 .cin1_used = "true";
// defparam \inst|Add1~25 .lut_mask = "3c3f";
// defparam \inst|Add1~25 .operation_mode = "arithmetic";
// defparam \inst|Add1~25 .output_mode = "comb_only";
// defparam \inst|Add1~25 .register_cascade_mode = "off";
// defparam \inst|Add1~25 .sum_lutc_input = "cin";
// defparam \inst|Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \inst|clk20u_cnt[1] (
// Equation(s):
// \inst|clk20u_cnt[1]~regout  = DFFEAS((\inst|Add1~25_combout  & (!\inst|Equal0~0  & (\inst|LessThan1~4_combout  & !\inst|LessThan0~3_combout ))), GLOBAL(\CLK~combout ), VCC, , \inst|clk20u_cnt~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|Add1~25_combout ),
	.datab(\inst|Equal0~0 ),
	.datac(\inst|LessThan1~4_combout ),
	.datad(\inst|LessThan0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|clk20u_cnt~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|clk20u_cnt[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|clk20u_cnt[1] .lut_mask = "0020";
// defparam \inst|clk20u_cnt[1] .operation_mode = "normal";
// defparam \inst|clk20u_cnt[1] .output_mode = "reg_only";
// defparam \inst|clk20u_cnt[1] .register_cascade_mode = "off";
// defparam \inst|clk20u_cnt[1] .sum_lutc_input = "datac";
// defparam \inst|clk20u_cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \inst|Add1~30 (
// Equation(s):
// \inst|Add1~30_combout  = (\inst|clk20u_cnt[2]~regout  $ ((!\inst|Add1~27 )))
// \inst|Add1~32  = CARRY(((\inst|clk20u_cnt[2]~regout  & !\inst|Add1~27 )))
// \inst|Add1~32COUT1_90  = CARRY(((\inst|clk20u_cnt[2]~regout  & !\inst|Add1~27 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|clk20u_cnt[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add1~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add1~30_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add1~32 ),
	.cout1(\inst|Add1~32COUT1_90 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|Add1~30 .cin_used = "true";
// defparam \inst|Add1~30 .lut_mask = "c30c";
// defparam \inst|Add1~30 .operation_mode = "arithmetic";
// defparam \inst|Add1~30 .output_mode = "comb_only";
// defparam \inst|Add1~30 .register_cascade_mode = "off";
// defparam \inst|Add1~30 .sum_lutc_input = "cin";
// defparam \inst|Add1~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \inst|clk20u_cnt[2] (
// Equation(s):
// \inst|clk20u_cnt[2]~regout  = DFFEAS((!\inst|LessThan0~3_combout  & (\inst|LessThan1~4_combout  & (\inst|Add1~30_combout  & !\inst|Equal0~0 ))), GLOBAL(\CLK~combout ), VCC, , \inst|clk20u_cnt~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|LessThan0~3_combout ),
	.datab(\inst|LessThan1~4_combout ),
	.datac(\inst|Add1~30_combout ),
	.datad(\inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|clk20u_cnt~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|clk20u_cnt[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|clk20u_cnt[2] .lut_mask = "0040";
// defparam \inst|clk20u_cnt[2] .operation_mode = "normal";
// defparam \inst|clk20u_cnt[2] .output_mode = "reg_only";
// defparam \inst|clk20u_cnt[2] .register_cascade_mode = "off";
// defparam \inst|clk20u_cnt[2] .sum_lutc_input = "datac";
// defparam \inst|clk20u_cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \inst|Add1~35 (
// Equation(s):
// \inst|Add1~35_combout  = (\inst|clk20u_cnt[3]~regout  $ (((!\inst|Add1~27  & \inst|Add1~32 ) # (\inst|Add1~27  & \inst|Add1~32COUT1_90 ))))
// \inst|Add1~37  = CARRY(((!\inst|Add1~32 ) # (!\inst|clk20u_cnt[3]~regout )))
// \inst|Add1~37COUT1_92  = CARRY(((!\inst|Add1~32COUT1_90 ) # (!\inst|clk20u_cnt[3]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|clk20u_cnt[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add1~27 ),
	.cin0(\inst|Add1~32 ),
	.cin1(\inst|Add1~32COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add1~37 ),
	.cout1(\inst|Add1~37COUT1_92 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|Add1~35 .cin0_used = "true";
// defparam \inst|Add1~35 .cin1_used = "true";
// defparam \inst|Add1~35 .cin_used = "true";
// defparam \inst|Add1~35 .lut_mask = "3c3f";
// defparam \inst|Add1~35 .operation_mode = "arithmetic";
// defparam \inst|Add1~35 .output_mode = "comb_only";
// defparam \inst|Add1~35 .register_cascade_mode = "off";
// defparam \inst|Add1~35 .sum_lutc_input = "cin";
// defparam \inst|Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N7
maxii_lcell \inst|clk20u_cnt[3] (
// Equation(s):
// \inst|clk20u_cnt[3]~regout  = DFFEAS((\inst|Add1~35_combout  & (!\inst|LessThan0~3_combout  & (\inst|LessThan1~4_combout  & !\inst|Equal0~0 ))), GLOBAL(\CLK~combout ), VCC, , \inst|clk20u_cnt~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|Add1~35_combout ),
	.datab(\inst|LessThan0~3_combout ),
	.datac(\inst|LessThan1~4_combout ),
	.datad(\inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|clk20u_cnt~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|clk20u_cnt[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|clk20u_cnt[3] .lut_mask = "0020";
// defparam \inst|clk20u_cnt[3] .operation_mode = "normal";
// defparam \inst|clk20u_cnt[3] .output_mode = "reg_only";
// defparam \inst|clk20u_cnt[3] .register_cascade_mode = "off";
// defparam \inst|clk20u_cnt[3] .sum_lutc_input = "datac";
// defparam \inst|clk20u_cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \inst|Add1~40 (
// Equation(s):
// \inst|Add1~40_combout  = (\inst|clk20u_cnt[4]~regout  $ ((!(!\inst|Add1~27  & \inst|Add1~37 ) # (\inst|Add1~27  & \inst|Add1~37COUT1_92 ))))
// \inst|Add1~42  = CARRY(((\inst|clk20u_cnt[4]~regout  & !\inst|Add1~37 )))
// \inst|Add1~42COUT1_94  = CARRY(((\inst|clk20u_cnt[4]~regout  & !\inst|Add1~37COUT1_92 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|clk20u_cnt[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add1~27 ),
	.cin0(\inst|Add1~37 ),
	.cin1(\inst|Add1~37COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add1~40_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add1~42 ),
	.cout1(\inst|Add1~42COUT1_94 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|Add1~40 .cin0_used = "true";
// defparam \inst|Add1~40 .cin1_used = "true";
// defparam \inst|Add1~40 .cin_used = "true";
// defparam \inst|Add1~40 .lut_mask = "c30c";
// defparam \inst|Add1~40 .operation_mode = "arithmetic";
// defparam \inst|Add1~40 .output_mode = "comb_only";
// defparam \inst|Add1~40 .register_cascade_mode = "off";
// defparam \inst|Add1~40 .sum_lutc_input = "cin";
// defparam \inst|Add1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N8
maxii_lcell \inst|clk20u_cnt[4] (
// Equation(s):
// \inst|clk20u_cnt[4]~regout  = DFFEAS((\inst|Add1~40_combout  & (!\inst|LessThan0~3_combout  & (\inst|LessThan1~4_combout  & !\inst|Equal0~0 ))), GLOBAL(\CLK~combout ), VCC, , \inst|clk20u_cnt~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|Add1~40_combout ),
	.datab(\inst|LessThan0~3_combout ),
	.datac(\inst|LessThan1~4_combout ),
	.datad(\inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|clk20u_cnt~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|clk20u_cnt[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|clk20u_cnt[4] .lut_mask = "0020";
// defparam \inst|clk20u_cnt[4] .operation_mode = "normal";
// defparam \inst|clk20u_cnt[4] .output_mode = "reg_only";
// defparam \inst|clk20u_cnt[4] .register_cascade_mode = "off";
// defparam \inst|clk20u_cnt[4] .sum_lutc_input = "datac";
// defparam \inst|clk20u_cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \inst|Add1~45 (
// Equation(s):
// \inst|Add1~45_combout  = (\inst|clk20u_cnt[5]~regout  $ (((!\inst|Add1~27  & \inst|Add1~42 ) # (\inst|Add1~27  & \inst|Add1~42COUT1_94 ))))
// \inst|Add1~47  = CARRY(((!\inst|Add1~42 ) # (!\inst|clk20u_cnt[5]~regout )))
// \inst|Add1~47COUT1_96  = CARRY(((!\inst|Add1~42COUT1_94 ) # (!\inst|clk20u_cnt[5]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|clk20u_cnt[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add1~27 ),
	.cin0(\inst|Add1~42 ),
	.cin1(\inst|Add1~42COUT1_94 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add1~45_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add1~47 ),
	.cout1(\inst|Add1~47COUT1_96 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|Add1~45 .cin0_used = "true";
// defparam \inst|Add1~45 .cin1_used = "true";
// defparam \inst|Add1~45 .cin_used = "true";
// defparam \inst|Add1~45 .lut_mask = "3c3f";
// defparam \inst|Add1~45 .operation_mode = "arithmetic";
// defparam \inst|Add1~45 .output_mode = "comb_only";
// defparam \inst|Add1~45 .register_cascade_mode = "off";
// defparam \inst|Add1~45 .sum_lutc_input = "cin";
// defparam \inst|Add1~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxii_lcell \inst|clk20u_cnt[5] (
// Equation(s):
// \inst|clk20u_cnt[5]~regout  = DFFEAS((\inst|Add1~45_combout  & (!\inst|LessThan0~3_combout  & (\inst|LessThan1~4_combout  & !\inst|Equal0~0 ))), GLOBAL(\CLK~combout ), VCC, , \inst|clk20u_cnt~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|Add1~45_combout ),
	.datab(\inst|LessThan0~3_combout ),
	.datac(\inst|LessThan1~4_combout ),
	.datad(\inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|clk20u_cnt~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|clk20u_cnt[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|clk20u_cnt[5] .lut_mask = "0020";
// defparam \inst|clk20u_cnt[5] .operation_mode = "normal";
// defparam \inst|clk20u_cnt[5] .output_mode = "reg_only";
// defparam \inst|clk20u_cnt[5] .register_cascade_mode = "off";
// defparam \inst|clk20u_cnt[5] .sum_lutc_input = "datac";
// defparam \inst|clk20u_cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \inst|Add1~50 (
// Equation(s):
// \inst|Add1~50_combout  = \inst|clk20u_cnt[6]~regout  $ ((((!(!\inst|Add1~27  & \inst|Add1~47 ) # (\inst|Add1~27  & \inst|Add1~47COUT1_96 )))))
// \inst|Add1~52  = CARRY((\inst|clk20u_cnt[6]~regout  & ((!\inst|Add1~47COUT1_96 ))))

	.clk(gnd),
	.dataa(\inst|clk20u_cnt[6]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add1~27 ),
	.cin0(\inst|Add1~47 ),
	.cin1(\inst|Add1~47COUT1_96 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add1~50_combout ),
	.regout(),
	.cout(\inst|Add1~52 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \inst|Add1~50 .cin0_used = "true";
// defparam \inst|Add1~50 .cin1_used = "true";
// defparam \inst|Add1~50 .cin_used = "true";
// defparam \inst|Add1~50 .lut_mask = "a50a";
// defparam \inst|Add1~50 .operation_mode = "arithmetic";
// defparam \inst|Add1~50 .output_mode = "comb_only";
// defparam \inst|Add1~50 .register_cascade_mode = "off";
// defparam \inst|Add1~50 .sum_lutc_input = "cin";
// defparam \inst|Add1~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N2
maxii_lcell \inst|clk20u_cnt[6] (
// Equation(s):
// \inst|clk20u_cnt[6]~regout  = DFFEAS((\inst|LessThan1~4_combout  & (!\inst|LessThan0~3_combout  & (\inst|Add1~50_combout  & !\inst|Equal0~0 ))), GLOBAL(\CLK~combout ), VCC, , \inst|clk20u_cnt~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|LessThan1~4_combout ),
	.datab(\inst|LessThan0~3_combout ),
	.datac(\inst|Add1~50_combout ),
	.datad(\inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|clk20u_cnt~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|clk20u_cnt[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|clk20u_cnt[6] .lut_mask = "0020";
// defparam \inst|clk20u_cnt[6] .operation_mode = "normal";
// defparam \inst|clk20u_cnt[6] .output_mode = "reg_only";
// defparam \inst|clk20u_cnt[6] .register_cascade_mode = "off";
// defparam \inst|clk20u_cnt[6] .sum_lutc_input = "datac";
// defparam \inst|clk20u_cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \inst|Add1~55 (
// Equation(s):
// \inst|Add1~55_combout  = (\inst|clk20u_cnt[7]~regout  $ ((\inst|Add1~52 )))
// \inst|Add1~57  = CARRY(((!\inst|Add1~52 ) # (!\inst|clk20u_cnt[7]~regout )))
// \inst|Add1~57COUT1_98  = CARRY(((!\inst|Add1~52 ) # (!\inst|clk20u_cnt[7]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|clk20u_cnt[7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add1~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add1~55_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add1~57 ),
	.cout1(\inst|Add1~57COUT1_98 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|Add1~55 .cin_used = "true";
// defparam \inst|Add1~55 .lut_mask = "3c3f";
// defparam \inst|Add1~55 .operation_mode = "arithmetic";
// defparam \inst|Add1~55 .output_mode = "comb_only";
// defparam \inst|Add1~55 .register_cascade_mode = "off";
// defparam \inst|Add1~55 .sum_lutc_input = "cin";
// defparam \inst|Add1~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N0
maxii_lcell \inst|clk20u_cnt[7] (
// Equation(s):
// \inst|clk20u_cnt[7]~regout  = DFFEAS((\inst|Add1~55_combout  & (!\inst|LessThan0~3_combout  & (\inst|LessThan1~4_combout  & !\inst|Equal0~0 ))), GLOBAL(\CLK~combout ), VCC, , \inst|clk20u_cnt~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|Add1~55_combout ),
	.datab(\inst|LessThan0~3_combout ),
	.datac(\inst|LessThan1~4_combout ),
	.datad(\inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|clk20u_cnt~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|clk20u_cnt[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|clk20u_cnt[7] .lut_mask = "0020";
// defparam \inst|clk20u_cnt[7] .operation_mode = "normal";
// defparam \inst|clk20u_cnt[7] .output_mode = "reg_only";
// defparam \inst|clk20u_cnt[7] .register_cascade_mode = "off";
// defparam \inst|clk20u_cnt[7] .sum_lutc_input = "datac";
// defparam \inst|clk20u_cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \inst|Add1~60 (
// Equation(s):
// \inst|Add1~60_combout  = (\inst|clk20u_cnt[8]~regout  $ ((!(!\inst|Add1~52  & \inst|Add1~57 ) # (\inst|Add1~52  & \inst|Add1~57COUT1_98 ))))
// \inst|Add1~62  = CARRY(((\inst|clk20u_cnt[8]~regout  & !\inst|Add1~57 )))
// \inst|Add1~62COUT1_100  = CARRY(((\inst|clk20u_cnt[8]~regout  & !\inst|Add1~57COUT1_98 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|clk20u_cnt[8]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add1~52 ),
	.cin0(\inst|Add1~57 ),
	.cin1(\inst|Add1~57COUT1_98 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add1~60_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add1~62 ),
	.cout1(\inst|Add1~62COUT1_100 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|Add1~60 .cin0_used = "true";
// defparam \inst|Add1~60 .cin1_used = "true";
// defparam \inst|Add1~60 .cin_used = "true";
// defparam \inst|Add1~60 .lut_mask = "c30c";
// defparam \inst|Add1~60 .operation_mode = "arithmetic";
// defparam \inst|Add1~60 .output_mode = "comb_only";
// defparam \inst|Add1~60 .register_cascade_mode = "off";
// defparam \inst|Add1~60 .sum_lutc_input = "cin";
// defparam \inst|Add1~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N8
maxii_lcell \inst|clk20u_cnt[8] (
// Equation(s):
// \inst|clk20u_cnt[8]~regout  = DFFEAS((\inst|LessThan1~4_combout  & (!\inst|LessThan0~3_combout  & (\inst|Add1~60_combout  & !\inst|Equal0~0 ))), GLOBAL(\CLK~combout ), VCC, , \inst|clk20u_cnt~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|LessThan1~4_combout ),
	.datab(\inst|LessThan0~3_combout ),
	.datac(\inst|Add1~60_combout ),
	.datad(\inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|clk20u_cnt~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|clk20u_cnt[8]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|clk20u_cnt[8] .lut_mask = "0020";
// defparam \inst|clk20u_cnt[8] .operation_mode = "normal";
// defparam \inst|clk20u_cnt[8] .output_mode = "reg_only";
// defparam \inst|clk20u_cnt[8] .register_cascade_mode = "off";
// defparam \inst|clk20u_cnt[8] .sum_lutc_input = "datac";
// defparam \inst|clk20u_cnt[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \inst|Add1~65 (
// Equation(s):
// \inst|Add1~65_combout  = (\inst|clk20u_cnt[9]~regout  $ (((!\inst|Add1~52  & \inst|Add1~62 ) # (\inst|Add1~52  & \inst|Add1~62COUT1_100 ))))
// \inst|Add1~67  = CARRY(((!\inst|Add1~62 ) # (!\inst|clk20u_cnt[9]~regout )))
// \inst|Add1~67COUT1_102  = CARRY(((!\inst|Add1~62COUT1_100 ) # (!\inst|clk20u_cnt[9]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|clk20u_cnt[9]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add1~52 ),
	.cin0(\inst|Add1~62 ),
	.cin1(\inst|Add1~62COUT1_100 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add1~65_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add1~67 ),
	.cout1(\inst|Add1~67COUT1_102 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|Add1~65 .cin0_used = "true";
// defparam \inst|Add1~65 .cin1_used = "true";
// defparam \inst|Add1~65 .cin_used = "true";
// defparam \inst|Add1~65 .lut_mask = "3c3f";
// defparam \inst|Add1~65 .operation_mode = "arithmetic";
// defparam \inst|Add1~65 .output_mode = "comb_only";
// defparam \inst|Add1~65 .register_cascade_mode = "off";
// defparam \inst|Add1~65 .sum_lutc_input = "cin";
// defparam \inst|Add1~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N6
maxii_lcell \inst|clk20u_cnt[9] (
// Equation(s):
// \inst|clk20u_cnt[9]~regout  = DFFEAS((\inst|Add1~65_combout  & (!\inst|LessThan0~3_combout  & (\inst|LessThan1~4_combout  & !\inst|Equal0~0 ))), GLOBAL(\CLK~combout ), VCC, , \inst|clk20u_cnt~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|Add1~65_combout ),
	.datab(\inst|LessThan0~3_combout ),
	.datac(\inst|LessThan1~4_combout ),
	.datad(\inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|clk20u_cnt~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|clk20u_cnt[9]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|clk20u_cnt[9] .lut_mask = "0020";
// defparam \inst|clk20u_cnt[9] .operation_mode = "normal";
// defparam \inst|clk20u_cnt[9] .output_mode = "reg_only";
// defparam \inst|clk20u_cnt[9] .register_cascade_mode = "off";
// defparam \inst|clk20u_cnt[9] .sum_lutc_input = "datac";
// defparam \inst|clk20u_cnt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \inst|Add1~70 (
// Equation(s):
// \inst|Add1~70_combout  = (\inst|clk20u_cnt[10]~regout  $ ((!(!\inst|Add1~52  & \inst|Add1~67 ) # (\inst|Add1~52  & \inst|Add1~67COUT1_102 ))))
// \inst|Add1~72  = CARRY(((\inst|clk20u_cnt[10]~regout  & !\inst|Add1~67 )))
// \inst|Add1~72COUT1_104  = CARRY(((\inst|clk20u_cnt[10]~regout  & !\inst|Add1~67COUT1_102 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|clk20u_cnt[10]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add1~52 ),
	.cin0(\inst|Add1~67 ),
	.cin1(\inst|Add1~67COUT1_102 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add1~70_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add1~72 ),
	.cout1(\inst|Add1~72COUT1_104 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|Add1~70 .cin0_used = "true";
// defparam \inst|Add1~70 .cin1_used = "true";
// defparam \inst|Add1~70 .cin_used = "true";
// defparam \inst|Add1~70 .lut_mask = "c30c";
// defparam \inst|Add1~70 .operation_mode = "arithmetic";
// defparam \inst|Add1~70 .output_mode = "comb_only";
// defparam \inst|Add1~70 .register_cascade_mode = "off";
// defparam \inst|Add1~70 .sum_lutc_input = "cin";
// defparam \inst|Add1~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N2
maxii_lcell \inst|clk20u_cnt[10] (
// Equation(s):
// \inst|clk20u_cnt[10]~regout  = DFFEAS((\inst|LessThan1~4_combout  & (!\inst|LessThan0~3_combout  & (\inst|Add1~70_combout  & !\inst|Equal0~0 ))), GLOBAL(\CLK~combout ), VCC, , \inst|clk20u_cnt~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|LessThan1~4_combout ),
	.datab(\inst|LessThan0~3_combout ),
	.datac(\inst|Add1~70_combout ),
	.datad(\inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|clk20u_cnt~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|clk20u_cnt[10]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|clk20u_cnt[10] .lut_mask = "0020";
// defparam \inst|clk20u_cnt[10] .operation_mode = "normal";
// defparam \inst|clk20u_cnt[10] .output_mode = "reg_only";
// defparam \inst|clk20u_cnt[10] .register_cascade_mode = "off";
// defparam \inst|clk20u_cnt[10] .sum_lutc_input = "datac";
// defparam \inst|clk20u_cnt[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N1
maxii_lcell \inst|LessThan1~3 (
// Equation(s):
// \inst|LessThan1~3_combout  = (!\inst|clk20u_cnt[10]~regout  & (!\inst|clk20u_cnt[8]~regout  & (!\inst|clk20u_cnt[9]~regout  & !\inst|clk20u_cnt[7]~regout )))

	.clk(gnd),
	.dataa(\inst|clk20u_cnt[10]~regout ),
	.datab(\inst|clk20u_cnt[8]~regout ),
	.datac(\inst|clk20u_cnt[9]~regout ),
	.datad(\inst|clk20u_cnt[7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|LessThan1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|LessThan1~3 .lut_mask = "0001";
// defparam \inst|LessThan1~3 .operation_mode = "normal";
// defparam \inst|LessThan1~3 .output_mode = "comb_only";
// defparam \inst|LessThan1~3 .register_cascade_mode = "off";
// defparam \inst|LessThan1~3 .sum_lutc_input = "datac";
// defparam \inst|LessThan1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \inst|Add1~0 (
// Equation(s):
// \inst|Add1~0_combout  = (\inst|clk20u_cnt[11]~regout  $ (((!\inst|Add1~52  & \inst|Add1~72 ) # (\inst|Add1~52  & \inst|Add1~72COUT1_104 ))))
// \inst|Add1~2  = CARRY(((!\inst|Add1~72COUT1_104 ) # (!\inst|clk20u_cnt[11]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|clk20u_cnt[11]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add1~52 ),
	.cin0(\inst|Add1~72 ),
	.cin1(\inst|Add1~72COUT1_104 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add1~0_combout ),
	.regout(),
	.cout(\inst|Add1~2 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|Add1~0 .cin0_used = "true";
// defparam \inst|Add1~0 .cin1_used = "true";
// defparam \inst|Add1~0 .cin_used = "true";
// defparam \inst|Add1~0 .lut_mask = "3c3f";
// defparam \inst|Add1~0 .operation_mode = "arithmetic";
// defparam \inst|Add1~0 .output_mode = "comb_only";
// defparam \inst|Add1~0 .register_cascade_mode = "off";
// defparam \inst|Add1~0 .sum_lutc_input = "cin";
// defparam \inst|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N3
maxii_lcell \inst|clk20u_cnt[11] (
// Equation(s):
// \inst|clk20u_cnt[11]~regout  = DFFEAS((\inst|LessThan1~4_combout  & (!\inst|LessThan0~3_combout  & (!\inst|Equal0~0  & \inst|Add1~0_combout ))), GLOBAL(\CLK~combout ), VCC, , \inst|clk20u_cnt~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|LessThan1~4_combout ),
	.datab(\inst|LessThan0~3_combout ),
	.datac(\inst|Equal0~0 ),
	.datad(\inst|Add1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|clk20u_cnt~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|clk20u_cnt[11]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|clk20u_cnt[11] .lut_mask = "0200";
// defparam \inst|clk20u_cnt[11] .operation_mode = "normal";
// defparam \inst|clk20u_cnt[11] .output_mode = "reg_only";
// defparam \inst|clk20u_cnt[11] .register_cascade_mode = "off";
// defparam \inst|clk20u_cnt[11] .sum_lutc_input = "datac";
// defparam \inst|clk20u_cnt[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \inst|Add1~5 (
// Equation(s):
// \inst|Add1~5_combout  = \inst|clk20u_cnt[12]~regout  $ ((((!\inst|Add1~2 ))))
// \inst|Add1~7  = CARRY((\inst|clk20u_cnt[12]~regout  & ((!\inst|Add1~2 ))))
// \inst|Add1~7COUT1_106  = CARRY((\inst|clk20u_cnt[12]~regout  & ((!\inst|Add1~2 ))))

	.clk(gnd),
	.dataa(\inst|clk20u_cnt[12]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add1~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add1~7 ),
	.cout1(\inst|Add1~7COUT1_106 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \inst|Add1~5 .cin_used = "true";
// defparam \inst|Add1~5 .lut_mask = "a50a";
// defparam \inst|Add1~5 .operation_mode = "arithmetic";
// defparam \inst|Add1~5 .output_mode = "comb_only";
// defparam \inst|Add1~5 .register_cascade_mode = "off";
// defparam \inst|Add1~5 .sum_lutc_input = "cin";
// defparam \inst|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N6
maxii_lcell \inst|clk20u_cnt[12] (
// Equation(s):
// \inst|clk20u_cnt[12]~regout  = DFFEAS((\inst|LessThan1~4_combout  & (!\inst|LessThan0~3_combout  & (!\inst|Equal0~0  & \inst|Add1~5_combout ))), GLOBAL(\CLK~combout ), VCC, , \inst|clk20u_cnt~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|LessThan1~4_combout ),
	.datab(\inst|LessThan0~3_combout ),
	.datac(\inst|Equal0~0 ),
	.datad(\inst|Add1~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|clk20u_cnt~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|clk20u_cnt[12]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|clk20u_cnt[12] .lut_mask = "0200";
// defparam \inst|clk20u_cnt[12] .operation_mode = "normal";
// defparam \inst|clk20u_cnt[12] .output_mode = "reg_only";
// defparam \inst|clk20u_cnt[12] .register_cascade_mode = "off";
// defparam \inst|clk20u_cnt[12] .sum_lutc_input = "datac";
// defparam \inst|clk20u_cnt[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \inst|Add1~10 (
// Equation(s):
// \inst|Add1~10_combout  = \inst|clk20u_cnt[13]~regout  $ (((((!\inst|Add1~2  & \inst|Add1~7 ) # (\inst|Add1~2  & \inst|Add1~7COUT1_106 )))))
// \inst|Add1~12  = CARRY(((!\inst|Add1~7 )) # (!\inst|clk20u_cnt[13]~regout ))
// \inst|Add1~12COUT1_108  = CARRY(((!\inst|Add1~7COUT1_106 )) # (!\inst|clk20u_cnt[13]~regout ))

	.clk(gnd),
	.dataa(\inst|clk20u_cnt[13]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add1~2 ),
	.cin0(\inst|Add1~7 ),
	.cin1(\inst|Add1~7COUT1_106 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add1~12 ),
	.cout1(\inst|Add1~12COUT1_108 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \inst|Add1~10 .cin0_used = "true";
// defparam \inst|Add1~10 .cin1_used = "true";
// defparam \inst|Add1~10 .cin_used = "true";
// defparam \inst|Add1~10 .lut_mask = "5a5f";
// defparam \inst|Add1~10 .operation_mode = "arithmetic";
// defparam \inst|Add1~10 .output_mode = "comb_only";
// defparam \inst|Add1~10 .register_cascade_mode = "off";
// defparam \inst|Add1~10 .sum_lutc_input = "cin";
// defparam \inst|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxii_lcell \inst|clk20u_cnt[13] (
// Equation(s):
// \inst|clk20u_cnt[13]~regout  = DFFEAS((\inst|LessThan1~4_combout  & (!\inst|LessThan0~3_combout  & (!\inst|Equal0~0  & \inst|Add1~10_combout ))), GLOBAL(\CLK~combout ), VCC, , \inst|clk20u_cnt~1_combout , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|LessThan1~4_combout ),
	.datab(\inst|LessThan0~3_combout ),
	.datac(\inst|Equal0~0 ),
	.datad(\inst|Add1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|clk20u_cnt~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|clk20u_cnt[13]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|clk20u_cnt[13] .lut_mask = "0200";
// defparam \inst|clk20u_cnt[13] .operation_mode = "normal";
// defparam \inst|clk20u_cnt[13] .output_mode = "reg_only";
// defparam \inst|clk20u_cnt[13] .register_cascade_mode = "off";
// defparam \inst|clk20u_cnt[13] .sum_lutc_input = "datac";
// defparam \inst|clk20u_cnt[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \inst|Add1~15 (
// Equation(s):
// \inst|Add1~15_combout  = (((!\inst|Add1~2  & \inst|Add1~12 ) # (\inst|Add1~2  & \inst|Add1~12COUT1_108 ) $ (!\inst|clk20u_cnt[14]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|clk20u_cnt[14]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add1~2 ),
	.cin0(\inst|Add1~12 ),
	.cin1(\inst|Add1~12COUT1_108 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\inst|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000011000));
// synopsys translate_off
// defparam \inst|Add1~15 .cin0_used = "true";
// defparam \inst|Add1~15 .cin1_used = "true";
// defparam \inst|Add1~15 .cin_used = "true";
// defparam \inst|Add1~15 .lut_mask = "f00f";
// defparam \inst|Add1~15 .operation_mode = "normal";
// defparam \inst|Add1~15 .output_mode = "comb_only";
// defparam \inst|Add1~15 .register_cascade_mode = "off";
// defparam \inst|Add1~15 .sum_lutc_input = "cin";
// defparam \inst|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \inst|clk20u_cnt[14]~4 (
// Equation(s):
// \inst|clk20u_cnt[14]~4_combout  = (\inst|LessThan3~2_combout  & ((\inst|clk20u_cnt[14]~regout ) # ((\inst|LessThan1~4_combout  & \inst|Add1~15_combout )))) # (!\inst|LessThan3~2_combout  & (\inst|LessThan1~4_combout  & (\inst|Add1~15_combout )))

	.clk(gnd),
	.dataa(\inst|LessThan3~2_combout ),
	.datab(\inst|LessThan1~4_combout ),
	.datac(\inst|Add1~15_combout ),
	.datad(\inst|clk20u_cnt[14]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|clk20u_cnt[14]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|clk20u_cnt[14]~4 .lut_mask = "eac0";
// defparam \inst|clk20u_cnt[14]~4 .operation_mode = "normal";
// defparam \inst|clk20u_cnt[14]~4 .output_mode = "comb_only";
// defparam \inst|clk20u_cnt[14]~4 .register_cascade_mode = "off";
// defparam \inst|clk20u_cnt[14]~4 .sum_lutc_input = "datac";
// defparam \inst|clk20u_cnt[14]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \inst|clk20u_cnt[14] (
// Equation(s):
// \inst|clk20u_cnt[14]~regout  = DFFEAS((!\inst|Equal0~0  & ((\inst|LessThan0~3_combout  & ((\inst|clk20u_cnt[14]~regout ))) # (!\inst|LessThan0~3_combout  & (\inst|clk20u_cnt[14]~4_combout )))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|clk20u_cnt[14]~4_combout ),
	.datab(\inst|clk20u_cnt[14]~regout ),
	.datac(\inst|LessThan0~3_combout ),
	.datad(\inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|clk20u_cnt[14]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|clk20u_cnt[14] .lut_mask = "00ca";
// defparam \inst|clk20u_cnt[14] .operation_mode = "normal";
// defparam \inst|clk20u_cnt[14] .output_mode = "reg_only";
// defparam \inst|clk20u_cnt[14] .register_cascade_mode = "off";
// defparam \inst|clk20u_cnt[14] .sum_lutc_input = "datac";
// defparam \inst|clk20u_cnt[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N0
maxii_lcell \inst|LessThan1~0 (
// Equation(s):
// \inst|LessThan1~0_combout  = (!\inst|clk20u_cnt[11]~regout  & (!\inst|clk20u_cnt[12]~regout  & (!\inst|clk20u_cnt[13]~regout  & !\inst|clk20u_cnt[14]~regout )))

	.clk(gnd),
	.dataa(\inst|clk20u_cnt[11]~regout ),
	.datab(\inst|clk20u_cnt[12]~regout ),
	.datac(\inst|clk20u_cnt[13]~regout ),
	.datad(\inst|clk20u_cnt[14]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|LessThan1~0 .lut_mask = "0001";
// defparam \inst|LessThan1~0 .operation_mode = "normal";
// defparam \inst|LessThan1~0 .output_mode = "comb_only";
// defparam \inst|LessThan1~0 .register_cascade_mode = "off";
// defparam \inst|LessThan1~0 .sum_lutc_input = "datac";
// defparam \inst|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N4
maxii_lcell \inst|LessThan1~1 (
// Equation(s):
// \inst|LessThan1~1_combout  = (!\inst|clk20u_cnt[3]~regout  & (!\inst|clk20u_cnt[2]~regout  & ((!\inst|clk20u_cnt[1]~regout ) # (!\inst|clk20u_cnt[0]~regout ))))

	.clk(gnd),
	.dataa(\inst|clk20u_cnt[0]~regout ),
	.datab(\inst|clk20u_cnt[3]~regout ),
	.datac(\inst|clk20u_cnt[2]~regout ),
	.datad(\inst|clk20u_cnt[1]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|LessThan1~1 .lut_mask = "0103";
// defparam \inst|LessThan1~1 .operation_mode = "normal";
// defparam \inst|LessThan1~1 .output_mode = "comb_only";
// defparam \inst|LessThan1~1 .register_cascade_mode = "off";
// defparam \inst|LessThan1~1 .sum_lutc_input = "datac";
// defparam \inst|LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N5
maxii_lcell \inst|LessThan1~2 (
// Equation(s):
// \inst|LessThan1~2_combout  = (((!\inst|clk20u_cnt[4]~regout  & \inst|LessThan1~1_combout )) # (!\inst|clk20u_cnt[5]~regout )) # (!\inst|clk20u_cnt[6]~regout )

	.clk(gnd),
	.dataa(\inst|clk20u_cnt[4]~regout ),
	.datab(\inst|clk20u_cnt[6]~regout ),
	.datac(\inst|LessThan1~1_combout ),
	.datad(\inst|clk20u_cnt[5]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|LessThan1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|LessThan1~2 .lut_mask = "73ff";
// defparam \inst|LessThan1~2 .operation_mode = "normal";
// defparam \inst|LessThan1~2 .output_mode = "comb_only";
// defparam \inst|LessThan1~2 .register_cascade_mode = "off";
// defparam \inst|LessThan1~2 .sum_lutc_input = "datac";
// defparam \inst|LessThan1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N6
maxii_lcell \inst|LessThan1~4 (
// Equation(s):
// \inst|LessThan1~4_combout  = ((\inst|LessThan1~3_combout  & (\inst|LessThan1~0_combout  & \inst|LessThan1~2_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|LessThan1~3_combout ),
	.datac(\inst|LessThan1~0_combout ),
	.datad(\inst|LessThan1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|LessThan1~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001110));
// synopsys translate_off
// defparam \inst|LessThan1~4 .lut_mask = "c000";
// defparam \inst|LessThan1~4 .operation_mode = "normal";
// defparam \inst|LessThan1~4 .output_mode = "comb_only";
// defparam \inst|LessThan1~4 .register_cascade_mode = "off";
// defparam \inst|LessThan1~4 .sum_lutc_input = "datac";
// defparam \inst|LessThan1~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxii_lcell \inst|clk20u (
// Equation(s):
// \inst|clk20u~regout  = DFFEAS((!\inst|Equal0~0  & (\inst|clk20u~regout  $ (((\inst|LessThan1~4_combout  & !\inst|LessThan0~3_combout ))))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|clk20u~regout ),
	.datab(\inst|LessThan1~4_combout ),
	.datac(\inst|Equal0~0 ),
	.datad(\inst|LessThan0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|clk20u~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|clk20u .lut_mask = "0a06";
// defparam \inst|clk20u .operation_mode = "normal";
// defparam \inst|clk20u .output_mode = "reg_only";
// defparam \inst|clk20u .register_cascade_mode = "off";
// defparam \inst|clk20u .sum_lutc_input = "datac";
// defparam \inst|clk20u .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N5
maxii_lcell \inst|acc~4 (
// Equation(s):
// \inst|acc~4_combout  = (!\inst|clk20u~regout  & (((\inst|LessThan1~4_combout  & !\inst|LessThan0~3_combout ))))

	.clk(gnd),
	.dataa(\inst|clk20u~regout ),
	.datab(vcc),
	.datac(\inst|LessThan1~4_combout ),
	.datad(\inst|LessThan0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|acc~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \inst|acc~4 .lut_mask = "0050";
// defparam \inst|acc~4 .operation_mode = "normal";
// defparam \inst|acc~4 .output_mode = "comb_only";
// defparam \inst|acc~4 .register_cascade_mode = "off";
// defparam \inst|acc~4 .sum_lutc_input = "datac";
// defparam \inst|acc~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N0
maxii_lcell \inst|acc~2 (
// Equation(s):
// \inst|acc~2_combout  = (\inst|LessThan1~4_combout  & (!\inst|LessThan0~3_combout  & (!\inst|Equal0~0  & !\inst|clk20u~regout )))

	.clk(gnd),
	.dataa(\inst|LessThan1~4_combout ),
	.datab(\inst|LessThan0~3_combout ),
	.datac(\inst|Equal0~0 ),
	.datad(\inst|clk20u~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|acc~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|acc~2 .lut_mask = "0002";
// defparam \inst|acc~2 .operation_mode = "normal";
// defparam \inst|acc~2 .output_mode = "comb_only";
// defparam \inst|acc~2 .register_cascade_mode = "off";
// defparam \inst|acc~2 .sum_lutc_input = "datac";
// defparam \inst|acc~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N4
maxii_lcell \inst|acc~8 (
// Equation(s):
// \inst|acc~8_combout  = (!\inst|Equal0~0  & (((\inst|LessThan0~3_combout ) # (\inst|clk20u~regout )) # (!\inst|LessThan1~4_combout )))

	.clk(gnd),
	.dataa(\inst|LessThan1~4_combout ),
	.datab(\inst|LessThan0~3_combout ),
	.datac(\inst|Equal0~0 ),
	.datad(\inst|clk20u~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|acc~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|acc~8 .lut_mask = "0f0d";
// defparam \inst|acc~8 .operation_mode = "normal";
// defparam \inst|acc~8 .output_mode = "comb_only";
// defparam \inst|acc~8 .register_cascade_mode = "off";
// defparam \inst|acc~8 .sum_lutc_input = "datac";
// defparam \inst|acc~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N1
maxii_lcell \inst|Add3~10 (
// Equation(s):
// \inst|Add3~10_combout  = (!\inst|Add2~10_combout )
// \inst|Add3~12  = CARRY((\inst|Add2~10_combout ))
// \inst|Add3~12COUT1_42  = CARRY((\inst|Add2~10_combout ))

	.clk(gnd),
	.dataa(\inst|Add2~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\inst|Add3~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add3~12 ),
	.cout1(\inst|Add3~12COUT1_42 ),
	.pathsel(11'b00010000001));
// synopsys translate_off
// defparam \inst|Add3~10 .lut_mask = "55aa";
// defparam \inst|Add3~10 .operation_mode = "arithmetic";
// defparam \inst|Add3~10 .output_mode = "comb_only";
// defparam \inst|Add3~10 .register_cascade_mode = "off";
// defparam \inst|Add3~10 .sum_lutc_input = "datac";
// defparam \inst|Add3~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N4
maxii_lcell \inst|acc~9 (
// Equation(s):
// \inst|acc~9_combout  = (\inst|LessThan2~2_combout  & (((\inst|Add3~10_combout )))) # (!\inst|LessThan2~2_combout  & ((\inst|LessThan2~1_combout  & ((\inst|Add3~10_combout ))) # (!\inst|LessThan2~1_combout  & (\inst|Add2~10_combout ))))

	.clk(gnd),
	.dataa(\inst|Add2~10_combout ),
	.datab(\inst|LessThan2~2_combout ),
	.datac(\inst|Add3~10_combout ),
	.datad(\inst|LessThan2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|acc~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|acc~9 .lut_mask = "f0e2";
// defparam \inst|acc~9 .operation_mode = "normal";
// defparam \inst|acc~9 .output_mode = "comb_only";
// defparam \inst|acc~9 .register_cascade_mode = "off";
// defparam \inst|acc~9 .sum_lutc_input = "datac";
// defparam \inst|acc~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N5
maxii_lcell \inst|acc[1] (
// Equation(s):
// \inst|acc[1]~regout  = DFFEAS((\inst|acc[1]~regout  & ((\inst|acc~8_combout ) # ((\inst|acc~2_combout  & \inst|acc~9_combout )))) # (!\inst|acc[1]~regout  & (\inst|acc~2_combout  & ((\inst|acc~9_combout )))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|acc[1]~regout ),
	.datab(\inst|acc~2_combout ),
	.datac(\inst|acc~8_combout ),
	.datad(\inst|acc~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|acc[1]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|acc[1] .lut_mask = "eca0";
// defparam \inst|acc[1] .operation_mode = "normal";
// defparam \inst|acc[1] .output_mode = "reg_only";
// defparam \inst|acc[1] .register_cascade_mode = "off";
// defparam \inst|acc[1] .sum_lutc_input = "datac";
// defparam \inst|acc[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N0
maxii_lcell \inst|Add2~35 (
// Equation(s):
// \inst|Add2~35_combout  = \inst|acc[0]~regout  $ ((\inst|Ntemp[0]~regout ))
// \inst|Add2~37  = CARRY((\inst|acc[0]~regout  & (\inst|Ntemp[0]~regout )))
// \inst|Add2~37COUT1_48  = CARRY((\inst|acc[0]~regout  & (\inst|Ntemp[0]~regout )))

	.clk(gnd),
	.dataa(\inst|acc[0]~regout ),
	.datab(\inst|Ntemp[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010110),
	.combout(\inst|Add2~35_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add2~37 ),
	.cout1(\inst|Add2~37COUT1_48 ),
	.pathsel(11'b00110000011));
// synopsys translate_off
// defparam \inst|Add2~35 .lut_mask = "6688";
// defparam \inst|Add2~35 .operation_mode = "arithmetic";
// defparam \inst|Add2~35 .output_mode = "comb_only";
// defparam \inst|Add2~35 .register_cascade_mode = "off";
// defparam \inst|Add2~35 .sum_lutc_input = "datac";
// defparam \inst|Add2~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxii_lcell \inst|acc[0] (
// Equation(s):
// \inst|acc[0]~regout  = DFFEAS((\inst|acc[0]~regout  & ((\inst|acc~8_combout ) # ((\inst|Add2~35_combout  & \inst|acc~2_combout )))) # (!\inst|acc[0]~regout  & (\inst|Add2~35_combout  & (\inst|acc~2_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|acc[0]~regout ),
	.datab(\inst|Add2~35_combout ),
	.datac(\inst|acc~2_combout ),
	.datad(\inst|acc~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|acc[0]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|acc[0] .lut_mask = "eac0";
// defparam \inst|acc[0] .operation_mode = "normal";
// defparam \inst|acc[0] .output_mode = "reg_only";
// defparam \inst|acc[0] .register_cascade_mode = "off";
// defparam \inst|acc[0] .sum_lutc_input = "datac";
// defparam \inst|acc[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N1
maxii_lcell \inst|Add2~10 (
// Equation(s):
// \inst|Add2~10_combout  = \inst|Ntemp[1]~regout  $ (\inst|acc[1]~regout  $ ((\inst|Add2~37 )))
// \inst|Add2~12  = CARRY((\inst|Ntemp[1]~regout  & (!\inst|acc[1]~regout  & !\inst|Add2~37 )) # (!\inst|Ntemp[1]~regout  & ((!\inst|Add2~37 ) # (!\inst|acc[1]~regout ))))
// \inst|Add2~12COUT1_50  = CARRY((\inst|Ntemp[1]~regout  & (!\inst|acc[1]~regout  & !\inst|Add2~37COUT1_48 )) # (!\inst|Ntemp[1]~regout  & ((!\inst|Add2~37COUT1_48 ) # (!\inst|acc[1]~regout ))))

	.clk(gnd),
	.dataa(\inst|Ntemp[1]~regout ),
	.datab(\inst|acc[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|Add2~37 ),
	.cin1(\inst|Add2~37COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add2~12 ),
	.cout1(\inst|Add2~12COUT1_50 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \inst|Add2~10 .cin0_used = "true";
// defparam \inst|Add2~10 .cin1_used = "true";
// defparam \inst|Add2~10 .lut_mask = "9617";
// defparam \inst|Add2~10 .operation_mode = "arithmetic";
// defparam \inst|Add2~10 .output_mode = "comb_only";
// defparam \inst|Add2~10 .register_cascade_mode = "off";
// defparam \inst|Add2~10 .sum_lutc_input = "cin";
// defparam \inst|Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N2
maxii_lcell \inst|Add3~15 (
// Equation(s):
// \inst|Add3~15_combout  = (\inst|Add2~15_combout  $ ((!\inst|Add3~12 )))
// \inst|Add3~17  = CARRY(((!\inst|Add2~15_combout  & !\inst|Add3~12 )))
// \inst|Add3~17COUT1_44  = CARRY(((!\inst|Add2~15_combout  & !\inst|Add3~12COUT1_42 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|Add2~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|Add3~12 ),
	.cin1(\inst|Add3~12COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add3~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add3~17 ),
	.cout1(\inst|Add3~17COUT1_44 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|Add3~15 .cin0_used = "true";
// defparam \inst|Add3~15 .cin1_used = "true";
// defparam \inst|Add3~15 .lut_mask = "c303";
// defparam \inst|Add3~15 .operation_mode = "arithmetic";
// defparam \inst|Add3~15 .output_mode = "comb_only";
// defparam \inst|Add3~15 .register_cascade_mode = "off";
// defparam \inst|Add3~15 .sum_lutc_input = "cin";
// defparam \inst|Add3~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N8
maxii_lcell \inst|acc~11 (
// Equation(s):
// \inst|acc~11_combout  = (\inst|LessThan2~2_combout  & (((\inst|Add3~15_combout )))) # (!\inst|LessThan2~2_combout  & ((\inst|LessThan2~1_combout  & ((\inst|Add3~15_combout ))) # (!\inst|LessThan2~1_combout  & (\inst|Add2~15_combout ))))

	.clk(gnd),
	.dataa(\inst|Add2~15_combout ),
	.datab(\inst|Add3~15_combout ),
	.datac(\inst|LessThan2~2_combout ),
	.datad(\inst|LessThan2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|acc~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|acc~11 .lut_mask = "ccca";
// defparam \inst|acc~11 .operation_mode = "normal";
// defparam \inst|acc~11 .output_mode = "comb_only";
// defparam \inst|acc~11 .register_cascade_mode = "off";
// defparam \inst|acc~11 .sum_lutc_input = "datac";
// defparam \inst|acc~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N9
maxii_lcell \inst|acc[2] (
// Equation(s):
// \inst|acc[2]~regout  = DFFEAS((\inst|acc[2]~regout  & ((\inst|acc~8_combout ) # ((\inst|acc~2_combout  & \inst|acc~11_combout )))) # (!\inst|acc[2]~regout  & (\inst|acc~2_combout  & ((\inst|acc~11_combout )))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|acc[2]~regout ),
	.datab(\inst|acc~2_combout ),
	.datac(\inst|acc~8_combout ),
	.datad(\inst|acc~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|acc[2]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|acc[2] .lut_mask = "eca0";
// defparam \inst|acc[2] .operation_mode = "normal";
// defparam \inst|acc[2] .output_mode = "reg_only";
// defparam \inst|acc[2] .register_cascade_mode = "off";
// defparam \inst|acc[2] .sum_lutc_input = "datac";
// defparam \inst|acc[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N2
maxii_lcell \inst|Add2~15 (
// Equation(s):
// \inst|Add2~15_combout  = \inst|acc[2]~regout  $ (\inst|Ntemp[2]~regout  $ ((!\inst|Add2~12 )))
// \inst|Add2~17  = CARRY((\inst|acc[2]~regout  & ((\inst|Ntemp[2]~regout ) # (!\inst|Add2~12 ))) # (!\inst|acc[2]~regout  & (\inst|Ntemp[2]~regout  & !\inst|Add2~12 )))
// \inst|Add2~17COUT1_52  = CARRY((\inst|acc[2]~regout  & ((\inst|Ntemp[2]~regout ) # (!\inst|Add2~12COUT1_50 ))) # (!\inst|acc[2]~regout  & (\inst|Ntemp[2]~regout  & !\inst|Add2~12COUT1_50 )))

	.clk(gnd),
	.dataa(\inst|acc[2]~regout ),
	.datab(\inst|Ntemp[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|Add2~12 ),
	.cin1(\inst|Add2~12COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add2~17 ),
	.cout1(\inst|Add2~17COUT1_52 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \inst|Add2~15 .cin0_used = "true";
// defparam \inst|Add2~15 .cin1_used = "true";
// defparam \inst|Add2~15 .lut_mask = "698e";
// defparam \inst|Add2~15 .operation_mode = "arithmetic";
// defparam \inst|Add2~15 .output_mode = "comb_only";
// defparam \inst|Add2~15 .register_cascade_mode = "off";
// defparam \inst|Add2~15 .sum_lutc_input = "cin";
// defparam \inst|Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N3
maxii_lcell \inst|Add3~20 (
// Equation(s):
// \inst|Add3~20_combout  = (\inst|Add2~20_combout  $ ((\inst|Add3~17 )))
// \inst|Add3~22  = CARRY(((\inst|Add2~20_combout ) # (!\inst|Add3~17 )))
// \inst|Add3~22COUT1_46  = CARRY(((\inst|Add2~20_combout ) # (!\inst|Add3~17COUT1_44 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|Add2~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|Add3~17 ),
	.cin1(\inst|Add3~17COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add3~20_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add3~22 ),
	.cout1(\inst|Add3~22COUT1_46 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|Add3~20 .cin0_used = "true";
// defparam \inst|Add3~20 .cin1_used = "true";
// defparam \inst|Add3~20 .lut_mask = "3ccf";
// defparam \inst|Add3~20 .operation_mode = "arithmetic";
// defparam \inst|Add3~20 .output_mode = "comb_only";
// defparam \inst|Add3~20 .register_cascade_mode = "off";
// defparam \inst|Add3~20 .sum_lutc_input = "cin";
// defparam \inst|Add3~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxii_lcell \inst|acc~13 (
// Equation(s):
// \inst|acc~13_combout  = (\inst|LessThan2~2_combout  & (((\inst|Add3~20_combout )))) # (!\inst|LessThan2~2_combout  & ((\inst|LessThan2~1_combout  & ((\inst|Add3~20_combout ))) # (!\inst|LessThan2~1_combout  & (\inst|Add2~20_combout ))))

	.clk(gnd),
	.dataa(\inst|Add2~20_combout ),
	.datab(\inst|LessThan2~2_combout ),
	.datac(\inst|LessThan2~1_combout ),
	.datad(\inst|Add3~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|acc~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|acc~13 .lut_mask = "fe02";
// defparam \inst|acc~13 .operation_mode = "normal";
// defparam \inst|acc~13 .output_mode = "comb_only";
// defparam \inst|acc~13 .register_cascade_mode = "off";
// defparam \inst|acc~13 .sum_lutc_input = "datac";
// defparam \inst|acc~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N3
maxii_lcell \inst|acc[3] (
// Equation(s):
// \inst|acc[3]~regout  = DFFEAS((\inst|acc[3]~regout  & ((\inst|acc~8_combout ) # ((\inst|acc~2_combout  & \inst|acc~13_combout )))) # (!\inst|acc[3]~regout  & (\inst|acc~2_combout  & ((\inst|acc~13_combout )))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|acc[3]~regout ),
	.datab(\inst|acc~2_combout ),
	.datac(\inst|acc~8_combout ),
	.datad(\inst|acc~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|acc[3]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|acc[3] .lut_mask = "eca0";
// defparam \inst|acc[3] .operation_mode = "normal";
// defparam \inst|acc[3] .output_mode = "reg_only";
// defparam \inst|acc[3] .register_cascade_mode = "off";
// defparam \inst|acc[3] .sum_lutc_input = "datac";
// defparam \inst|acc[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N3
maxii_lcell \inst|Add2~20 (
// Equation(s):
// \inst|Add2~20_combout  = \inst|Ntemp[3]~regout  $ (\inst|acc[3]~regout  $ ((\inst|Add2~17 )))
// \inst|Add2~22  = CARRY((\inst|Ntemp[3]~regout  & (!\inst|acc[3]~regout  & !\inst|Add2~17 )) # (!\inst|Ntemp[3]~regout  & ((!\inst|Add2~17 ) # (!\inst|acc[3]~regout ))))
// \inst|Add2~22COUT1_54  = CARRY((\inst|Ntemp[3]~regout  & (!\inst|acc[3]~regout  & !\inst|Add2~17COUT1_52 )) # (!\inst|Ntemp[3]~regout  & ((!\inst|Add2~17COUT1_52 ) # (!\inst|acc[3]~regout ))))

	.clk(gnd),
	.dataa(\inst|Ntemp[3]~regout ),
	.datab(\inst|acc[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|Add2~17 ),
	.cin1(\inst|Add2~17COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add2~20_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add2~22 ),
	.cout1(\inst|Add2~22COUT1_54 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \inst|Add2~20 .cin0_used = "true";
// defparam \inst|Add2~20 .cin1_used = "true";
// defparam \inst|Add2~20 .lut_mask = "9617";
// defparam \inst|Add2~20 .operation_mode = "arithmetic";
// defparam \inst|Add2~20 .output_mode = "comb_only";
// defparam \inst|Add2~20 .register_cascade_mode = "off";
// defparam \inst|Add2~20 .sum_lutc_input = "cin";
// defparam \inst|Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N4
maxii_lcell \inst|Add3~5 (
// Equation(s):
// \inst|Add3~5_combout  = \inst|Add2~5_combout  $ ((((\inst|Add3~22 ))))
// \inst|Add3~7  = CARRY(((!\inst|Add3~22COUT1_46 )) # (!\inst|Add2~5_combout ))

	.clk(gnd),
	.dataa(\inst|Add2~5_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|Add3~22 ),
	.cin1(\inst|Add3~22COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add3~5_combout ),
	.regout(),
	.cout(\inst|Add3~7 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \inst|Add3~5 .cin0_used = "true";
// defparam \inst|Add3~5 .cin1_used = "true";
// defparam \inst|Add3~5 .lut_mask = "5a5f";
// defparam \inst|Add3~5 .operation_mode = "arithmetic";
// defparam \inst|Add3~5 .output_mode = "comb_only";
// defparam \inst|Add3~5 .register_cascade_mode = "off";
// defparam \inst|Add3~5 .sum_lutc_input = "cin";
// defparam \inst|Add3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N7
maxii_lcell \inst|LessThan2~3 (
// Equation(s):
// \inst|LessThan2~3_combout  = (\inst|Add2~5_combout  & ((\inst|Add2~15_combout ) # ((\inst|Add2~10_combout ) # (\inst|Add2~20_combout ))))

	.clk(gnd),
	.dataa(\inst|Add2~15_combout ),
	.datab(\inst|Add2~10_combout ),
	.datac(\inst|Add2~5_combout ),
	.datad(\inst|Add2~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|LessThan2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|LessThan2~3 .lut_mask = "f0e0";
// defparam \inst|LessThan2~3 .operation_mode = "normal";
// defparam \inst|LessThan2~3 .output_mode = "comb_only";
// defparam \inst|LessThan2~3 .register_cascade_mode = "off";
// defparam \inst|LessThan2~3 .sum_lutc_input = "datac";
// defparam \inst|LessThan2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N5
maxii_lcell \inst|Add3~0 (
// Equation(s):
// \inst|Add3~0_combout  = (\inst|Add2~0_combout  $ ((!\inst|Add3~7 )))
// \inst|Add3~2  = CARRY(((\inst|Add2~0_combout  & !\inst|Add3~7 )))
// \inst|Add3~2COUT1_48  = CARRY(((\inst|Add2~0_combout  & !\inst|Add3~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|Add2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add3~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add3~0_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add3~2 ),
	.cout1(\inst|Add3~2COUT1_48 ),
	.pathsel(11'b01100010010));
// synopsys translate_off
// defparam \inst|Add3~0 .cin_used = "true";
// defparam \inst|Add3~0 .lut_mask = "c30c";
// defparam \inst|Add3~0 .operation_mode = "arithmetic";
// defparam \inst|Add3~0 .output_mode = "comb_only";
// defparam \inst|Add3~0 .register_cascade_mode = "off";
// defparam \inst|Add3~0 .sum_lutc_input = "cin";
// defparam \inst|Add3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N0
maxii_lcell \inst|acc~3 (
// Equation(s):
// \inst|acc~3_combout  = (\inst|LessThan2~2_combout  & (((\inst|Add3~0_combout )))) # (!\inst|LessThan2~2_combout  & (\inst|Add2~0_combout  & ((\inst|Add3~0_combout ) # (!\inst|LessThan2~3_combout ))))

	.clk(gnd),
	.dataa(\inst|LessThan2~3_combout ),
	.datab(\inst|Add2~0_combout ),
	.datac(\inst|Add3~0_combout ),
	.datad(\inst|LessThan2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|acc~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|acc~3 .lut_mask = "f0c4";
// defparam \inst|acc~3 .operation_mode = "normal";
// defparam \inst|acc~3 .output_mode = "comb_only";
// defparam \inst|acc~3 .register_cascade_mode = "off";
// defparam \inst|acc~3 .sum_lutc_input = "datac";
// defparam \inst|acc~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N6
maxii_lcell \inst|acc[5] (
// Equation(s):
// \inst|acc[5]~regout  = DFFEAS((!\inst|Equal0~0  & ((\inst|acc~4_combout  & ((!\inst|acc~3_combout ))) # (!\inst|acc~4_combout  & (\inst|acc[5]~regout )))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|acc~4_combout ),
	.datab(\inst|acc[5]~regout ),
	.datac(\inst|Equal0~0 ),
	.datad(\inst|acc~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|acc[5]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|acc[5] .lut_mask = "040e";
// defparam \inst|acc[5] .operation_mode = "normal";
// defparam \inst|acc[5] .output_mode = "reg_only";
// defparam \inst|acc[5] .register_cascade_mode = "off";
// defparam \inst|acc[5] .sum_lutc_input = "datac";
// defparam \inst|acc[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N4
maxii_lcell \inst|Add2~5 (
// Equation(s):
// \inst|Add2~5_combout  = \inst|acc[4]~regout  $ (\inst|Ntemp[4]~regout  $ ((\inst|Add2~22 )))
// \inst|Add2~7  = CARRY((\inst|acc[4]~regout  & (\inst|Ntemp[4]~regout  & !\inst|Add2~22COUT1_54 )) # (!\inst|acc[4]~regout  & ((\inst|Ntemp[4]~regout ) # (!\inst|Add2~22COUT1_54 ))))

	.clk(gnd),
	.dataa(\inst|acc[4]~regout ),
	.datab(\inst|Ntemp[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\inst|Add2~22 ),
	.cin1(\inst|Add2~22COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add2~5_combout ),
	.regout(),
	.cout(\inst|Add2~7 ),
	.cout0(),
	.cout1(),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \inst|Add2~5 .cin0_used = "true";
// defparam \inst|Add2~5 .cin1_used = "true";
// defparam \inst|Add2~5 .lut_mask = "964d";
// defparam \inst|Add2~5 .operation_mode = "arithmetic";
// defparam \inst|Add2~5 .output_mode = "comb_only";
// defparam \inst|Add2~5 .register_cascade_mode = "off";
// defparam \inst|Add2~5 .sum_lutc_input = "cin";
// defparam \inst|Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N5
maxii_lcell \inst|Add2~0 (
// Equation(s):
// \inst|Add2~0_combout  = \inst|Ntemp[5]~regout  $ (\inst|acc[5]~regout  $ ((!\inst|Add2~7 )))
// \inst|Add2~2  = CARRY((\inst|Ntemp[5]~regout  & (\inst|acc[5]~regout  & !\inst|Add2~7 )) # (!\inst|Ntemp[5]~regout  & ((\inst|acc[5]~regout ) # (!\inst|Add2~7 ))))
// \inst|Add2~2COUT1_56  = CARRY((\inst|Ntemp[5]~regout  & (\inst|acc[5]~regout  & !\inst|Add2~7 )) # (!\inst|Ntemp[5]~regout  & ((\inst|acc[5]~regout ) # (!\inst|Add2~7 ))))

	.clk(gnd),
	.dataa(\inst|Ntemp[5]~regout ),
	.datab(\inst|acc[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add2~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add2~2 ),
	.cout1(\inst|Add2~2COUT1_56 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \inst|Add2~0 .cin_used = "true";
// defparam \inst|Add2~0 .lut_mask = "694d";
// defparam \inst|Add2~0 .operation_mode = "arithmetic";
// defparam \inst|Add2~0 .output_mode = "comb_only";
// defparam \inst|Add2~0 .register_cascade_mode = "off";
// defparam \inst|Add2~0 .sum_lutc_input = "cin";
// defparam \inst|Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N6
maxii_lcell \inst|Add3~25 (
// Equation(s):
// \inst|Add3~25_combout  = \inst|Add2~25_combout  $ ((((!(!\inst|Add3~7  & \inst|Add3~2 ) # (\inst|Add3~7  & \inst|Add3~2COUT1_48 )))))
// \inst|Add3~27  = CARRY((!\inst|Add2~25_combout  & ((!\inst|Add3~2 ))))
// \inst|Add3~27COUT1_50  = CARRY((!\inst|Add2~25_combout  & ((!\inst|Add3~2COUT1_48 ))))

	.clk(gnd),
	.dataa(\inst|Add2~25_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add3~7 ),
	.cin0(\inst|Add3~2 ),
	.cin1(\inst|Add3~2COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add3~25_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add3~27 ),
	.cout1(\inst|Add3~27COUT1_50 ),
	.pathsel(11'b01010010001));
// synopsys translate_off
// defparam \inst|Add3~25 .cin0_used = "true";
// defparam \inst|Add3~25 .cin1_used = "true";
// defparam \inst|Add3~25 .cin_used = "true";
// defparam \inst|Add3~25 .lut_mask = "a505";
// defparam \inst|Add3~25 .operation_mode = "arithmetic";
// defparam \inst|Add3~25 .output_mode = "comb_only";
// defparam \inst|Add3~25 .register_cascade_mode = "off";
// defparam \inst|Add3~25 .sum_lutc_input = "cin";
// defparam \inst|Add3~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N7
maxii_lcell \inst|Add3~30 (
// Equation(s):
// \inst|Add3~30_combout  = (((!\inst|Add3~7  & \inst|Add3~27 ) # (\inst|Add3~7  & \inst|Add3~27COUT1_50 ) $ (\inst|Add2~30_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|Add2~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add3~7 ),
	.cin0(\inst|Add3~27 ),
	.cin1(\inst|Add3~27COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\inst|Add3~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000011000));
// synopsys translate_off
// defparam \inst|Add3~30 .cin0_used = "true";
// defparam \inst|Add3~30 .cin1_used = "true";
// defparam \inst|Add3~30 .cin_used = "true";
// defparam \inst|Add3~30 .lut_mask = "0ff0";
// defparam \inst|Add3~30 .operation_mode = "normal";
// defparam \inst|Add3~30 .output_mode = "comb_only";
// defparam \inst|Add3~30 .register_cascade_mode = "off";
// defparam \inst|Add3~30 .sum_lutc_input = "cin";
// defparam \inst|Add3~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N2
maxii_lcell \inst|acc[7] (
// Equation(s):
// \inst|acc[7]~regout  = DFFEAS((\inst|acc[7]~regout  & ((\inst|acc~8_combout ) # ((\inst|Add3~30_combout  & \inst|acc~18_combout )))) # (!\inst|acc[7]~regout  & (\inst|Add3~30_combout  & ((\inst|acc~18_combout )))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|acc[7]~regout ),
	.datab(\inst|Add3~30_combout ),
	.datac(\inst|acc~8_combout ),
	.datad(\inst|acc~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|acc[7]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|acc[7] .lut_mask = "eca0";
// defparam \inst|acc[7] .operation_mode = "normal";
// defparam \inst|acc[7] .output_mode = "reg_only";
// defparam \inst|acc[7] .register_cascade_mode = "off";
// defparam \inst|acc[7] .sum_lutc_input = "datac";
// defparam \inst|acc[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N6
maxii_lcell \inst|Add2~25 (
// Equation(s):
// \inst|Add2~25_combout  = \inst|acc[6]~regout  $ (\inst|Ntemp[6]~regout  $ ((!(!\inst|Add2~7  & \inst|Add2~2 ) # (\inst|Add2~7  & \inst|Add2~2COUT1_56 ))))
// \inst|Add2~27  = CARRY((\inst|acc[6]~regout  & ((\inst|Ntemp[6]~regout ) # (!\inst|Add2~2 ))) # (!\inst|acc[6]~regout  & (\inst|Ntemp[6]~regout  & !\inst|Add2~2 )))
// \inst|Add2~27COUT1_58  = CARRY((\inst|acc[6]~regout  & ((\inst|Ntemp[6]~regout ) # (!\inst|Add2~2COUT1_56 ))) # (!\inst|acc[6]~regout  & (\inst|Ntemp[6]~regout  & !\inst|Add2~2COUT1_56 )))

	.clk(gnd),
	.dataa(\inst|acc[6]~regout ),
	.datab(\inst|Ntemp[6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add2~7 ),
	.cin0(\inst|Add2~2 ),
	.cin1(\inst|Add2~2COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010110),
	.combout(\inst|Add2~25_combout ),
	.regout(),
	.cout(),
	.cout0(\inst|Add2~27 ),
	.cout1(\inst|Add2~27COUT1_58 ),
	.pathsel(11'b01110010011));
// synopsys translate_off
// defparam \inst|Add2~25 .cin0_used = "true";
// defparam \inst|Add2~25 .cin1_used = "true";
// defparam \inst|Add2~25 .cin_used = "true";
// defparam \inst|Add2~25 .lut_mask = "698e";
// defparam \inst|Add2~25 .operation_mode = "arithmetic";
// defparam \inst|Add2~25 .output_mode = "comb_only";
// defparam \inst|Add2~25 .register_cascade_mode = "off";
// defparam \inst|Add2~25 .sum_lutc_input = "cin";
// defparam \inst|Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N7
maxii_lcell \inst|Add2~30 (
// Equation(s):
// \inst|Add2~30_combout  = (\inst|Ntemp[7]~regout  $ ((!\inst|Add2~7  & \inst|Add2~27 ) # (\inst|Add2~7  & \inst|Add2~27COUT1_58 ) $ (\inst|acc[7]~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inst|Ntemp[7]~regout ),
	.datac(vcc),
	.datad(\inst|acc[7]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\inst|Add2~7 ),
	.cin0(\inst|Add2~27 ),
	.cin1(\inst|Add2~27COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001010010101),
	.combout(\inst|Add2~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000011010));
// synopsys translate_off
// defparam \inst|Add2~30 .cin0_used = "true";
// defparam \inst|Add2~30 .cin1_used = "true";
// defparam \inst|Add2~30 .cin_used = "true";
// defparam \inst|Add2~30 .lut_mask = "c33c";
// defparam \inst|Add2~30 .operation_mode = "normal";
// defparam \inst|Add2~30 .output_mode = "comb_only";
// defparam \inst|Add2~30 .register_cascade_mode = "off";
// defparam \inst|Add2~30 .sum_lutc_input = "cin";
// defparam \inst|Add2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N1
maxii_lcell \inst|acc~18 (
// Equation(s):
// \inst|acc~18_combout  = (\inst|acc~2_combout  & ((\inst|Add2~25_combout ) # ((\inst|Add2~30_combout ) # (\inst|LessThan2~1_combout ))))

	.clk(gnd),
	.dataa(\inst|Add2~25_combout ),
	.datab(\inst|Add2~30_combout ),
	.datac(\inst|acc~2_combout ),
	.datad(\inst|LessThan2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|acc~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|acc~18 .lut_mask = "f0e0";
// defparam \inst|acc~18 .operation_mode = "normal";
// defparam \inst|acc~18 .output_mode = "comb_only";
// defparam \inst|acc~18 .register_cascade_mode = "off";
// defparam \inst|acc~18 .sum_lutc_input = "datac";
// defparam \inst|acc~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxii_lcell \inst|acc[6] (
// Equation(s):
// \inst|acc[6]~regout  = DFFEAS((\inst|Add3~25_combout  & ((\inst|acc~18_combout ) # ((\inst|acc[6]~regout  & \inst|acc~8_combout )))) # (!\inst|Add3~25_combout  & (\inst|acc[6]~regout  & (\inst|acc~8_combout ))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|Add3~25_combout ),
	.datab(\inst|acc[6]~regout ),
	.datac(\inst|acc~8_combout ),
	.datad(\inst|acc~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|acc[6]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|acc[6] .lut_mask = "eac0";
// defparam \inst|acc[6] .operation_mode = "normal";
// defparam \inst|acc[6] .output_mode = "reg_only";
// defparam \inst|acc[6] .register_cascade_mode = "off";
// defparam \inst|acc[6] .sum_lutc_input = "datac";
// defparam \inst|acc[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxii_lcell \inst|LessThan2~2 (
// Equation(s):
// \inst|LessThan2~2_combout  = (((\inst|Add2~25_combout ) # (\inst|Add2~30_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Add2~25_combout ),
	.datad(\inst|Add2~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|LessThan2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \inst|LessThan2~2 .lut_mask = "fff0";
// defparam \inst|LessThan2~2 .operation_mode = "normal";
// defparam \inst|LessThan2~2 .output_mode = "comb_only";
// defparam \inst|LessThan2~2 .register_cascade_mode = "off";
// defparam \inst|LessThan2~2 .sum_lutc_input = "datac";
// defparam \inst|LessThan2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N8
maxii_lcell \inst|acc~6 (
// Equation(s):
// \inst|acc~6_combout  = (\inst|LessThan2~2_combout  & (((\inst|Add3~5_combout )))) # (!\inst|LessThan2~2_combout  & ((\inst|LessThan2~1_combout  & ((\inst|Add3~5_combout ))) # (!\inst|LessThan2~1_combout  & (\inst|Add2~5_combout ))))

	.clk(gnd),
	.dataa(\inst|LessThan2~2_combout ),
	.datab(\inst|Add2~5_combout ),
	.datac(\inst|LessThan2~1_combout ),
	.datad(\inst|Add3~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|acc~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|acc~6 .lut_mask = "fe04";
// defparam \inst|acc~6 .operation_mode = "normal";
// defparam \inst|acc~6 .output_mode = "comb_only";
// defparam \inst|acc~6 .register_cascade_mode = "off";
// defparam \inst|acc~6 .sum_lutc_input = "datac";
// defparam \inst|acc~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N9
maxii_lcell \inst|acc[4] (
// Equation(s):
// \inst|acc[4]~regout  = DFFEAS((!\inst|Equal0~0  & ((\inst|acc~4_combout  & ((!\inst|acc~6_combout ))) # (!\inst|acc~4_combout  & (\inst|acc[4]~regout )))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|acc~4_combout ),
	.datab(\inst|acc[4]~regout ),
	.datac(\inst|Equal0~0 ),
	.datad(\inst|acc~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|acc[4]~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|acc[4] .lut_mask = "040e";
// defparam \inst|acc[4] .operation_mode = "normal";
// defparam \inst|acc[4] .output_mode = "reg_only";
// defparam \inst|acc[4] .register_cascade_mode = "off";
// defparam \inst|acc[4] .sum_lutc_input = "datac";
// defparam \inst|acc[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N1
maxii_lcell \inst|LessThan2~0 (
// Equation(s):
// \inst|LessThan2~0_combout  = (((\inst|Add2~15_combout ) # (\inst|Add2~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Add2~15_combout ),
	.datad(\inst|Add2~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|LessThan2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001100));
// synopsys translate_off
// defparam \inst|LessThan2~0 .lut_mask = "fff0";
// defparam \inst|LessThan2~0 .operation_mode = "normal";
// defparam \inst|LessThan2~0 .output_mode = "comb_only";
// defparam \inst|LessThan2~0 .register_cascade_mode = "off";
// defparam \inst|LessThan2~0 .sum_lutc_input = "datac";
// defparam \inst|LessThan2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxii_lcell \inst|LessThan2~1 (
// Equation(s):
// \inst|LessThan2~1_combout  = (\inst|Add2~5_combout  & (\inst|Add2~0_combout  & ((\inst|Add2~10_combout ) # (\inst|LessThan2~0_combout ))))

	.clk(gnd),
	.dataa(\inst|Add2~5_combout ),
	.datab(\inst|Add2~10_combout ),
	.datac(\inst|Add2~0_combout ),
	.datad(\inst|LessThan2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|LessThan2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|LessThan2~1 .lut_mask = "a080";
// defparam \inst|LessThan2~1 .operation_mode = "normal";
// defparam \inst|LessThan2~1 .output_mode = "comb_only";
// defparam \inst|LessThan2~1 .register_cascade_mode = "off";
// defparam \inst|LessThan2~1 .sum_lutc_input = "datac";
// defparam \inst|LessThan2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N1
maxii_lcell \inst|pulse~0 (
// Equation(s):
// \inst|pulse~0_combout  = (\inst|pulse~regout  & (!\inst|Equal0~0  & ((\inst|LessThan0~3_combout ) # (!\inst|LessThan1~4_combout ))))

	.clk(gnd),
	.dataa(\inst|pulse~regout ),
	.datab(\inst|LessThan0~3_combout ),
	.datac(\inst|LessThan1~4_combout ),
	.datad(\inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|pulse~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|pulse~0 .lut_mask = "008a";
// defparam \inst|pulse~0 .operation_mode = "normal";
// defparam \inst|pulse~0 .output_mode = "comb_only";
// defparam \inst|pulse~0 .register_cascade_mode = "off";
// defparam \inst|pulse~0 .sum_lutc_input = "datac";
// defparam \inst|pulse~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N7
maxii_lcell \inst|pulse (
// Equation(s):
// \inst|pulse~regout  = DFFEAS((\inst|pulse~0_combout ) # ((\inst|acc~2_combout  & ((\inst|LessThan2~1_combout ) # (\inst|LessThan2~2_combout )))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|LessThan2~1_combout ),
	.datab(\inst|acc~2_combout ),
	.datac(\inst|LessThan2~2_combout ),
	.datad(\inst|pulse~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|pulse~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|pulse .lut_mask = "ffc8";
// defparam \inst|pulse .operation_mode = "normal";
// defparam \inst|pulse .output_mode = "reg_only";
// defparam \inst|pulse .register_cascade_mode = "off";
// defparam \inst|pulse .sum_lutc_input = "datac";
// defparam \inst|pulse .synch_mode = "off";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \Data[7]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(\Data[7]~combout ),
	.padio(Data[7]));
// synopsys translate_off
// defparam \Data[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y2_N4
maxii_lcell \inst1|19 (
// Equation(s):
// \inst1|19~combout  = ((GLOBAL(\NWE~combout ) & ((\inst1|19~combout ))) # (!GLOBAL(\NWE~combout ) & (\Data[7]~combout )))

	.clk(gnd),
	.dataa(\Data[7]~combout ),
	.datab(vcc),
	.datac(\NWE~combout ),
	.datad(\inst1|19~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst1|19~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001101));
// synopsys translate_off
// defparam \inst1|19 .lut_mask = "fa0a";
// defparam \inst1|19 .operation_mode = "normal";
// defparam \inst1|19 .output_mode = "comb_only";
// defparam \inst1|19 .register_cascade_mode = "off";
// defparam \inst1|19 .sum_lutc_input = "datac";
// defparam \inst1|19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y2_N1
maxii_lcell \inst|dir (
// Equation(s):
// \inst|dir~regout  = DFFEAS((\PULSE_WR~combout  & ((\inst|pre_WR~regout  & (\inst|dir~regout )) # (!\inst|pre_WR~regout  & ((\inst1|19~combout ))))) # (!\PULSE_WR~combout  & (\inst|dir~regout )), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\PULSE_WR~combout ),
	.datab(\inst|dir~regout ),
	.datac(\inst1|19~combout ),
	.datad(\inst|pre_WR~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|dir~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|dir .lut_mask = "cce4";
// defparam \inst|dir .operation_mode = "normal";
// defparam \inst|dir .output_mode = "reg_only";
// defparam \inst|dir .register_cascade_mode = "off";
// defparam \inst|dir .sum_lutc_input = "datac";
// defparam \inst|dir .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N3
maxii_lcell \inst|Add4~60 (
// Equation(s):
// \inst|Add4~60_combout  = (!\inst|LessThan0~3_combout  & (((!\inst|LessThan1~3_combout ) # (!\inst|LessThan1~2_combout )) # (!\inst|LessThan1~0_combout )))

	.clk(gnd),
	.dataa(\inst|LessThan0~3_combout ),
	.datab(\inst|LessThan1~0_combout ),
	.datac(\inst|LessThan1~2_combout ),
	.datad(\inst|LessThan1~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1001001010101),
	.combout(\inst|Add4~60_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|Add4~60 .lut_mask = "1555";
// defparam \inst|Add4~60 .operation_mode = "normal";
// defparam \inst|Add4~60 .output_mode = "comb_only";
// defparam \inst|Add4~60 .register_cascade_mode = "off";
// defparam \inst|Add4~60 .sum_lutc_input = "datac";
// defparam \inst|Add4~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N9
maxii_lcell \inst|busy (
// Equation(s):
// \inst|busy~regout  = DFFEAS((\inst|Equal0~0 ) # ((\inst|busy~regout  & ((!\inst|LessThan3~2_combout ) # (!\inst|Add4~60_combout )))), GLOBAL(\CLK~combout ), VCC, , , , , , )

	.clk(\CLK~combout ),
	.dataa(\inst|Add4~60_combout ),
	.datab(\inst|LessThan3~2_combout ),
	.datac(\inst|busy~regout ),
	.datad(\inst|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.modesel(13'b1100001010101),
	.combout(),
	.regout(\inst|busy~regout ),
	.cout(),
	.cout0(),
	.cout1(),
	.pathsel(11'b00000001111));
// synopsys translate_off
// defparam \inst|busy .lut_mask = "ff70";
// defparam \inst|busy .operation_mode = "normal";
// defparam \inst|busy .output_mode = "reg_only";
// defparam \inst|busy .register_cascade_mode = "off";
// defparam \inst|busy .sum_lutc_input = "datac";
// defparam \inst|busy .synch_mode = "off";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \pulse~I (
	.datain(\inst|pulse~regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(pulse));
// synopsys translate_off
// defparam \pulse~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \dir~I (
	.datain(\inst|dir~regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(dir));
// synopsys translate_off
// defparam \dir~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \busy~I (
	.datain(\inst|busy~regout ),
	.oe(vcc),
	.modesel(8'b00000010),
	.combout(),
	.padio(busy));
// synopsys translate_off
// defparam \busy~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \temp[3]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(),
	.padio(temp[3]));
// synopsys translate_off
// defparam \temp[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \temp[2]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(),
	.padio(temp[2]));
// synopsys translate_off
// defparam \temp[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \temp[1]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(),
	.padio(temp[1]));
// synopsys translate_off
// defparam \temp[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \temp[0]~I (
	.datain(gnd),
	.oe(gnd),
	.modesel(8'b00000001),
	.combout(),
	.padio(temp[0]));
// synopsys translate_off
// defparam \temp[0]~I .operation_mode = "input";
// synopsys translate_on

endmodule
