

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-192e696560217fbde0ca32c0b7f1cb04a8d61fd3_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          1 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            1 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
8af13658f036db2a270d366837854343  /home/gpuser/Desktop/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_NhSsb5
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d5b, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_jII6RP"
Running: cat _ptx_jII6RP | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_1LuLyA
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_1LuLyA --output-file  /dev/null 2> _ptx_jII6RPinfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_jII6RP _ptx2_1LuLyA _ptx_jII6RPinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c0a, fat_cubin_handle = 1
Random number generator seed: 7
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
Input layer size : 18000
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 69485
gpu_sim_insn = 30888000
gpu_ipc =     444.5276
gpu_tot_sim_cycle = 291635
gpu_tot_sim_insn = 30888000
gpu_tot_ipc =     105.9132
gpu_tot_issued_cta = 1125
max_total_param_size = 0
gpu_stall_dramfull = 1180
gpu_stall_icnt2sh    = 59300
partiton_reqs_in_parallel = 1527490
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9830
partiton_level_parallism_total  =       5.2377
partiton_reqs_in_parallel_util = 1527490
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 69485
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9830
partiton_level_parallism_util_total  =      21.9830
partiton_replys_in_parallel = 54758
partiton_replys_in_parallel_total    = 0
L2_BW  =      74.6950 GB/Sec
L2_BW_total  =      17.7968 GB/Sec
gpu_total_sim_rate=145698

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 642375
	L1I_total_cache_misses = 3566
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0498
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 638809
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3566
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 642375
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
902, 717, 776, 717, 844, 715, 782, 721, 901, 711, 773, 710, 841, 712, 782, 721, 903, 713, 777, 714, 842, 714, 784, 720, 902, 714, 778, 713, 843, 712, 780, 721, 904, 715, 778, 717, 843, 717, 782, 718, 903, 716, 776, 714, 841, 710, 783, 716, 903, 712, 778, 716, 842, 715, 785, 719, 720, 569, 620, 570, 673, 570, 626, 575, 
gpgpu_n_tot_thrd_icount = 39060000
gpgpu_n_tot_w_icount = 1220625
gpgpu_n_stall_shd_mem = 46743
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27562
gpgpu_n_mem_write_global = 27000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 306000
gpgpu_n_store_insn = 306000
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36512
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5345
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:55504	W0_Idle:59745	W0_Scoreboard:2697230	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220496 {8:27562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2087968 {40:13501,72:4499,136:9000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2200496 {40:12375,72:5624,136:9563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000 {8:27000,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 461 
maxdqlatency = 0 
maxmflatency = 17801 
averagemflatency = 2690 
max_icnt2mem_latency = 17561 
max_icnt2sh_latency = 291634 
mrq_lat_table:6491 	430 	794 	2333 	1719 	1175 	1667 	1329 	1574 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26227 	12732 	68 	1082 	1986 	4411 	6345 	1739 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8602 	16544 	1163 	5 	12022 	785 	60 	81 	1028 	1975 	6230 	4524 	1739 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6208 	13238 	7485 	653 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	11640 	15360 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	14 	3 	4 	15 	20 	10 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        94        86        78       102        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        94        94        78        94        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        94       102        89        94        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        86        86        70        98        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:       102       102        70        59        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        94        94        55        78        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        77        70        86        94        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        77        86        85        94        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        78        85        86        94        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        85        77        94        71        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        64        73        78        78        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     22487     23117     21606     21579     22264     22256     22700     22701     21671     21669     21684     21678     22862     22862     27393     27394 
dram[1]:     22982     23059     21475     19062     22254     22233     22702     22702     21671     21670     21667     21666     22855     22855     27390     27393 
dram[2]:     23140     23027     19218     19194     22233     22233     22671     22653     21671     21674     21672     21671     15467     15739     27404     27404 
dram[3]:     23017     22925     20471     19207     22196     22200     22673     22745     21674     21673     21663     21665     15985     16242     27393     27394 
dram[4]:     22882     22839     18942     19225     22200     22228     22735     22737     21667     21670     21664     21662     16489     16743     27166     26653 
dram[5]:     22954     22654     19250     19232     22151     22150     22717     22691     21669     21670     21661     21653     22831     17229     23537     15239 
dram[6]:     22823     22932     18980     20194     22151     22142     22694     22691     21672     21673     21650     21659     17728     22835     17274     17270 
dram[7]:     22730     22703     19688     18926     22221     22219     22692     22728     21673     21671     21659     21658     22856     22857     27418     27418 
dram[8]:     22858     22473     19041     18834     22218     22218     22675     22679     21670     21671     21663     21659     22848     22848     27421     27421 
dram[9]:     22804     22755     19035     18807     22228     22227     22677     22710     21670     21669     21660     21670     22835     22837     27422     27418 
dram[10]:     22776     22644     18966     19431     22217     22219     22627     22627     21668     21671     21667     21674     22856     22859     27419     27396 
average row accesses per activate:
dram[0]: 42.428570 40.000000 31.000000 36.333332 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.500000 12.500000 10.666667 10.666667 11.000000 11.000000 
dram[1]: 40.285713 40.000000 33.666668 35.000000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667 11.000000  7.857143 
dram[2]: 43.428570 40.000000 34.166668 35.000000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  7.857143 11.000000 
dram[3]: 35.857143 36.571430 29.666666 33.000000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  7.857143  7.857143 
dram[4]: 38.857143 40.428570 29.666666 27.166666 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  7.000000  9.333333 
dram[5]: 37.714287 40.000000 27.166666 29.666666 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667  8.000000  7.000000  7.000000 
dram[6]: 40.285713 39.000000 31.000000 31.666666 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  9.333333  9.333333 
dram[7]: 37.571430 42.714287 29.333334 33.500000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667 11.000000 10.800000 
dram[8]: 41.142857 38.571430 32.000000 32.166668 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  7.714286 10.800000 
dram[9]: 39.571430 37.714287 33.500000 27.000000 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667 10.800000 10.800000 
dram[10]: 34.857143 38.142857 30.000000 28.166666 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667 10.800000 10.800000 
average row locality = 17512/894 = 19.588367
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        80        74        74        64        64        51        51        48        48        50        50        64        64        55        55 
dram[1]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[2]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[3]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[4]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        56        56 
dram[5]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        56        56 
dram[6]:        80        80        74        73        64        64        51        51        48        48        51        51        64        64        56        56 
dram[7]:        80        80        73        73        64        64        51        51        48        48        51        51        64        64        55        54 
dram[8]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
dram[9]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
dram[10]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
total reads: 10697
bank skew: 81/48 = 1.69
chip skew: 976/968 = 1.01
number of total write accesses:
dram[0]:       216       200       112       144         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       202       200       128       136         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       224       200       131       136         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       171       176       104       124         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192       203       104        89         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       184       200        89       104         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       202       193       112       117         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       183       219       103       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       208       190       119       120         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       197       184       128        89         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       164       187       107        96         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 6815
min_bank_accesses = 0!
chip skew: 691/554 = 1.25
average mf latency per bank:
dram[0]:       4482      4793      3557      3096      9184      9236     10946     10878     14441     14532     11909     11954     11710     11764     25919     26048
dram[1]:       4763      4726      3242      3124      9171      9186     10487     10596     14437     14544     12673     12781     11658     11703     25881     26258
dram[2]:       4353      4738      3200      3129      9185      9397     10787     10872     14636     14731     13085     12862     10701     10718     26059     26105
dram[3]:       5245      5105      3619      3280      9357      9189     10852     10638     14449     14524     12829     12863     10690     10759     25978     25723
dram[4]:       4742      4526      3605      3985      9164      9202     10720     10642     14455     14524     12659     13116     10833     10886     30330     30998
dram[5]:       4822      4588      3978      3654      9181      9328     10779     10947     14436     14528     12987     12866     10811     10765     30432     30158
dram[6]:       4599      4784      3481      3371      9273      9259     10617     10733     14432     14510     12905     12569     10677     10820     30716     30954
dram[7]:       4889      4266      3606      3185      9204      9218     10764     10799     14421     14813     12763     12582     10851     10992     28659     26537
dram[8]:       4449      4773      3386      3440      9167      9211     11344     11220     14722     14516     12622     12702     10800     10860     25906     26472
dram[9]:       4692      4907      3283      3982      9156      9187     11025     10889     14412     14518     12588     12909     10763     10926     27020     26890
dram[10]:       5155      4791      3597      3766      9081      9140     10977     11164     14440     14723     12931     12920     10836     10875     27081     27006
maximum mf latency per bank:
dram[0]:      17172     17112     11913     11946     12083     12131     13617     13697     13706     13774     13750     13758      8604      8655     17683     17712
dram[1]:      17116     17160     11915     11954     12083     12125     13626     13704     13704     13778     13757     13765      8558      8688     17691     17649
dram[2]:      17080     17151     11909     11947     12094     12100     13648     13697     13705     13781     13735     13764      8587      8657     17692     17683
dram[3]:      17104     17149     11907     11924     12088     12100     13604     13677     13723     13774     13739     13752      8543      8616     17621     17651
dram[4]:      17105     17144     11893     11928     12093     12101     13624     13680     13747     13790     13753     13769      8525      8632     17570     17606
dram[5]:      17147     17187     11896     11947     12126     12066     13616     13680     13714     13776     13762     13781      8537      8651     17571     17532
dram[6]:      17148     17204     11911     11939     12113     12197     13617     13680     13737     13772     13746     13768      8572      8661     17527     17440
dram[7]:      17152     17214     11912     11928     12079     12100     13611     13682     13728     13806     13731     13787      8582      8679     17414     17476
dram[8]:      17157     17212     11905     11947     12074     12094     13627     13681     13734     13772     13734     13748      8608      8725     17383     17495
dram[9]:      17105     17127     11915     11953     12083     12100     13610     13672     13705     13769     13736     13776      8665      8695     17801     17749
dram[10]:      17097     17133     11930     11963     12080     12097     13601     13733     13703     13789     13752     13759      8620      8706     17746     17754
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129022 n_nop=124316 n_act=79 n_pre=63 n_req=1645 n_rd=3892 n_write=672 bw_util=0.07075
n_activity=13039 dram_eff=0.7001
bk0: 324a 125954i bk1: 320a 125258i bk2: 296a 126762i bk3: 296a 126238i bk4: 256a 127437i bk5: 256a 127016i bk6: 204a 127667i bk7: 204a 127428i bk8: 192a 128260i bk9: 192a 127964i bk10: 200a 127798i bk11: 200a 127523i bk12: 256a 127708i bk13: 256a 127365i bk14: 220a 127341i bk15: 220a 126989i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40365
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129022 n_nop=124316 n_act=80 n_pre=64 n_req=1640 n_rd=3896 n_write=666 bw_util=0.07072
n_activity=12890 dram_eff=0.7078
bk0: 320a 125912i bk1: 320a 125322i bk2: 296a 126624i bk3: 296a 126228i bk4: 256a 127364i bk5: 256a 126980i bk6: 204a 127835i bk7: 204a 127695i bk8: 192a 128306i bk9: 192a 127959i bk10: 204a 127853i bk11: 204a 127511i bk12: 256a 127785i bk13: 256a 127408i bk14: 220a 127335i bk15: 220a 126945i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40657
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129022 n_nop=124283 n_act=84 n_pre=68 n_req=1665 n_rd=3896 n_write=691 bw_util=0.0711
n_activity=13081 dram_eff=0.7013
bk0: 320a 125970i bk1: 320a 125349i bk2: 296a 126759i bk3: 296a 126537i bk4: 256a 127374i bk5: 256a 126888i bk6: 204a 127848i bk7: 204a 127603i bk8: 192a 128292i bk9: 192a 127942i bk10: 204a 127873i bk11: 204a 127564i bk12: 256a 127756i bk13: 256a 127491i bk14: 220a 127348i bk15: 220a 127026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39158
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129022 n_nop=124395 n_act=86 n_pre=70 n_req=1549 n_rd=3896 n_write=575 bw_util=0.06931
n_activity=12860 dram_eff=0.6953
bk0: 320a 125955i bk1: 320a 125435i bk2: 296a 126819i bk3: 296a 126327i bk4: 256a 127266i bk5: 256a 126954i bk6: 204a 127889i bk7: 204a 127559i bk8: 192a 128310i bk9: 192a 127957i bk10: 204a 127846i bk11: 204a 127528i bk12: 256a 127697i bk13: 256a 127331i bk14: 220a 127322i bk15: 220a 126912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129022 n_nop=124374 n_act=86 n_pre=70 n_req=1564 n_rd=3904 n_write=588 bw_util=0.06963
n_activity=12858 dram_eff=0.6987
bk0: 320a 125852i bk1: 320a 125259i bk2: 296a 126717i bk3: 296a 126556i bk4: 256a 127334i bk5: 256a 127036i bk6: 204a 127855i bk7: 204a 127530i bk8: 192a 128298i bk9: 192a 127923i bk10: 204a 127771i bk11: 204a 127492i bk12: 256a 127777i bk13: 256a 127451i bk14: 224a 127346i bk15: 224a 126932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.36716
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129022 n_nop=124385 n_act=86 n_pre=70 n_req=1553 n_rd=3904 n_write=577 bw_util=0.06946
n_activity=12922 dram_eff=0.6935
bk0: 320a 125876i bk1: 320a 125446i bk2: 296a 126841i bk3: 296a 126424i bk4: 256a 127382i bk5: 256a 126976i bk6: 204a 127852i bk7: 204a 127575i bk8: 192a 128318i bk9: 192a 127963i bk10: 204a 127746i bk11: 204a 127468i bk12: 256a 127784i bk13: 256a 127349i bk14: 224a 127317i bk15: 224a 126899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33612
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129022 n_nop=124354 n_act=80 n_pre=64 n_req=1599 n_rd=3900 n_write=624 bw_util=0.07013
n_activity=12709 dram_eff=0.7119
bk0: 320a 125920i bk1: 320a 125495i bk2: 296a 126710i bk3: 292a 126090i bk4: 256a 127411i bk5: 256a 127047i bk6: 204a 127743i bk7: 204a 127422i bk8: 192a 128325i bk9: 192a 127985i bk10: 204a 127861i bk11: 204a 127544i bk12: 256a 127743i bk13: 256a 127338i bk14: 224a 127420i bk15: 224a 126990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.35472
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129022 n_nop=124365 n_act=78 n_pre=62 n_req=1604 n_rd=3884 n_write=633 bw_util=0.07002
n_activity=12947 dram_eff=0.6978
bk0: 320a 125933i bk1: 320a 125437i bk2: 292a 126827i bk3: 292a 126419i bk4: 256a 127428i bk5: 256a 126955i bk6: 204a 127772i bk7: 204a 127825i bk8: 192a 128300i bk9: 192a 127959i bk10: 204a 127827i bk11: 204a 127570i bk12: 256a 127761i bk13: 256a 127345i bk14: 220a 127347i bk15: 216a 126996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32952
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129022 n_nop=124369 n_act=80 n_pre=64 n_req=1605 n_rd=3872 n_write=637 bw_util=0.0699
n_activity=12720 dram_eff=0.709
bk0: 320a 125773i bk1: 320a 125282i bk2: 292a 126722i bk3: 292a 126170i bk4: 256a 127295i bk5: 256a 126980i bk6: 200a 127803i bk7: 200a 127629i bk8: 192a 128249i bk9: 192a 127983i bk10: 204a 127810i bk11: 204a 127477i bk12: 256a 127723i bk13: 256a 127320i bk14: 216a 127320i bk15: 216a 126998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3567
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129022 n_nop=124412 n_act=78 n_pre=62 n_req=1566 n_rd=3872 n_write=598 bw_util=0.06929
n_activity=12572 dram_eff=0.7111
bk0: 320a 125758i bk1: 320a 125333i bk2: 292a 126642i bk3: 292a 126271i bk4: 256a 127291i bk5: 256a 127018i bk6: 200a 127877i bk7: 200a 127789i bk8: 192a 128285i bk9: 192a 127949i bk10: 204a 127698i bk11: 204a 127431i bk12: 256a 127694i bk13: 256a 127348i bk14: 216a 127330i bk15: 216a 126996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33104
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=129022 n_nop=124456 n_act=78 n_pre=62 n_req=1522 n_rd=3872 n_write=554 bw_util=0.06861
n_activity=12575 dram_eff=0.7039
bk0: 320a 125949i bk1: 320a 125403i bk2: 292a 126810i bk3: 292a 126450i bk4: 256a 127350i bk5: 256a 127026i bk6: 200a 127964i bk7: 200a 127853i bk8: 192a 128283i bk9: 192a 127869i bk10: 204a 127774i bk11: 204a 127501i bk12: 256a 127698i bk13: 256a 127380i bk14: 216a 127286i bk15: 216a 126982i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31331

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2505, Miss = 487, Miss_rate = 0.194, Pending_hits = 1052, Reservation_fails = 0
L2_cache_bank[1]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1071, Reservation_fails = 0
L2_cache_bank[2]: Access = 2493, Miss = 487, Miss_rate = 0.195, Pending_hits = 1027, Reservation_fails = 0
L2_cache_bank[3]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1028, Reservation_fails = 0
L2_cache_bank[4]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1034, Reservation_fails = 0
L2_cache_bank[5]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1048, Reservation_fails = 0
L2_cache_bank[6]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 988, Reservation_fails = 0
L2_cache_bank[7]: Access = 2494, Miss = 487, Miss_rate = 0.195, Pending_hits = 1025, Reservation_fails = 0
L2_cache_bank[8]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1025, Reservation_fails = 0
L2_cache_bank[9]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1045, Reservation_fails = 0
L2_cache_bank[10]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1000, Reservation_fails = 0
L2_cache_bank[11]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1052, Reservation_fails = 0
L2_cache_bank[12]: Access = 2516, Miss = 488, Miss_rate = 0.194, Pending_hits = 1014, Reservation_fails = 0
L2_cache_bank[13]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1050, Reservation_fails = 0
L2_cache_bank[14]: Access = 2470, Miss = 486, Miss_rate = 0.197, Pending_hits = 983, Reservation_fails = 0
L2_cache_bank[15]: Access = 2461, Miss = 485, Miss_rate = 0.197, Pending_hits = 1045, Reservation_fails = 0
L2_cache_bank[16]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 996, Reservation_fails = 0
L2_cache_bank[17]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1022, Reservation_fails = 0
L2_cache_bank[18]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1027, Reservation_fails = 0
L2_cache_bank[19]: Access = 2457, Miss = 484, Miss_rate = 0.197, Pending_hits = 988, Reservation_fails = 0
L2_cache_bank[20]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 985, Reservation_fails = 0
L2_cache_bank[21]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 975, Reservation_fails = 0
L2_total_cache_accesses = 54758
L2_total_cache_misses = 10697
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 22480
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1367
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16068
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 133
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27562
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=117361
icnt_total_pkts_simt_to_mem=113257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.5063
	minimum = 6
	maximum = 161
Network latency average = 14.2819
	minimum = 6
	maximum = 126
Slowest packet = 27
Flit latency average = 13.3957
	minimum = 6
	maximum = 126
Slowest flit = 150964
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0157612
	minimum = 0.0135858 (at node 27)
	maximum = 0.0181623 (at node 36)
Accepted packet rate average = 0.0157612
	minimum = 0.0135858 (at node 27)
	maximum = 0.0181623 (at node 36)
Injected flit rate average = 0.0331898
	minimum = 0.0280278 (at node 27)
	maximum = 0.0392965 (at node 37)
Accepted flit rate average= 0.0331898
	minimum = 0.029208 (at node 27)
	maximum = 0.037368 (at node 37)
Injected packet length average = 2.10579
Accepted packet length average = 2.10579
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5063 (1 samples)
	minimum = 6 (1 samples)
	maximum = 161 (1 samples)
Network latency average = 14.2819 (1 samples)
	minimum = 6 (1 samples)
	maximum = 126 (1 samples)
Flit latency average = 13.3957 (1 samples)
	minimum = 6 (1 samples)
	maximum = 126 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0157612 (1 samples)
	minimum = 0.0135858 (1 samples)
	maximum = 0.0181623 (1 samples)
Accepted packet rate average = 0.0157612 (1 samples)
	minimum = 0.0135858 (1 samples)
	maximum = 0.0181623 (1 samples)
Injected flit rate average = 0.0331898 (1 samples)
	minimum = 0.0280278 (1 samples)
	maximum = 0.0392965 (1 samples)
Accepted flit rate average = 0.0331898 (1 samples)
	minimum = 0.029208 (1 samples)
	maximum = 0.037368 (1 samples)
Injected packet size average = 2.10579 (1 samples)
Accepted packet size average = 2.10579 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 32 sec (212 sec)
gpgpu_simulation_rate = 145698 (inst/sec)
gpgpu_simulation_rate = 1375 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 155161
gpu_sim_insn = 15552352
gpu_ipc =     100.2336
gpu_tot_sim_cycle = 685809
gpu_tot_sim_insn = 46440352
gpu_tot_ipc =      67.7162
gpu_tot_issued_cta = 2250
max_total_param_size = 0
gpu_stall_dramfull = 93356
gpu_stall_icnt2sh    = 152011
partiton_reqs_in_parallel = 3321366
partiton_reqs_in_parallel_total    = 1527490
partiton_level_parallism =      21.4059
partiton_level_parallism_total  =       7.0703
partiton_reqs_in_parallel_util = 3321366
partiton_reqs_in_parallel_util_total    = 1527490
gpu_sim_cycle_parition_util = 154819
gpu_tot_sim_cycle_parition_util    = 69485
partiton_level_parallism_util =      21.4532
partiton_level_parallism_util_total  =      21.6173
partiton_replys_in_parallel = 127244
partiton_replys_in_parallel_total    = 54758
L2_BW  =      77.7302 GB/Sec
L2_BW_total  =      25.1541 GB/Sec
gpu_total_sim_rate=57977

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894386
	L1I_total_cache_misses = 6550
	L1I_total_cache_miss_rate = 0.0073
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 53223
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 887836
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6550
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 53223
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894386
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1201, 1014, 1075, 1017, 1144, 1017, 1082, 1020, 1200, 1011, 1072, 1012, 1138, 1013, 1079, 1022, 1198, 1013, 1072, 1012, 1137, 1013, 1081, 1020, 1199, 1011, 1073, 1010, 1139, 1009, 1076, 1016, 1200, 1013, 1074, 1013, 1139, 1015, 1079, 1014, 1198, 1015, 1071, 1014, 1136, 1008, 1080, 1015, 1198, 1012, 1073, 1015, 1139, 1016, 1082, 1018, 1017, 869, 915, 870, 969, 871, 922, 876, 
gpgpu_n_tot_thrd_icount = 54612736
gpgpu_n_tot_w_icount = 1706648
gpgpu_n_stall_shd_mem = 2445442
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118691
gpgpu_n_mem_write_global = 63002
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322080
gpgpu_n_store_insn = 882032
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2592000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2266104
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 174452
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3825495	W0_Idle:169341	W0_Scoreboard:7022921	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185648	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1377000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 949528 {8:118691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5544176 {40:22503,72:13497,136:27002,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10778136 {40:41626,72:21371,136:55694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504016 {8:63002,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 885 
maxdqlatency = 0 
maxmflatency = 31553 
averagemflatency = 2301 
max_icnt2mem_latency = 31278 
max_icnt2sh_latency = 685808 
mrq_lat_table:18874 	890 	1353 	3306 	3986 	3098 	4039 	3546 	4083 	548 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	80730 	21048 	32966 	8073 	5759 	11761 	17666 	3718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	13380 	34460 	15959 	16790 	19996 	1509 	18517 	16311 	6591 	6102 	12873 	15924 	3590 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	52995 	40902 	21330 	3277 	212 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	11640 	15360 	36002 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	62 	107 	44 	40 	26 	38 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        94        86        78       102        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        94        94        78        94        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        94       102        89        94        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        86        86        70        98        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:       102       102        70        59        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        94        94        55        78        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        77        70        86        94        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        77        86        85        94        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        78        85        86        94        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        85        77        94        71        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        64        73        78        78        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     37509     37864     28585     28586     28956     27410     36654     36106     22100     23767     21684     21678     29522     25574     32666     28656 
dram[1]:     33878     30080     28634     27524     27408     28298     36707     36715     22613     22131     21667     21666     26172     26166     28642     27393 
dram[2]:     31970     32358     28641     28537     26714     26289     36980     36730     25483     23240     21672     21671     25992     26140     27404     32890 
dram[3]:     31839     31789     28049     27341     27186     27218     36727     36723     24990     24991     21663     21665     26138     27208     32638     27394 
dram[4]:     31256     31236     27352     26906     27717     27704     36654     36655     23235     23713     21664     21662     27207     26649     27166     26653 
dram[5]:     29617     32297     24451     26261     28215     27764     36655     36655     22680     23234     21661     21653     25894     20916     26453     27007 
dram[6]:     29117     33477     26264     26199     27704     27688     36653     36650     22685     22675     21650     21659     25895     22835     24736     26386 
dram[7]:     35103     35079     26195     25084     28273     28268     36652     36662     22675     21671     21659     21658     22856     22857     27418     27418 
dram[8]:     38484     38413     30164     30744     26612     27692     36674     36669     21670     21671     21663     21659     31897     31324     27421     27630 
dram[9]:     37909     37502     30207     27500     27694     27697     35657     35651     23267     23271     21660     21670     31324     31322     27653     31814 
dram[10]:     37500     34532     27965     28017     27315     27725     36664     36662     22144     22119     21667     21674     31266     29524     28685     32896 
average row accesses per activate:
dram[0]:  9.192307  8.574074  5.515625  6.161290  4.061224  3.980000  4.227273  3.875000  4.292683  4.756757  3.791667  3.640000  7.344828  6.870968  6.606061  7.032258 
dram[1]:  7.898305  7.467742  6.133333  5.859375  4.234043  4.627907  3.720000  3.957447  4.888889  4.400000  4.279070  3.914894  7.100000  7.100000  6.606061  6.411765 
dram[2]:  7.934426  7.847457  5.765625  5.681818  3.754717  3.491228  3.916667  4.227273  5.028572  4.292683  3.833333  4.088889  6.264706  6.656250  6.228571  7.032258 
dram[3]:  7.300000  6.906250  5.733333  5.417911  3.262295  3.618182  4.227273  4.536585  4.756757  5.176471  4.204545  4.404762  6.454545  6.264706  6.606061  7.266667 
dram[4]:  7.600000  7.075758  6.615385  6.346154  3.826923  4.234043  4.043478  4.227273  5.028572  4.292683  4.302326  4.302326  6.454545  6.656250  7.064516  6.636364 
dram[5]:  6.701492  7.123077  5.274194  5.879310  4.234043  4.522727  3.795918  4.133333  4.093023  4.292683  4.600000  4.487805  6.656250  6.870968  7.064516  5.763158 
dram[6]:  7.500000  7.616667  5.043478  5.500000  4.234043  3.901961  3.875000  3.875000  3.911111  4.512821  4.842105  4.159091  6.454545  7.100000  6.843750  6.843750 
dram[7]:  7.483333  7.868853  5.136364  6.350877  3.826923  4.061224  3.875000  3.775510  4.000000  4.512821  4.945946  4.357143  6.454545  6.870968  6.666667  6.843750 
dram[8]:  8.867925  8.272727  6.210526  6.679245  4.000000  3.636364  3.755102  3.538461  4.093023  4.093023  3.978261  3.978261  8.000000  8.307693  6.228571  7.517241 
dram[9]:  7.683333  7.360656  6.050000  5.078125  4.000000  3.773585  3.607843  3.833333  4.000000  4.000000  3.978261  4.066667  7.448276  8.000000  6.812500  7.714286 
dram[10]:  6.967742  7.174603  5.516129  5.187500  4.000000  3.773585  4.279070  3.833333  4.292683  4.512821  3.660000  3.812500  6.967742  7.714286  7.200000  6.545455 
average row locality = 43723/8065 = 5.421327
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       209       208       194       194       160       160       147       147       144       144       146       146       174       174       183       183 
dram[1]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       183       183 
dram[2]:       208       208       194       194       160       160       148       147       144       144       147       147       174       174       183       183 
dram[3]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       183       183 
dram[4]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       184       184 
dram[5]:       208       208       192       192       160       160       147       147       144       144       147       147       174       174       184       184 
dram[6]:       208       208       192       191       160       160       147       147       144       144       147       147       174       174       184       184 
dram[7]:       208       208       191       191       160       160       147       147       144       144       147       147       174       174       184       183 
dram[8]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       183       183 
dram[9]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       183       182 
dram[10]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       182       182 
total reads: 29831
bank skew: 209/144 = 1.45
chip skew: 2716/2708 = 1.00
number of total write accesses:
dram[0]:       269       255       159       188        39        39        39        39        32        32        36        36        39        39        35        35 
dram[1]:       258       255       174       181        39        39        39        39        32        32        37        37        39        39        35        35 
dram[2]:       276       255       175       181        39        39        40        39        32        32        37        37        39        39        35        35 
dram[3]:       230       234       150       169        39        39        39        39        32        32        38        38        39        39        35        35 
dram[4]:       248       259       150       136        39        39        39        39        32        32        38        38        39        39        35        35 
dram[5]:       241       255       135       149        39        39        39        39        32        32        37        37        39        39        35        35 
dram[6]:       257       249       156       161        39        39        39        39        32        32        37        36        39        39        35        35 
dram[7]:       241       272       148       171        39        39        39        38        32        32        36        36        39        39        36        36 
dram[8]:       262       247       163       163        40        40        38        38        32        32        36        36        40        40        35        35 
dram[9]:       253       241       172       134        40        40        38        38        32        32        36        36        40        40        35        34 
dram[10]:       224       244       151       141        40        40        38        38        32        32        36        36        40        40        34        34 
total reads: 13892
bank skew: 276/32 = 8.62
chip skew: 1330/1200 = 1.11
average mf latency per bank:
dram[0]:       6405      6622      6111      5619      8882      8874      9928      9999      8131      8160      6777      6769     11552     11672     14865     14925
dram[1]:       6607      6577      5842      5694      8816      8820      9826      9889      8033      7906      7230      7233     11533     11519     14824     14938
dram[2]:       6649      6652      6243      5871      9587      8917    210900     10061      8753      8107      8205      7458     12837     11426     16116     15149
dram[3]:       6892      6734      6150      5923      8849      8714     10045      9964      7940      7899      7333      7243     11278     11392     15175     15038
dram[4]:       6488      6370      6237      6494      8718      8660      9957      9942      7686      7767      7211      7269     11294     11223     16135     16247
dram[5]:       6570      6484      6519      6154      8742      8727      9831      9914      7862      7947      7376      7139     11215     11264     15969     16058
dram[6]:       6457      6516      6062      5939      8713      8694      9825      9896      7897      7897      7105      7199     11395     11229     16249     16312
dram[7]:       6550      6122      6182      5905      8697      8906      9889     10001      7845      7939      7238      7217     11244     11277     15487     14934
dram[8]:       6319      6552      6034      6067      8872      8884     10073     10091      7892      7780      7177      7190     11309     11497     14725     14841
dram[9]:       6452      6642      5864      6564      8863      8787     10071      9987      7753      7781      7221      7184     11466     11468     15045     15027
dram[10]:       6843      6637      6186      6358      9027      9108      9972     10044      7803      7912      7183      7188     11182     11218     15163     15052
maximum mf latency per bank:
dram[0]:      17172     17112     14193     14656     14745     14291     16747     16761     16060     16165     17016     17302     28124     25207     19699     19700
dram[1]:      17116     17160     14657     14196     14637     14511     17213     17099     15041     15049     16190     15442     24640     24695     19701     19547
dram[2]:      19042     17151     19196     18998     14743     14563     18322     16773     15298     15076     13735     15373     24639     24708     19299     19081
dram[3]:      17104     17149     14117     15334     15944     14959     18267     18327     16145     16147     19536     19490     24645     26954     19069     19055
dram[4]:      17105     17144     15554     15573     14513     14287     17193     16063     15202     15204     19459     19523     26960     20913     19074     19076
dram[5]:      17147     17187     15583     15620     15640     15752     17644     17758     16142     16780     20250     15683     21374     21448     19070     19060
dram[6]:      17148     17204     15584     15611     15686     15644     17273     17273     16795     16782     16618     16620     21392     21452     18964     18205
dram[7]:      17152     17214     15592     14379     15750     15754     17157     16700     16694     16700     16592     16605     21395     21479     18187     18210
dram[8]:      17157     17212     14428     14466     15644     15098     16703     16193     16720     16721     16996     17280     31553     31001     18306     18304
dram[9]:      17105     17127     13843     13861     15008     14234     16611     16718     16700     13769     16718     13776     30944     30991     19688     19695
dram[10]:      17097     17133     14227     13796     14508     14805     16628     16605     13703     13789     13752     13759     30948     28203     19688     19698
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417132 n_nop=401620 n_act=724 n_pre=708 n_req=4024 n_rd=10852 n_write=3228 bw_util=0.06751
n_activity=42290 dram_eff=0.6659
bk0: 836a 407712i bk1: 832a 406678i bk2: 776a 408241i bk3: 776a 407698i bk4: 640a 410024i bk5: 640a 409389i bk6: 588a 409861i bk7: 588a 409136i bk8: 576a 411378i bk9: 576a 411041i bk10: 584a 410541i bk11: 584a 409783i bk12: 696a 410824i bk13: 696a 410055i bk14: 732a 408948i bk15: 732a 408383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25181
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417132 n_nop=401600 n_act=725 n_pre=709 n_req=4024 n_rd=10856 n_write=3242 bw_util=0.06759
n_activity=41863 dram_eff=0.6735
bk0: 832a 407610i bk1: 832a 406652i bk2: 776a 408344i bk3: 776a 407132i bk4: 640a 410134i bk5: 640a 409397i bk6: 588a 409811i bk7: 588a 409423i bk8: 576a 411598i bk9: 576a 410623i bk10: 588a 410849i bk11: 588a 409776i bk12: 696a 410814i bk13: 696a 409460i bk14: 732a 408624i bk15: 732a 408277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25847
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417132 n_nop=401535 n_act=753 n_pre=737 n_req=4045 n_rd=10860 n_write=3247 bw_util=0.06764
n_activity=49140 dram_eff=0.5742
bk0: 832a 408016i bk1: 832a 407253i bk2: 776a 409041i bk3: 776a 408223i bk4: 640a 410477i bk5: 640a 409618i bk6: 592a 410449i bk7: 588a 409815i bk8: 576a 412602i bk9: 576a 411540i bk10: 588a 411865i bk11: 588a 411237i bk12: 696a 411653i bk13: 696a 410629i bk14: 732a 409093i bk15: 732a 408611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.20111
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417132 n_nop=401631 n_act=739 n_pre=723 n_req=3941 n_rd=10856 n_write=3183 bw_util=0.06731
n_activity=41711 dram_eff=0.6732
bk0: 832a 407124i bk1: 832a 405963i bk2: 776a 408019i bk3: 776a 406919i bk4: 640a 409384i bk5: 640a 408871i bk6: 588a 409592i bk7: 588a 409025i bk8: 576a 411584i bk9: 576a 410527i bk10: 588a 410973i bk11: 588a 410602i bk12: 696a 409750i bk13: 696a 409602i bk14: 732a 409036i bk15: 732a 408477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24585
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417132 n_nop=401680 n_act=710 n_pre=694 n_req=3953 n_rd=10864 n_write=3184 bw_util=0.06736
n_activity=41370 dram_eff=0.6791
bk0: 832a 407316i bk1: 832a 406250i bk2: 776a 408687i bk3: 776a 408570i bk4: 640a 409818i bk5: 640a 409344i bk6: 588a 409603i bk7: 588a 408921i bk8: 576a 411923i bk9: 576a 410623i bk10: 588a 410840i bk11: 588a 409962i bk12: 696a 410327i bk13: 696a 410336i bk14: 736a 409256i bk15: 736a 409200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26166
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417132 n_nop=401675 n_act=734 n_pre=718 n_req=3934 n_rd=10848 n_write=3157 bw_util=0.06715
n_activity=41772 dram_eff=0.6705
bk0: 832a 406993i bk1: 832a 405979i bk2: 768a 409160i bk3: 768a 408552i bk4: 640a 410369i bk5: 640a 409621i bk6: 588a 409736i bk7: 588a 409032i bk8: 576a 411615i bk9: 576a 410622i bk10: 588a 411053i bk11: 588a 410213i bk12: 696a 410854i bk13: 696a 409551i bk14: 736a 409527i bk15: 736a 408590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25882
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417132 n_nop=401636 n_act=742 n_pre=726 n_req=3975 n_rd=10844 n_write=3184 bw_util=0.06726
n_activity=41441 dram_eff=0.677
bk0: 832a 406957i bk1: 832a 406534i bk2: 768a 408939i bk3: 764a 407816i bk4: 640a 410566i bk5: 640a 409420i bk6: 588a 409599i bk7: 588a 408771i bk8: 576a 411540i bk9: 576a 410761i bk10: 588a 411140i bk11: 588a 409894i bk12: 696a 411280i bk13: 696a 409830i bk14: 736a 409383i bk15: 736a 408418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24078
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417132 n_nop=401653 n_act=733 n_pre=717 n_req=3982 n_rd=10836 n_write=3193 bw_util=0.06726
n_activity=41774 dram_eff=0.6717
bk0: 832a 406957i bk1: 832a 405998i bk2: 764a 408765i bk3: 764a 408360i bk4: 640a 410270i bk5: 640a 409308i bk6: 588a 408999i bk7: 588a 409052i bk8: 576a 411082i bk9: 576a 410731i bk10: 588a 410935i bk11: 588a 409874i bk12: 696a 411243i bk13: 696a 410481i bk14: 736a 408797i bk15: 732a 408278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2421
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417132 n_nop=401673 n_act=719 n_pre=703 n_req=3987 n_rd=10840 n_write=3197 bw_util=0.0673
n_activity=41442 dram_eff=0.6774
bk0: 832a 407331i bk1: 832a 406431i bk2: 764a 408656i bk3: 764a 408284i bk4: 640a 409933i bk5: 640a 408943i bk6: 584a 409739i bk7: 584a 408941i bk8: 576a 411346i bk9: 576a 410355i bk10: 588a 411361i bk11: 588a 410466i bk12: 704a 410950i bk13: 704a 410396i bk14: 732a 409476i bk15: 732a 408474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24575
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417132 n_nop=401658 n_act=742 n_pre=726 n_req=3950 n_rd=10836 n_write=3170 bw_util=0.06715
n_activity=41302 dram_eff=0.6782
bk0: 832a 407362i bk1: 832a 406470i bk2: 764a 409070i bk3: 764a 407821i bk4: 640a 410325i bk5: 640a 409016i bk6: 584a 409566i bk7: 584a 409214i bk8: 576a 411375i bk9: 576a 410587i bk10: 588a 410650i bk11: 588a 410021i bk12: 704a 411242i bk13: 704a 409794i bk14: 732a 408555i bk15: 728a 408149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22682
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=417132 n_nop=401688 n_act=745 n_pre=729 n_req=3908 n_rd=10832 n_write=3138 bw_util=0.06698
n_activity=41090 dram_eff=0.68
bk0: 832a 407101i bk1: 832a 406107i bk2: 764a 408526i bk3: 764a 407740i bk4: 640a 409886i bk5: 640a 409444i bk6: 584a 410211i bk7: 584a 409836i bk8: 576a 411442i bk9: 576a 410466i bk10: 588a 410898i bk11: 588a 409591i bk12: 704a 411001i bk13: 704a 410474i bk14: 728a 408904i bk15: 728a 407987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22153

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7450, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1483, Reservation_fails = 0
L2_cache_bank[1]: Access = 7419, Miss = 1356, Miss_rate = 0.183, Pending_hits = 1511, Reservation_fails = 0
L2_cache_bank[2]: Access = 7470, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1452, Reservation_fails = 0
L2_cache_bank[3]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1445, Reservation_fails = 0
L2_cache_bank[4]: Access = 25477, Miss = 1358, Miss_rate = 0.053, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[5]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1473, Reservation_fails = 0
L2_cache_bank[6]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1406, Reservation_fails = 0
L2_cache_bank[7]: Access = 7473, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1453, Reservation_fails = 0
L2_cache_bank[8]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1456, Reservation_fails = 0
L2_cache_bank[9]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1481, Reservation_fails = 0
L2_cache_bank[10]: Access = 7493, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1437, Reservation_fails = 0
L2_cache_bank[11]: Access = 7493, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1500, Reservation_fails = 0
L2_cache_bank[12]: Access = 7485, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1450, Reservation_fails = 0
L2_cache_bank[13]: Access = 7472, Miss = 1355, Miss_rate = 0.181, Pending_hits = 1490, Reservation_fails = 0
L2_cache_bank[14]: Access = 7451, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1452, Reservation_fails = 0
L2_cache_bank[15]: Access = 7424, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1485, Reservation_fails = 0
L2_cache_bank[16]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1434, Reservation_fails = 0
L2_cache_bank[17]: Access = 7405, Miss = 1355, Miss_rate = 0.183, Pending_hits = 1471, Reservation_fails = 0
L2_cache_bank[18]: Access = 7427, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1459, Reservation_fails = 0
L2_cache_bank[19]: Access = 7402, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1430, Reservation_fails = 0
L2_cache_bank[20]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1426, Reservation_fails = 0
L2_cache_bank[21]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1429, Reservation_fails = 0
L2_total_cache_accesses = 182002
L2_total_cache_misses = 29831
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 32055
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56187
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 108
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 162
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118691
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=490326
icnt_total_pkts_simt_to_mem=339507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 226.018
	minimum = 6
	maximum = 4814
Network latency average = 127.563
	minimum = 6
	maximum = 2392
Slowest packet = 110036
Flit latency average = 80.5805
	minimum = 6
	maximum = 2392
Slowest flit = 231662
Fragmentation average = 0.0835088
	minimum = 0
	maximum = 964
Injected packet rate average = 0.0164016
	minimum = 0.0131477 (at node 8)
	maximum = 0.0740558 (at node 32)
Accepted packet rate average = 0.0164016
	minimum = 0.0131477 (at node 8)
	maximum = 0.0740558 (at node 32)
Injected flit rate average = 0.0386192
	minimum = 0.0234081 (at node 8)
	maximum = 0.331548 (at node 32)
Accepted flit rate average= 0.0386192
	minimum = 0.0304331 (at node 29)
	maximum = 0.0885634 (at node 32)
Injected packet length average = 2.35459
Accepted packet length average = 2.35459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 122.762 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2487.5 (2 samples)
Network latency average = 70.9224 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1259 (2 samples)
Flit latency average = 46.9881 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1259 (2 samples)
Fragmentation average = 0.0417544 (2 samples)
	minimum = 0 (2 samples)
	maximum = 482 (2 samples)
Injected packet rate average = 0.0160814 (2 samples)
	minimum = 0.0133667 (2 samples)
	maximum = 0.0461091 (2 samples)
Accepted packet rate average = 0.0160814 (2 samples)
	minimum = 0.0133667 (2 samples)
	maximum = 0.0461091 (2 samples)
Injected flit rate average = 0.0359045 (2 samples)
	minimum = 0.025718 (2 samples)
	maximum = 0.185422 (2 samples)
Accepted flit rate average = 0.0359045 (2 samples)
	minimum = 0.0298205 (2 samples)
	maximum = 0.0629657 (2 samples)
Injected packet size average = 2.23267 (2 samples)
Accepted packet size average = 2.23267 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 21 sec (801 sec)
gpgpu_simulation_rate = 57977 (inst/sec)
gpgpu_simulation_rate = 856 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 6413 Tlb_hit: 4375 Tlb_miss: 2038 Tlb_hit_rate: 0.682208
Shader1: Tlb_access: 6443 Tlb_hit: 4392 Tlb_miss: 2051 Tlb_hit_rate: 0.681670
Shader2: Tlb_access: 6360 Tlb_hit: 4282 Tlb_miss: 2078 Tlb_hit_rate: 0.673270
Shader3: Tlb_access: 6562 Tlb_hit: 4406 Tlb_miss: 2156 Tlb_hit_rate: 0.671442
Shader4: Tlb_access: 6589 Tlb_hit: 4426 Tlb_miss: 2163 Tlb_hit_rate: 0.671726
Shader5: Tlb_access: 6492 Tlb_hit: 4413 Tlb_miss: 2079 Tlb_hit_rate: 0.679760
Shader6: Tlb_access: 6467 Tlb_hit: 4438 Tlb_miss: 2029 Tlb_hit_rate: 0.686253
Shader7: Tlb_access: 6447 Tlb_hit: 4349 Tlb_miss: 2098 Tlb_hit_rate: 0.674577
Shader8: Tlb_access: 6022 Tlb_hit: 4028 Tlb_miss: 1994 Tlb_hit_rate: 0.668881
Shader9: Tlb_access: 6160 Tlb_hit: 4105 Tlb_miss: 2055 Tlb_hit_rate: 0.666396
Shader10: Tlb_access: 6404 Tlb_hit: 4368 Tlb_miss: 2036 Tlb_hit_rate: 0.682074
Shader11: Tlb_access: 6352 Tlb_hit: 4257 Tlb_miss: 2095 Tlb_hit_rate: 0.670183
Shader12: Tlb_access: 6738 Tlb_hit: 4541 Tlb_miss: 2197 Tlb_hit_rate: 0.673939
Shader13: Tlb_access: 6390 Tlb_hit: 4260 Tlb_miss: 2130 Tlb_hit_rate: 0.666667
Shader14: Tlb_access: 6519 Tlb_hit: 4381 Tlb_miss: 2138 Tlb_hit_rate: 0.672036
Shader15: Tlb_access: 6677 Tlb_hit: 4574 Tlb_miss: 2103 Tlb_hit_rate: 0.685038
Shader16: Tlb_access: 6923 Tlb_hit: 4800 Tlb_miss: 2123 Tlb_hit_rate: 0.693341
Shader17: Tlb_access: 6560 Tlb_hit: 4477 Tlb_miss: 2083 Tlb_hit_rate: 0.682469
Shader18: Tlb_access: 6747 Tlb_hit: 4567 Tlb_miss: 2180 Tlb_hit_rate: 0.676893
Shader19: Tlb_access: 6390 Tlb_hit: 4314 Tlb_miss: 2076 Tlb_hit_rate: 0.675117
Shader20: Tlb_access: 6583 Tlb_hit: 4463 Tlb_miss: 2120 Tlb_hit_rate: 0.677958
Shader21: Tlb_access: 6340 Tlb_hit: 4248 Tlb_miss: 2092 Tlb_hit_rate: 0.670032
Shader22: Tlb_access: 6707 Tlb_hit: 4619 Tlb_miss: 2088 Tlb_hit_rate: 0.688683
Shader23: Tlb_access: 6331 Tlb_hit: 4321 Tlb_miss: 2010 Tlb_hit_rate: 0.682515
Shader24: Tlb_access: 6532 Tlb_hit: 4436 Tlb_miss: 2096 Tlb_hit_rate: 0.679118
Shader25: Tlb_access: 6677 Tlb_hit: 4604 Tlb_miss: 2073 Tlb_hit_rate: 0.689531
Shader26: Tlb_access: 6589 Tlb_hit: 4389 Tlb_miss: 2200 Tlb_hit_rate: 0.666110
Shader27: Tlb_access: 6279 Tlb_hit: 4307 Tlb_miss: 1972 Tlb_hit_rate: 0.685937
Tlb_tot_access: 181693 Tlb_tot_hit: 123140, Tlb_tot_miss: 58553, Tlb_tot_hit_rate: 0.677737
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 188 Tlb_invalidate: 169 Tlb_evict: 0 Tlb_page_evict: 169
Shader1: Tlb_validate: 186 Tlb_invalidate: 167 Tlb_evict: 0 Tlb_page_evict: 167
Shader2: Tlb_validate: 171 Tlb_invalidate: 152 Tlb_evict: 0 Tlb_page_evict: 152
Shader3: Tlb_validate: 196 Tlb_invalidate: 177 Tlb_evict: 0 Tlb_page_evict: 177
Shader4: Tlb_validate: 176 Tlb_invalidate: 157 Tlb_evict: 0 Tlb_page_evict: 157
Shader5: Tlb_validate: 182 Tlb_invalidate: 163 Tlb_evict: 0 Tlb_page_evict: 163
Shader6: Tlb_validate: 184 Tlb_invalidate: 165 Tlb_evict: 0 Tlb_page_evict: 165
Shader7: Tlb_validate: 178 Tlb_invalidate: 159 Tlb_evict: 0 Tlb_page_evict: 159
Shader8: Tlb_validate: 173 Tlb_invalidate: 154 Tlb_evict: 0 Tlb_page_evict: 154
Shader9: Tlb_validate: 178 Tlb_invalidate: 159 Tlb_evict: 0 Tlb_page_evict: 159
Shader10: Tlb_validate: 175 Tlb_invalidate: 156 Tlb_evict: 0 Tlb_page_evict: 156
Shader11: Tlb_validate: 174 Tlb_invalidate: 155 Tlb_evict: 0 Tlb_page_evict: 155
Shader12: Tlb_validate: 186 Tlb_invalidate: 167 Tlb_evict: 0 Tlb_page_evict: 167
Shader13: Tlb_validate: 180 Tlb_invalidate: 161 Tlb_evict: 0 Tlb_page_evict: 161
Shader14: Tlb_validate: 190 Tlb_invalidate: 171 Tlb_evict: 0 Tlb_page_evict: 171
Shader15: Tlb_validate: 182 Tlb_invalidate: 163 Tlb_evict: 0 Tlb_page_evict: 163
Shader16: Tlb_validate: 190 Tlb_invalidate: 171 Tlb_evict: 0 Tlb_page_evict: 171
Shader17: Tlb_validate: 183 Tlb_invalidate: 164 Tlb_evict: 0 Tlb_page_evict: 164
Shader18: Tlb_validate: 185 Tlb_invalidate: 166 Tlb_evict: 0 Tlb_page_evict: 166
Shader19: Tlb_validate: 188 Tlb_invalidate: 169 Tlb_evict: 0 Tlb_page_evict: 169
Shader20: Tlb_validate: 174 Tlb_invalidate: 155 Tlb_evict: 0 Tlb_page_evict: 155
Shader21: Tlb_validate: 174 Tlb_invalidate: 155 Tlb_evict: 0 Tlb_page_evict: 155
Shader22: Tlb_validate: 183 Tlb_invalidate: 164 Tlb_evict: 0 Tlb_page_evict: 164
Shader23: Tlb_validate: 178 Tlb_invalidate: 159 Tlb_evict: 0 Tlb_page_evict: 159
Shader24: Tlb_validate: 176 Tlb_invalidate: 157 Tlb_evict: 0 Tlb_page_evict: 157
Shader25: Tlb_validate: 186 Tlb_invalidate: 167 Tlb_evict: 0 Tlb_page_evict: 167
Shader26: Tlb_validate: 193 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader27: Tlb_validate: 183 Tlb_invalidate: 164 Tlb_evict: 0 Tlb_page_evict: 164
Tlb_tot_valiate: 5092 Tlb_invalidate: 4560, Tlb_tot_evict: 0, Tlb_tot_evict page: 4560
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2038 Page_hit: 705 Page_miss: 1333 Page_hit_rate: 0.345927 Page_fault: 4 Page_pending: 1300
Shader1: Page_table_access:2051 Page_hit: 775 Page_miss: 1276 Page_hit_rate: 0.377864 Page_fault: 0 Page_pending: 1273
Shader2: Page_table_access:2078 Page_hit: 665 Page_miss: 1413 Page_hit_rate: 0.320019 Page_fault: 0 Page_pending: 1409
Shader3: Page_table_access:2156 Page_hit: 806 Page_miss: 1350 Page_hit_rate: 0.373840 Page_fault: 2 Page_pending: 1342
Shader4: Page_table_access:2163 Page_hit: 705 Page_miss: 1458 Page_hit_rate: 0.325936 Page_fault: 1 Page_pending: 1441
Shader5: Page_table_access:2079 Page_hit: 767 Page_miss: 1312 Page_hit_rate: 0.368927 Page_fault: 0 Page_pending: 1290
Shader6: Page_table_access:2029 Page_hit: 739 Page_miss: 1290 Page_hit_rate: 0.364219 Page_fault: 0 Page_pending: 1286
Shader7: Page_table_access:2098 Page_hit: 812 Page_miss: 1286 Page_hit_rate: 0.387035 Page_fault: 1 Page_pending: 1282
Shader8: Page_table_access:1994 Page_hit: 696 Page_miss: 1298 Page_hit_rate: 0.349047 Page_fault: 0 Page_pending: 1286
Shader9: Page_table_access:2055 Page_hit: 701 Page_miss: 1354 Page_hit_rate: 0.341119 Page_fault: 0 Page_pending: 1352
Shader10: Page_table_access:2036 Page_hit: 695 Page_miss: 1341 Page_hit_rate: 0.341356 Page_fault: 1 Page_pending: 1341
Shader11: Page_table_access:2095 Page_hit: 723 Page_miss: 1372 Page_hit_rate: 0.345107 Page_fault: 0 Page_pending: 1356
Shader12: Page_table_access:2197 Page_hit: 750 Page_miss: 1447 Page_hit_rate: 0.341375 Page_fault: 0 Page_pending: 1428
Shader13: Page_table_access:2130 Page_hit: 733 Page_miss: 1397 Page_hit_rate: 0.344131 Page_fault: 0 Page_pending: 1388
Shader14: Page_table_access:2138 Page_hit: 823 Page_miss: 1315 Page_hit_rate: 0.384939 Page_fault: 0 Page_pending: 1311
Shader15: Page_table_access:2103 Page_hit: 668 Page_miss: 1435 Page_hit_rate: 0.317641 Page_fault: 0 Page_pending: 1415
Shader16: Page_table_access:2123 Page_hit: 764 Page_miss: 1359 Page_hit_rate: 0.359868 Page_fault: 0 Page_pending: 1306
Shader17: Page_table_access:2083 Page_hit: 704 Page_miss: 1379 Page_hit_rate: 0.337974 Page_fault: 4 Page_pending: 1339
Shader18: Page_table_access:2180 Page_hit: 704 Page_miss: 1476 Page_hit_rate: 0.322936 Page_fault: 1 Page_pending: 1476
Shader19: Page_table_access:2076 Page_hit: 751 Page_miss: 1325 Page_hit_rate: 0.361753 Page_fault: 0 Page_pending: 1324
Shader20: Page_table_access:2120 Page_hit: 792 Page_miss: 1328 Page_hit_rate: 0.373585 Page_fault: 1 Page_pending: 1322
Shader21: Page_table_access:2092 Page_hit: 702 Page_miss: 1390 Page_hit_rate: 0.335564 Page_fault: 0 Page_pending: 1388
Shader22: Page_table_access:2088 Page_hit: 637 Page_miss: 1451 Page_hit_rate: 0.305077 Page_fault: 0 Page_pending: 1448
Shader23: Page_table_access:2010 Page_hit: 648 Page_miss: 1362 Page_hit_rate: 0.322388 Page_fault: 2 Page_pending: 1356
Shader24: Page_table_access:2096 Page_hit: 712 Page_miss: 1384 Page_hit_rate: 0.339695 Page_fault: 3 Page_pending: 1374
Shader25: Page_table_access:2073 Page_hit: 668 Page_miss: 1405 Page_hit_rate: 0.322238 Page_fault: 0 Page_pending: 1395
Shader26: Page_table_access:2200 Page_hit: 886 Page_miss: 1314 Page_hit_rate: 0.402727 Page_fault: 0 Page_pending: 1314
Shader27: Page_table_access:1972 Page_hit: 742 Page_miss: 1230 Page_hit_rate: 0.376268 Page_fault: 3 Page_pending: 1224
Page_talbe_tot_access: 58553 Page_tot_hit: 20473, Page_tot_miss 38080, Page_tot_hit_rate: 0.349649 Page_tot_fault: 23 Page_tot_pending: 37766
Total_memory_access_page_fault: 23, Average_latency: 440469.843750
========================================Page threshing statistics==============================
Page_validate: 1616 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 291
Rdma_migration_read 23
Rdma_migration_write 2
========================================PCI-e statistics==============================
Pcie_read_utilization: 6.863184
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   291635 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(46.917622)
F:   223063----T:   223316 	 St: c0000720 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   223316----T:   223569 	 St: c00006c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   223569----T:   223822 	 St: c00006c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   223822----T:   224075 	 St: c00000c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   224075----T:   224328 	 St: c00006e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   224328----T:   224581 	 St: c00000e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   224581----T:   224834 	 St: c00006c0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   224834----T:   225087 	 St: c00000e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   225087----T:   225340 	 St: c00006e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   225340----T:   225600 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   225600----T:   226424 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   226424----T:   226677 	 St: c0077600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   226677----T:   226930 	 St: c0077680 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   226930----T:   227183 	 St: c0077300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   227183----T:   227436 	 St: c0077380 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   227436----T:   227689 	 St: c0077400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   227689----T:   227942 	 St: c0077480 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   227942----T:   228195 	 St: c0077500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   228195----T:   228448 	 St: c0077580 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   228448----T:   228701 	 St: c0077380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   228701----T:   228954 	 St: c0080000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   228954----T:   229207 	 St: c0080380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   229207----T:   229460 	 St: c0080040 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   229460----T:   229713 	 St: c0080400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   229713----T:   229966 	 St: c00807c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   229966----T:   230219 	 St: c0080080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   230219----T:   230472 	 St: c0080480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   230472----T:   230725 	 St: c0080800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   230725----T:   230978 	 St: c0080160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   230978----T:   231231 	 St: c0092040 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   231231----T:   231484 	 St: c0092080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   231484----T:   231737 	 St: c0092140 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   231737----T:   231990 	 St: c00939c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   231990----T:   232243 	 St: c0092180 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   232243----T:   232496 	 St: c0093a00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   232496----T:   232749 	 St: c0092260 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   232749----T:   233002 	 St: c0093ac0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   233002----T:   233255 	 St: c0090f40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   233255----T:   233508 	 St: c0091380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   233508----T:   233761 	 St: c0092280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   233761----T:   234014 	 St: c0093b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   234014----T:   234267 	 St: c0090f80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   234267----T:   234520 	 St: c0091400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   234520----T:   234773 	 St: c0091160 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   234773----T:   235026 	 St: c0091480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   235026----T:   235279 	 St: c0091180 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   235279----T:   235532 	 St: c0091500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   235532----T:   235785 	 St: c0091c00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   235785----T:   236038 	 St: c0091c80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   236038----T:   236291 	 St: c00911e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   236291----T:   236798 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(0.342336)
F:   236798----T:   237305 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(0.342336)
F:   237305----T:   237565 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   237565----T:   238389 	 St: c0081000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   238389----T:   238669 	 St: c0090000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   238669----T:   240191 	 St: c0092000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(1.027684)
F:   240191----T:   240451 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   240451----T:   241275 	 St: c06a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   241680----T:   241933 	 St: c00b3840 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   241933----T:   242186 	 St: c00b3880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   242186----T:   242439 	 St: c00b3960 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   242439----T:   242692 	 St: c00b3980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   242692----T:   242945 	 St: c00b3a60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   242945----T:   243198 	 St: c00b3a80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   243198----T:   243451 	 St: c00b0980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   243451----T:   243704 	 St: c00b3b80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   243704----T:   243957 	 St: c00b0a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   243957----T:   244210 	 St: c00b3c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   244210----T:   244463 	 St: c00b0a80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   244463----T:   244716 	 St: c00b0b00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   244716----T:   244969 	 St: c00b0b80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   244969----T:   245222 	 St: c00b0c00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   245222----T:   245475 	 St: c00b0900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   245475----T:   245728 	 St: c00b0980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   245728----T:   245981 	 St: c00b0cc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   245981----T:   246241 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   246241----T:   249313 	 St: c00b1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(2.074274)
F:   253263----T:   253516 	 St: c00f0500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   253516----T:   253769 	 St: c00f0580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   253769----T:   254022 	 St: c00f0040 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   254022----T:   254275 	 St: c00f0580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   254275----T:   254528 	 St: c00f0080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   254528----T:   254781 	 St: c00f0600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   254781----T:   255034 	 St: c00f0680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   255034----T:   255287 	 St: c00f0700 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   255287----T:   255540 	 St: c00f0600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   255540----T:   255800 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   255800----T:   261883 	 St: c00f1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(4.107360)
F:   270529----T:   270782 	 St: c0170580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   270782----T:   271035 	 St: c0170600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   271035----T:   271288 	 St: c0170600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   271288----T:   271541 	 St: c0170680 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   271541----T:   271794 	 St: c0170680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   271794----T:   272047 	 St: c0170700 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   272047----T:   272300 	 St: c0170700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   272300----T:   272553 	 St: c0170780 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   272553----T:   272806 	 St: c0170780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   272806----T:   273059 	 St: c0010000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   273059----T:   273312 	 St: c0010000 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   273312----T:   273565 	 St: c0010440 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   273565----T:   273818 	 St: c0010440 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   273818----T:   274071 	 St: c0010180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   274071----T:   274324 	 St: c0010180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   274324----T:   274577 	 St: c0010140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   274577----T:   274830 	 St: c00101a0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   274830----T:   275083 	 St: c0010140 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   275083----T:   275343 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   275343----T:   287451 	 St: c0171000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(8.175557)
F:   287451----T:   287711 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   287711----T:   288535 	 St: c0011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   289768----T:   290028 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   290028----T:   290852 	 St: c06b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   291635----T:   291895 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   291635----T:   292459 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   292719----T:   292979 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   292719----T:   293543 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   293803----T:   294063 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   293803----T:   295372 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F:   295632----T:   295892 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   295632----T:   298704 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(2.074274)
F:   298964----T:   299224 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   298964----T:   305047 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(4.107360)
F:   305307----T:   305567 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   305307----T:   308238 	 St: 0 Sz: 245760 	 Sm: 0 	 T: device_sync(1.979068)
F:   530648----T:   685809 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(104.767723)
F:   531422----T:   531675 	 St: c0040000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   531675----T:   531928 	 St: c0040000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   531928----T:   532181 	 St: c0040000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   532181----T:   532434 	 St: c0040000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   532434----T:   532687 	 St: c0040000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   532687----T:   532940 	 St: c0040000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   532940----T:   533193 	 St: c0040000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   533193----T:   533446 	 St: c0040000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   533446----T:   533699 	 St: c0040000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   533699----T:   533952 	 St: c04a6440 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   533952----T:   534205 	 St: c04a6480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   534205----T:   534458 	 St: c04a6540 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   534458----T:   534711 	 St: c04a6580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   534711----T:   534964 	 St: c04819c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   534964----T:   535217 	 St: c0481a00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   535217----T:   535470 	 St: c04a6660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   535470----T:   535723 	 St: c04a6680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   535723----T:   535976 	 St: c0481ac0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   535976----T:   536229 	 St: c0481b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   536229----T:   536482 	 St: c0481140 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   536482----T:   536735 	 St: c0481180 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   536735----T:   536988 	 St: c0481580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   536988----T:   537241 	 St: c0481600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   537241----T:   537494 	 St: c0481be0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   537494----T:   537747 	 St: c0296440 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   537747----T:   538000 	 St: c0296480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   538000----T:   538253 	 St: c0296540 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   538253----T:   538506 	 St: c0296580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   538506----T:   538759 	 St: c02719c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   538759----T:   539012 	 St: c0271a00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   539012----T:   539265 	 St: c0296660 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   539265----T:   539518 	 St: c0296680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   539518----T:   539771 	 St: c0271ac0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   539771----T:   540024 	 St: c0271b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   540024----T:   540277 	 St: c0271140 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   540277----T:   540530 	 St: c0271180 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   540530----T:   540783 	 St: c0271580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   540783----T:   541036 	 St: c0271600 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   541036----T:   541296 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   541296----T:   542120 	 St: c0041000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   542120----T:   542400 	 St: c0480000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   542400----T:   543178 	 St: c0482000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:   543880----T:   544133 	 St: c0490480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   544133----T:   544386 	 St: c0490500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   544386----T:   544639 	 St: c0490580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   544639----T:   544892 	 St: c0490600 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   544892----T:   545145 	 St: c0490380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   545145----T:   545398 	 St: c0490400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   545398----T:   545651 	 St: c0490680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   545651----T:   545904 	 St: c0490700 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   545904----T:   546157 	 St: c0497b80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   546157----T:   546410 	 St: c0497c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   546410----T:   546663 	 St: c0497c80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   546663----T:   546916 	 St: c0497d00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   546916----T:   547169 	 St: c0497a80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   547169----T:   547422 	 St: c0497b00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   547422----T:   547675 	 St: c0497d80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   547675----T:   547928 	 St: c0497e00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   547928----T:   548181 	 St: c049f180 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   548181----T:   548434 	 St: c049f200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   548434----T:   548687 	 St: c04907c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   548687----T:   548940 	 St: c04a6cc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   548940----T:   549193 	 St: c04a6d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   549193----T:   549446 	 St: c04a6dc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   549446----T:   549699 	 St: c02792e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   549699----T:   549952 	 St: c0279300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   549952----T:   550205 	 St: c0279360 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   550205----T:   550458 	 St: c0279380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   550458----T:   550711 	 St: c02791c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   550711----T:   550964 	 St: c0279200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   550964----T:   551217 	 St: c0279480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   551217----T:   551470 	 St: c0279500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   551470----T:   551723 	 St: c02790c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   551723----T:   551976 	 St: c0280480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   551976----T:   552229 	 St: c0280500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   552229----T:   552482 	 St: c0280380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   552482----T:   552735 	 St: c0280400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   552735----T:   552988 	 St: c0287b80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   552988----T:   553241 	 St: c0287c00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   553241----T:   553494 	 St: c0287d80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   553494----T:   553747 	 St: c0287e00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   553747----T:   554000 	 St: c0280580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   554000----T:   554253 	 St: c0280600 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   554253----T:   554506 	 St: c0280680 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   554506----T:   554759 	 St: c0280700 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   554759----T:   555012 	 St: c0287c80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   555012----T:   555265 	 St: c0287d00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   555265----T:   555518 	 St: c028f180 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   555518----T:   555771 	 St: c028f200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   555771----T:   556024 	 St: c0287c00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   556024----T:   556277 	 St: c0287c80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   556277----T:   556530 	 St: c028f200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   556530----T:   556783 	 St: c028f280 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   556783----T:   557036 	 St: c028f300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   557036----T:   557289 	 St: c028f380 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   557289----T:   557542 	 St: c028f540 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   557542----T:   557795 	 St: c028f580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   557795----T:   558048 	 St: c0296cc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   558048----T:   558301 	 St: c0296d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   558301----T:   558554 	 St: c0287a80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   558554----T:   558814 	 St: c0490000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   558814----T:   559638 	 St: c0491000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   559638----T:   560102 	 St: c04a0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(0.313302)
F:   560102----T:   561390 	 St: c04a7000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(0.869683)
F:   561390----T:   561643 	 St: c0290000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   561643----T:   561896 	 St: c0291380 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   561896----T:   562149 	 St: c0291400 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   562149----T:   562402 	 St: c0295bc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   562402----T:   562655 	 St: c02906c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   562655----T:   562908 	 St: c0290b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   562908----T:   563161 	 St: c0291480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   563161----T:   563414 	 St: c02928c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   563414----T:   563667 	 St: c0293880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   563667----T:   563920 	 St: c0295c00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   563920----T:   564173 	 St: c0290280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   564173----T:   564426 	 St: c0290700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   564426----T:   564679 	 St: c0290b80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   564679----T:   564932 	 St: c0290f40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   564932----T:   565185 	 St: c0291500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   565185----T:   565438 	 St: c0292900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   565438----T:   565691 	 St: c0293460 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   565691----T:   565944 	 St: c0293900 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   565944----T:   566197 	 St: c0290300 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   566197----T:   566450 	 St: c0290f80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   566450----T:   566703 	 St: c0293480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   566703----T:   566956 	 St: c0291400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   566956----T:   567552 	 St: c0270000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(0.402431)
F:   567552----T:   567973 	 St: c027a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(0.284267)
F:   567973----T:   568480 	 St: c0280000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(0.342336)
F:   568480----T:   568987 	 St: c0288000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(0.342336)
F:   568987----T:   569247 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   569247----T:   570816 	 St: c0291000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(1.059419)
F:   574604----T:   574857 	 St: c04c1e40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   574857----T:   575110 	 St: c04c1e80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   575110----T:   575363 	 St: c04c0b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   575363----T:   575616 	 St: c04c0b80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   575616----T:   575869 	 St: c04c0d40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   575869----T:   576122 	 St: c04c0d80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   576122----T:   576375 	 St: c04c0e40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   576375----T:   576628 	 St: c04c0e80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   576628----T:   576881 	 St: c04c1060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   576881----T:   577134 	 St: c04c1080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   577134----T:   577387 	 St: c04c0dc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   577387----T:   577640 	 St: c04c0e00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   577640----T:   577893 	 St: c04c07e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   577893----T:   578153 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   578153----T:   581225 	 St: c04c1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(2.074274)
F:   581225----T:   581478 	 St: c02b1060 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   581478----T:   581731 	 St: c02b1080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   581731----T:   581984 	 St: c02b0d40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   581984----T:   582237 	 St: c02b0d80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   582237----T:   582490 	 St: c02b0e40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   582490----T:   582743 	 St: c02b0e80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   582743----T:   582996 	 St: c02b0280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   582996----T:   583249 	 St: c02b0300 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   583249----T:   583502 	 St: c02b04c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   583502----T:   583755 	 St: c02b0500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   583755----T:   584008 	 St: c02b05c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   584008----T:   584268 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   584268----T:   587340 	 St: c02b1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(2.074274)
F:   597017----T:   597270 	 St: c0500940 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   597270----T:   597523 	 St: c0500980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   597523----T:   597776 	 St: c0500a40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   597776----T:   598029 	 St: c0500a80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   598029----T:   598282 	 St: c0500b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   598282----T:   598535 	 St: c0500b80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   598535----T:   598788 	 St: c0500c60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   598788----T:   599041 	 St: c0500c80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   599041----T:   599294 	 St: c0500600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   599294----T:   599554 	 St: c0500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   599554----T:   599807 	 St: c02f0940 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   599807----T:   600060 	 St: c02f0980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   600060----T:   600313 	 St: c02f0a40 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   600313----T:   600566 	 St: c02f0a80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   600566----T:   600819 	 St: c02f0b60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   600819----T:   601072 	 St: c02f0b80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   601072----T:   601325 	 St: c02f0500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   601325----T:   601578 	 St: c02f0580 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   601578----T:   601831 	 St: c02f0e80 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   601831----T:   607914 	 St: c0501000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(4.107360)
F:   607914----T:   608174 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   608174----T:   614257 	 St: c02f1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(4.107360)
F:   642963----T:   643216 	 St: c0581ac0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   643216----T:   643469 	 St: c0581b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   643469----T:   643722 	 St: c0583cc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   643722----T:   643975 	 St: c0583d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   643975----T:   644228 	 St: c0583dc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   644228----T:   644481 	 St: c0581780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   644481----T:   644734 	 St: c0583e00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   644734----T:   644987 	 St: c0581800 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   644987----T:   645240 	 St: c0583ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   645240----T:   645493 	 St: c0583f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   645493----T:   645746 	 St: c0583fe0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   645746----T:   645999 	 St: c0584000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   645999----T:   646252 	 St: c0580240 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   646252----T:   646505 	 St: c0580280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   646505----T:   646758 	 St: c0581240 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   646758----T:   647011 	 St: c0581280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   647011----T:   647264 	 St: c0581560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   647264----T:   647517 	 St: c0581580 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   647517----T:   647770 	 St: c0582980 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   647770----T:   648023 	 St: c0582a00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   648023----T:   648276 	 St: c0582ee0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   648276----T:   648529 	 St: c0582f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   648529----T:   648782 	 St: c0580e00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   648782----T:   649035 	 St: c0580e80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   649035----T:   649288 	 St: c0580f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   649288----T:   649541 	 St: c0580f80 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   649541----T:   649794 	 St: c0581000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   649794----T:   650047 	 St: c0371ac0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   650047----T:   650300 	 St: c0371b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   650300----T:   650553 	 St: c0371bc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   650553----T:   650806 	 St: c0371c00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   650806----T:   651059 	 St: c0371ce0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   651059----T:   651312 	 St: c0371d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   651312----T:   651565 	 St: c0371de0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   651565----T:   651818 	 St: c0371e00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   651818----T:   652071 	 St: c0373cc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   652071----T:   652324 	 St: c0373d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   652324----T:   652577 	 St: c0371780 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   652577----T:   652830 	 St: c0373dc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   652830----T:   653110 	 St: c0580000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   653110----T:   665171 	 St: c0582000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(8.143822)
F:   665171----T:   665451 	 St: c0370000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   665451----T:   677512 	 St: c0372000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(8.143822)
F:   685809----T:   686069 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   685809----T:   686633 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   686893----T:   687153 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   686893----T:   687717 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   687977----T:   688237 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   687977----T:   689546 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F:   689806----T:   690066 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   689806----T:   692878 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(2.074274)
F:   693138----T:   693398 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   693138----T:   699221 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(4.107360)
F:   699481----T:   699741 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   699481----T:   711589 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(8.175557)
F:   711849----T:   712109 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   711849----T:   712673 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   712933----T:   713193 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   712933----T:   713757 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   714017----T:   714277 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   714017----T:   715586 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F:   715846----T:   716106 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   715846----T:   716948 	 St: 0 Sz: 86016 	 Sm: 0 	 T: device_sync(0.744092)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 224646(cycle), 151.685349(us)
Tot_kernel_exec_time_and_fault_time: 1757481(cycle), 1186.685303(us)
Tot_memcpy_h2d_time: 83149(cycle), 56.143822(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 83149(cycle), 56.143822(us)
Tot_devicesync_time: 48262(cycle), 32.587440(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 73623(cycle), 49.711681(us)
Tot_memcpy_d2h_sync_wb_time: 48262(cycle), 32.587440(us)
GPGPU-Sim: *** exit detected ***
