--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/HEP/Documents/Quarknet 2017/QN17Verilog/iseconfig/filter.filter
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr
main.pcf -ucf constraints.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk100_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4696 paths analyzed, 727 endpoints analyzed, 273 failing endpoints
 273 timing errors detected. (18 setup errors, 255 hold errors, 0 component switching limit errors)
 Minimum period is  13.184ns.
--------------------------------------------------------------------------------

Paths for end point din_14 (SLICE_X17Y16.CIN), 253 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A2/cntr_6 (FF)
  Destination:          din_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.028ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.564ns (1.549 - 4.113)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A2/cntr_6 to din_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y8.YQ       Tcko                  0.511   tube4A2/cntr<7>
                                                       tube4A2/cntr_6
    SLICE_X17Y8.G3       net (fanout=1)        1.053   tube4A2/cntr<6>
    SLICE_X17Y8.COUT     Topcyg                0.871   din_14_mux0000_wg_cy<1>
                                                       din_14_mux0000_wg_lut<1>
                                                       din_14_mux0000_wg_cy<1>
    SLICE_X17Y9.CIN      net (fanout=1)        0.000   din_14_mux0000_wg_cy<1>
    SLICE_X17Y9.COUT     Tbyp                  0.103   din_14_mux0000_wg_cy<3>
                                                       din_14_mux0000_wg_cy<2>
                                                       din_14_mux0000_wg_cy<3>
    SLICE_X17Y10.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<3>
    SLICE_X17Y10.COUT    Tbyp                  0.103   din_14_mux0000_wg_cy<5>
                                                       din_14_mux0000_wg_cy<4>
                                                       din_14_mux0000_wg_cy<5>
    SLICE_X17Y11.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<5>
    SLICE_X17Y11.COUT    Tbyp                  0.103   din_14_mux0000_wg_cy<7>
                                                       din_14_mux0000_wg_cy<6>
                                                       din_14_mux0000_wg_cy<7>
    SLICE_X17Y12.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<7>
    SLICE_X17Y12.COUT    Tbyp                  0.103   din_14_mux0000_wg_cy<9>
                                                       din_14_mux0000_wg_cy<8>
                                                       din_14_mux0000_wg_cy<9>
    SLICE_X17Y13.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<9>
    SLICE_X17Y13.COUT    Tbyp                  0.103   din_14_mux0000_wg_cy<11>
                                                       din_14_mux0000_wg_cy<10>
                                                       din_14_mux0000_wg_cy<11>
    SLICE_X17Y14.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<11>
    SLICE_X17Y14.COUT    Tbyp                  0.103   din_14_mux0000_wg_cy<13>
                                                       din_14_mux0000_wg_cy<12>
                                                       din_14_mux0000_wg_cy<13>
    SLICE_X17Y15.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<13>
    SLICE_X17Y15.COUT    Tbyp                  0.103   din_14_mux0000_wg_cy<15>
                                                       din_14_mux0000_wg_cy<14>
                                                       din_14_mux0000_wg_cy<15>
    SLICE_X17Y16.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<15>
    SLICE_X17Y16.CLK     Tcinck                0.872   din<14>
                                                       din_14_mux0000_wg_cy<16>
                                                       din_14_mux0000_rt
                                                       din_14
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (2.975ns logic, 1.053ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube3B5/cntr_6 (FF)
  Destination:          din_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.722ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.564ns (1.549 - 4.113)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube3B5/cntr_6 to din_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.YQ       Tcko                  0.567   tube3B5/cntr<7>
                                                       tube3B5/cntr_6
    SLICE_X17Y9.F2       net (fanout=1)        0.654   tube3B5/cntr<6>
    SLICE_X17Y9.COUT     Topcyf                1.011   din_14_mux0000_wg_cy<3>
                                                       din_14_mux0000_wg_lut<2>
                                                       din_14_mux0000_wg_cy<2>
                                                       din_14_mux0000_wg_cy<3>
    SLICE_X17Y10.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<3>
    SLICE_X17Y10.COUT    Tbyp                  0.103   din_14_mux0000_wg_cy<5>
                                                       din_14_mux0000_wg_cy<4>
                                                       din_14_mux0000_wg_cy<5>
    SLICE_X17Y11.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<5>
    SLICE_X17Y11.COUT    Tbyp                  0.103   din_14_mux0000_wg_cy<7>
                                                       din_14_mux0000_wg_cy<6>
                                                       din_14_mux0000_wg_cy<7>
    SLICE_X17Y12.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<7>
    SLICE_X17Y12.COUT    Tbyp                  0.103   din_14_mux0000_wg_cy<9>
                                                       din_14_mux0000_wg_cy<8>
                                                       din_14_mux0000_wg_cy<9>
    SLICE_X17Y13.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<9>
    SLICE_X17Y13.COUT    Tbyp                  0.103   din_14_mux0000_wg_cy<11>
                                                       din_14_mux0000_wg_cy<10>
                                                       din_14_mux0000_wg_cy<11>
    SLICE_X17Y14.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<11>
    SLICE_X17Y14.COUT    Tbyp                  0.103   din_14_mux0000_wg_cy<13>
                                                       din_14_mux0000_wg_cy<12>
                                                       din_14_mux0000_wg_cy<13>
    SLICE_X17Y15.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<13>
    SLICE_X17Y15.COUT    Tbyp                  0.103   din_14_mux0000_wg_cy<15>
                                                       din_14_mux0000_wg_cy<14>
                                                       din_14_mux0000_wg_cy<15>
    SLICE_X17Y16.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<15>
    SLICE_X17Y16.CLK     Tcinck                0.872   din<14>
                                                       din_14_mux0000_wg_cy<16>
                                                       din_14_mux0000_rt
                                                       din_14
    -------------------------------------------------  ---------------------------
    Total                                      3.722ns (3.068ns logic, 0.654ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A1/cntr_6 (FF)
  Destination:          din_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.718ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.564ns (1.549 - 4.113)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A1/cntr_6 to din_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y9.YQ       Tcko                  0.567   tube4A1/cntr<7>
                                                       tube4A1/cntr_6
    SLICE_X17Y8.F3       net (fanout=1)        0.547   tube4A1/cntr<6>
    SLICE_X17Y8.COUT     Topcyf                1.011   din_14_mux0000_wg_cy<1>
                                                       din_14_mux0000_wg_lut<0>
                                                       din_14_mux0000_wg_cy<0>
                                                       din_14_mux0000_wg_cy<1>
    SLICE_X17Y9.CIN      net (fanout=1)        0.000   din_14_mux0000_wg_cy<1>
    SLICE_X17Y9.COUT     Tbyp                  0.103   din_14_mux0000_wg_cy<3>
                                                       din_14_mux0000_wg_cy<2>
                                                       din_14_mux0000_wg_cy<3>
    SLICE_X17Y10.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<3>
    SLICE_X17Y10.COUT    Tbyp                  0.103   din_14_mux0000_wg_cy<5>
                                                       din_14_mux0000_wg_cy<4>
                                                       din_14_mux0000_wg_cy<5>
    SLICE_X17Y11.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<5>
    SLICE_X17Y11.COUT    Tbyp                  0.103   din_14_mux0000_wg_cy<7>
                                                       din_14_mux0000_wg_cy<6>
                                                       din_14_mux0000_wg_cy<7>
    SLICE_X17Y12.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<7>
    SLICE_X17Y12.COUT    Tbyp                  0.103   din_14_mux0000_wg_cy<9>
                                                       din_14_mux0000_wg_cy<8>
                                                       din_14_mux0000_wg_cy<9>
    SLICE_X17Y13.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<9>
    SLICE_X17Y13.COUT    Tbyp                  0.103   din_14_mux0000_wg_cy<11>
                                                       din_14_mux0000_wg_cy<10>
                                                       din_14_mux0000_wg_cy<11>
    SLICE_X17Y14.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<11>
    SLICE_X17Y14.COUT    Tbyp                  0.103   din_14_mux0000_wg_cy<13>
                                                       din_14_mux0000_wg_cy<12>
                                                       din_14_mux0000_wg_cy<13>
    SLICE_X17Y15.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<13>
    SLICE_X17Y15.COUT    Tbyp                  0.103   din_14_mux0000_wg_cy<15>
                                                       din_14_mux0000_wg_cy<14>
                                                       din_14_mux0000_wg_cy<15>
    SLICE_X17Y16.CIN     net (fanout=1)        0.000   din_14_mux0000_wg_cy<15>
    SLICE_X17Y16.CLK     Tcinck                0.872   din<14>
                                                       din_14_mux0000_wg_cy<16>
                                                       din_14_mux0000_rt
                                                       din_14
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (3.171ns logic, 0.547ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point din_15 (SLICE_X15Y16.BY), 267 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A2/cntr_7 (FF)
  Destination:          din_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.734ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.564ns (1.549 - 4.113)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A2/cntr_7 to din_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y8.XQ       Tcko                  0.514   tube4A2/cntr<7>
                                                       tube4A2/cntr_7
    SLICE_X15Y8.G4       net (fanout=1)        0.546   tube4A2/cntr<7>
    SLICE_X15Y8.COUT     Topcyg                0.871   din_15_mux0000_wg_cy<1>
                                                       din_15_mux0000_wg_lut<1>
                                                       din_15_mux0000_wg_cy<1>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   din_15_mux0000_wg_cy<1>
    SLICE_X15Y9.COUT     Tbyp                  0.103   din_15_mux0000_wg_cy<3>
                                                       din_15_mux0000_wg_cy<2>
                                                       din_15_mux0000_wg_cy<3>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<3>
    SLICE_X15Y10.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<5>
                                                       din_15_mux0000_wg_cy<4>
                                                       din_15_mux0000_wg_cy<5>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<5>
    SLICE_X15Y11.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<7>
                                                       din_15_mux0000_wg_cy<6>
                                                       din_15_mux0000_wg_cy<7>
    SLICE_X15Y12.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<7>
    SLICE_X15Y12.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<9>
                                                       din_15_mux0000_wg_cy<8>
                                                       din_15_mux0000_wg_cy<9>
    SLICE_X15Y13.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<9>
    SLICE_X15Y13.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<11>
                                                       din_15_mux0000_wg_cy<10>
                                                       din_15_mux0000_wg_cy<11>
    SLICE_X15Y14.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<11>
    SLICE_X15Y14.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<13>
                                                       din_15_mux0000_wg_cy<12>
                                                       din_15_mux0000_wg_cy<13>
    SLICE_X15Y15.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<13>
    SLICE_X15Y15.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<15>
                                                       din_15_mux0000_wg_cy<14>
                                                       din_15_mux0000_wg_cy<15>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<15>
    SLICE_X15Y16.XB      Tcinxb                0.352   din<15>
                                                       din_15_mux0000_wg_cy<16>
    SLICE_X15Y16.BY      net (fanout=1)        0.416   din_15_mux0000
    SLICE_X15Y16.CLK     Tdick                 0.314   din<15>
                                                       din_15
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (2.772ns logic, 0.962ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A0/cntr_7 (FF)
  Destination:          din_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.662ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.566ns (1.549 - 4.115)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A0/cntr_7 to din_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y8.XQ       Tcko                  0.515   tube4A0/cntr<7>
                                                       tube4A0/cntr_7
    SLICE_X15Y8.F3       net (fanout=1)        0.333   tube4A0/cntr<7>
    SLICE_X15Y8.COUT     Topcyf                1.011   din_15_mux0000_wg_cy<1>
                                                       din_15_mux0000_wg_lut<0>
                                                       din_15_mux0000_wg_cy<0>
                                                       din_15_mux0000_wg_cy<1>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   din_15_mux0000_wg_cy<1>
    SLICE_X15Y9.COUT     Tbyp                  0.103   din_15_mux0000_wg_cy<3>
                                                       din_15_mux0000_wg_cy<2>
                                                       din_15_mux0000_wg_cy<3>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<3>
    SLICE_X15Y10.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<5>
                                                       din_15_mux0000_wg_cy<4>
                                                       din_15_mux0000_wg_cy<5>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<5>
    SLICE_X15Y11.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<7>
                                                       din_15_mux0000_wg_cy<6>
                                                       din_15_mux0000_wg_cy<7>
    SLICE_X15Y12.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<7>
    SLICE_X15Y12.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<9>
                                                       din_15_mux0000_wg_cy<8>
                                                       din_15_mux0000_wg_cy<9>
    SLICE_X15Y13.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<9>
    SLICE_X15Y13.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<11>
                                                       din_15_mux0000_wg_cy<10>
                                                       din_15_mux0000_wg_cy<11>
    SLICE_X15Y14.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<11>
    SLICE_X15Y14.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<13>
                                                       din_15_mux0000_wg_cy<12>
                                                       din_15_mux0000_wg_cy<13>
    SLICE_X15Y15.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<13>
    SLICE_X15Y15.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<15>
                                                       din_15_mux0000_wg_cy<14>
                                                       din_15_mux0000_wg_cy<15>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<15>
    SLICE_X15Y16.XB      Tcinxb                0.352   din<15>
                                                       din_15_mux0000_wg_cy<16>
    SLICE_X15Y16.BY      net (fanout=1)        0.416   din_15_mux0000
    SLICE_X15Y16.CLK     Tdick                 0.314   din<15>
                                                       din_15
    -------------------------------------------------  ---------------------------
    Total                                      3.662ns (2.913ns logic, 0.749ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube3B5/cntr_7 (FF)
  Destination:          din_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.659ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.564ns (1.549 - 4.113)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube3B5/cntr_7 to din_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y8.XQ       Tcko                  0.515   tube3B5/cntr<7>
                                                       tube3B5/cntr_7
    SLICE_X15Y9.F1       net (fanout=1)        0.433   tube3B5/cntr<7>
    SLICE_X15Y9.COUT     Topcyf                1.011   din_15_mux0000_wg_cy<3>
                                                       din_15_mux0000_wg_lut<2>
                                                       din_15_mux0000_wg_cy<2>
                                                       din_15_mux0000_wg_cy<3>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<3>
    SLICE_X15Y10.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<5>
                                                       din_15_mux0000_wg_cy<4>
                                                       din_15_mux0000_wg_cy<5>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<5>
    SLICE_X15Y11.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<7>
                                                       din_15_mux0000_wg_cy<6>
                                                       din_15_mux0000_wg_cy<7>
    SLICE_X15Y12.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<7>
    SLICE_X15Y12.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<9>
                                                       din_15_mux0000_wg_cy<8>
                                                       din_15_mux0000_wg_cy<9>
    SLICE_X15Y13.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<9>
    SLICE_X15Y13.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<11>
                                                       din_15_mux0000_wg_cy<10>
                                                       din_15_mux0000_wg_cy<11>
    SLICE_X15Y14.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<11>
    SLICE_X15Y14.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<13>
                                                       din_15_mux0000_wg_cy<12>
                                                       din_15_mux0000_wg_cy<13>
    SLICE_X15Y15.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<13>
    SLICE_X15Y15.COUT    Tbyp                  0.103   din_15_mux0000_wg_cy<15>
                                                       din_15_mux0000_wg_cy<14>
                                                       din_15_mux0000_wg_cy<15>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   din_15_mux0000_wg_cy<15>
    SLICE_X15Y16.XB      Tcinxb                0.352   din<15>
                                                       din_15_mux0000_wg_cy<16>
    SLICE_X15Y16.BY      net (fanout=1)        0.416   din_15_mux0000
    SLICE_X15Y16.CLK     Tdick                 0.314   din<15>
                                                       din_15
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (2.810ns logic, 0.849ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point din_12 (SLICE_X27Y36.CIN), 253 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube3B5/cntr_4 (FF)
  Destination:          din_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.606ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.559ns (1.541 - 4.100)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube3B5/cntr_4 to din_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.YQ      Tcko                  0.567   tube3B5/cntr<5>
                                                       tube3B5/cntr_4
    SLICE_X27Y29.F4      net (fanout=1)        0.538   tube3B5/cntr<4>
    SLICE_X27Y29.COUT    Topcyf                1.011   din_12_mux0000_wg_cy<3>
                                                       din_12_mux0000_wg_lut<2>
                                                       din_12_mux0000_wg_cy<2>
                                                       din_12_mux0000_wg_cy<3>
    SLICE_X27Y30.CIN     net (fanout=1)        0.000   din_12_mux0000_wg_cy<3>
    SLICE_X27Y30.COUT    Tbyp                  0.103   din_12_mux0000_wg_cy<5>
                                                       din_12_mux0000_wg_cy<4>
                                                       din_12_mux0000_wg_cy<5>
    SLICE_X27Y31.CIN     net (fanout=1)        0.000   din_12_mux0000_wg_cy<5>
    SLICE_X27Y31.COUT    Tbyp                  0.103   din_12_mux0000_wg_cy<7>
                                                       din_12_mux0000_wg_cy<6>
                                                       din_12_mux0000_wg_cy<7>
    SLICE_X27Y32.CIN     net (fanout=1)        0.000   din_12_mux0000_wg_cy<7>
    SLICE_X27Y32.COUT    Tbyp                  0.103   din_12_mux0000_wg_cy<9>
                                                       din_12_mux0000_wg_cy<8>
                                                       din_12_mux0000_wg_cy<9>
    SLICE_X27Y33.CIN     net (fanout=1)        0.000   din_12_mux0000_wg_cy<9>
    SLICE_X27Y33.COUT    Tbyp                  0.103   din_12_mux0000_wg_cy<11>
                                                       din_12_mux0000_wg_cy<10>
                                                       din_12_mux0000_wg_cy<11>
    SLICE_X27Y34.CIN     net (fanout=1)        0.000   din_12_mux0000_wg_cy<11>
    SLICE_X27Y34.COUT    Tbyp                  0.103   din_12_mux0000_wg_cy<13>
                                                       din_12_mux0000_wg_cy<12>
                                                       din_12_mux0000_wg_cy<13>
    SLICE_X27Y35.CIN     net (fanout=1)        0.000   din_12_mux0000_wg_cy<13>
    SLICE_X27Y35.COUT    Tbyp                  0.103   din_12_mux0000_wg_cy<15>
                                                       din_12_mux0000_wg_cy<14>
                                                       din_12_mux0000_wg_cy<15>
    SLICE_X27Y36.CIN     net (fanout=1)        0.000   din_12_mux0000_wg_cy<15>
    SLICE_X27Y36.CLK     Tcinck                0.872   din<12>
                                                       din_12_mux0000_wg_cy<16>
                                                       din_12_mux0000_rt
                                                       din_12
    -------------------------------------------------  ---------------------------
    Total                                      3.606ns (3.068ns logic, 0.538ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4B4/cntr_4 (FF)
  Destination:          din_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.517ns (Levels of Logic = 4)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.556ns (1.541 - 4.097)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4B4/cntr_4 to din_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.YQ      Tcko                  0.567   tube4B4/cntr<5>
                                                       tube4B4/cntr_4
    SLICE_X27Y33.F2      net (fanout=1)        0.861   tube4B4/cntr<4>
    SLICE_X27Y33.COUT    Topcyf                1.011   din_12_mux0000_wg_cy<11>
                                                       din_12_mux0000_wg_lut<10>
                                                       din_12_mux0000_wg_cy<10>
                                                       din_12_mux0000_wg_cy<11>
    SLICE_X27Y34.CIN     net (fanout=1)        0.000   din_12_mux0000_wg_cy<11>
    SLICE_X27Y34.COUT    Tbyp                  0.103   din_12_mux0000_wg_cy<13>
                                                       din_12_mux0000_wg_cy<12>
                                                       din_12_mux0000_wg_cy<13>
    SLICE_X27Y35.CIN     net (fanout=1)        0.000   din_12_mux0000_wg_cy<13>
    SLICE_X27Y35.COUT    Tbyp                  0.103   din_12_mux0000_wg_cy<15>
                                                       din_12_mux0000_wg_cy<14>
                                                       din_12_mux0000_wg_cy<15>
    SLICE_X27Y36.CIN     net (fanout=1)        0.000   din_12_mux0000_wg_cy<15>
    SLICE_X27Y36.CLK     Tcinck                0.872   din<12>
                                                       din_12_mux0000_wg_cy<16>
                                                       din_12_mux0000_rt
                                                       din_12
    -------------------------------------------------  ---------------------------
    Total                                      3.517ns (2.656ns logic, 0.861ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tube4A1/cntr_4 (FF)
  Destination:          din_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.488ns (Levels of Logic = 9)(Component delays alone exceeds constraint)
  Clock Path Skew:      -2.555ns (1.541 - 4.096)
  Source Clock:         tubeclk rising at 0.000ns
  Destination Clock:    clk100_IBUF falling at 5.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tube4A1/cntr_4 to din_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.YQ      Tcko                  0.567   tube4A1/cntr<5>
                                                       tube4A1/cntr_4
    SLICE_X27Y28.F4      net (fanout=1)        0.317   tube4A1/cntr<4>
    SLICE_X27Y28.COUT    Topcyf                1.011   din_12_mux0000_wg_cy<1>
                                                       din_12_mux0000_wg_lut<0>
                                                       din_12_mux0000_wg_cy<0>
                                                       din_12_mux0000_wg_cy<1>
    SLICE_X27Y29.CIN     net (fanout=1)        0.000   din_12_mux0000_wg_cy<1>
    SLICE_X27Y29.COUT    Tbyp                  0.103   din_12_mux0000_wg_cy<3>
                                                       din_12_mux0000_wg_cy<2>
                                                       din_12_mux0000_wg_cy<3>
    SLICE_X27Y30.CIN     net (fanout=1)        0.000   din_12_mux0000_wg_cy<3>
    SLICE_X27Y30.COUT    Tbyp                  0.103   din_12_mux0000_wg_cy<5>
                                                       din_12_mux0000_wg_cy<4>
                                                       din_12_mux0000_wg_cy<5>
    SLICE_X27Y31.CIN     net (fanout=1)        0.000   din_12_mux0000_wg_cy<5>
    SLICE_X27Y31.COUT    Tbyp                  0.103   din_12_mux0000_wg_cy<7>
                                                       din_12_mux0000_wg_cy<6>
                                                       din_12_mux0000_wg_cy<7>
    SLICE_X27Y32.CIN     net (fanout=1)        0.000   din_12_mux0000_wg_cy<7>
    SLICE_X27Y32.COUT    Tbyp                  0.103   din_12_mux0000_wg_cy<9>
                                                       din_12_mux0000_wg_cy<8>
                                                       din_12_mux0000_wg_cy<9>
    SLICE_X27Y33.CIN     net (fanout=1)        0.000   din_12_mux0000_wg_cy<9>
    SLICE_X27Y33.COUT    Tbyp                  0.103   din_12_mux0000_wg_cy<11>
                                                       din_12_mux0000_wg_cy<10>
                                                       din_12_mux0000_wg_cy<11>
    SLICE_X27Y34.CIN     net (fanout=1)        0.000   din_12_mux0000_wg_cy<11>
    SLICE_X27Y34.COUT    Tbyp                  0.103   din_12_mux0000_wg_cy<13>
                                                       din_12_mux0000_wg_cy<12>
                                                       din_12_mux0000_wg_cy<13>
    SLICE_X27Y35.CIN     net (fanout=1)        0.000   din_12_mux0000_wg_cy<13>
    SLICE_X27Y35.COUT    Tbyp                  0.103   din_12_mux0000_wg_cy<15>
                                                       din_12_mux0000_wg_cy<14>
                                                       din_12_mux0000_wg_cy<15>
    SLICE_X27Y36.CIN     net (fanout=1)        0.000   din_12_mux0000_wg_cy<15>
    SLICE_X27Y36.CLK     Tcinck                0.872   din<12>
                                                       din_12_mux0000_wg_cy<16>
                                                       din_12_mux0000_rt
                                                       din_12
    -------------------------------------------------  ---------------------------
    Total                                      3.488ns (3.171ns logic, 0.317ns route)
                                                       (90.9% logic, 9.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk100_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tube3B4/cntr_4 (SLICE_X24Y26.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -1.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tubeCntr_4 (FF)
  Destination:          tube3B4/cntr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.964ns (Levels of Logic = 0)
  Clock Path Skew:      2.554ns (4.097 - 1.543)
  Source Clock:         clk100_IBUF rising at 10.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tubeCntr_4 to tube3B4/cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y24.XQ      Tcko                  0.411   tubeCntr<4>
                                                       tubeCntr_4
    SLICE_X24Y26.BY      net (fanout=34)       0.421   tubeCntr<4>
    SLICE_X24Y26.CLK     Tckdi       (-Th)    -0.132   tube3B4/cntr<5>
                                                       tube3B4/cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.964ns (0.543ns logic, 0.421ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Paths for end point tube3B4/cntr_5 (SLICE_X24Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -1.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tubeCntr_5 (FF)
  Destination:          tube3B4/cntr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 0)
  Clock Path Skew:      2.554ns (4.097 - 1.543)
  Source Clock:         clk100_IBUF rising at 10.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tubeCntr_5 to tube3B4/cntr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y24.YQ      Tcko                  0.409   tubeCntr<4>
                                                       tubeCntr_5
    SLICE_X24Y26.BX      net (fanout=34)       0.474   tubeCntr<5>
    SLICE_X24Y26.CLK     Tckdi       (-Th)    -0.116   tube3B4/cntr<5>
                                                       tube3B4/cntr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.525ns logic, 0.474ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point tube4A4/cntr_5 (SLICE_X23Y31.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -1.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tubeCntr_5 (FF)
  Destination:          tube4A4/cntr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.063ns (Levels of Logic = 0)
  Clock Path Skew:      2.559ns (4.102 - 1.543)
  Source Clock:         clk100_IBUF rising at 10.000ns
  Destination Clock:    tubeclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tubeCntr_5 to tube4A4/cntr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y24.YQ      Tcko                  0.409   tubeCntr<4>
                                                       tubeCntr_5
    SLICE_X23Y31.BX      net (fanout=34)       0.574   tubeCntr<5>
    SLICE_X23Y31.CLK     Tckdi       (-Th)    -0.080   tube4A4/cntr<5>
                                                       tube4A4/cntr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.489ns logic, 0.574ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk100_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk100_IBUF
--------------------------------------------------------------------------------
Slack: 7.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk100_IBUF
--------------------------------------------------------------------------------
Slack: 7.237ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram/CLKA
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: clk100_IBUF
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    6.450|    5.112|    6.592|    8.376|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 273  Score: 218999  (Setup/Max: 11053, Hold: 207946)

Constraints cover 4696 paths, 0 nets, and 1783 connections

Design statistics:
   Minimum period:  13.184ns{1}   (Maximum frequency:  75.850MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 11 16:04:54 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 164 MB



