Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Dec 15 00:27:50 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 nolabel_line253/latch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            nolabel_line253/latch_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.964ns (44.394%)  route 2.460ns (55.606%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.054ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.546     5.054    nolabel_line253/clk_100mhz_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  nolabel_line253/latch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.419     5.473 r  nolabel_line253/latch_counter_reg[1]/Q
                         net (fo=3, routed)           0.997     6.470    nolabel_line253/latch_counter[1]
    SLICE_X55Y71         LUT4 (Prop_lut4_I2_O)        0.299     6.769 r  nolabel_line253/latch_counter[27]_i_34/O
                         net (fo=1, routed)           0.000     6.769    nolabel_line253/latch_counter[27]_i_34_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.301 r  nolabel_line253/latch_counter_reg[27]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.301    nolabel_line253/latch_counter_reg[27]_i_18_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  nolabel_line253/latch_counter_reg[27]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.415    nolabel_line253/latch_counter_reg[27]_i_9_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  nolabel_line253/latch_counter_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.529    nolabel_line253/latch_counter_reg[27]_i_5_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.686 r  nolabel_line253/latch_counter_reg[27]_i_3/CO[1]
                         net (fo=29, routed)          1.463     9.149    nolabel_line253/state1
    SLICE_X55Y70         LUT3 (Prop_lut3_I1_O)        0.329     9.478 r  nolabel_line253/latch_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.478    nolabel_line253/p_1_in[2]
    SLICE_X55Y70         FDRE                                         r  nolabel_line253/latch_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.431    14.760    nolabel_line253/clk_100mhz_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  nolabel_line253/latch_counter_reg[2]/C
                         clock pessimism              0.294    15.054    
                         clock uncertainty           -0.035    15.018    
    SLICE_X55Y70         FDRE (Setup_fdre_C_D)        0.031    15.049    nolabel_line253/latch_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.572    




