$date
	Sun Oct 23 07:03:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#787290
b10001 &
b10001 %
1$
b10001 !
1"
#787291
0"
#787294
b110100 &
b110100 %
#787298
b11010 &
b11010 %
#787302
b1101 &
b1101 %
#787306
b101000 &
b101000 %
#787310
b10100 &
b10100 %
#787314
b1010 &
b1010 %
#787318
b101 &
b101 %
#787322
b10000 &
b10000 %
#787326
b1000 &
b1000 %
#787330
b100 &
b100 %
#787334
b10 &
b10 %
#787338
b1 &
b1 %
1#
#787342
b0 &
0#
b0 %
0$
#1814370
b10000 &
b10000 %
1$
b10000 !
1"
#1814371
0"
#1814374
b1000 &
b1000 %
#1814378
b100 &
b100 %
#1814382
b10 &
b10 %
#1814386
b1 &
b1 %
1#
#1814390
b0 &
0#
b0 %
0$
#2721733
b10101 !
1"
#2721734
b10101 &
b10101 %
1$
#2721735
0"
#2721738
b1000000 &
b1000000 %
#2721742
b100000 &
b100000 %
#2721746
b10000 &
b10000 %
#2721750
b1000 &
b1000 %
#2721754
b100 &
b100 %
#2721758
b10 &
b10 %
#2721762
b1 &
b1 %
1#
#2721766
b0 &
0#
b0 %
0$
#4500012
