 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : Convnet_top
Version: O-2018.06
Date   : Thu Dec 12 06:58:26 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rst_n (input port clocked by clk)
  Endpoint: top_CNN/clk_gate_W_reg_0__0__0_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Convnet_top        140000                saed32hvt_ss0p95v125c
  top_CNN            140000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  rst_n (in)                                              0.00       1.00 f
  U336/Y (INVX32_HVT)                                     0.01       1.01 r
  U344/Y (INVX8_HVT)                                      0.02       1.03 f
  top_CNN/rst_n (top_CNN)                                 0.00       1.03 f
  top_CNN/U964/Y (INVX8_HVT)                              0.03       1.06 r
  top_CNN/U1317/Y (INVX8_HVT)                             0.03       1.09 f
  top_CNN/U403/Y (INVX8_HVT)                              0.03       1.11 r
  top_CNN/U184/Y (INVX1_HVT)                              0.08       1.20 f
  top_CNN/U7039/Y (NAND2X0_HVT)                           0.10       1.30 r
  top_CNN/U7040/Y (AO21X1_HVT)                            0.11       1.41 r
  top_CNN/clk_gate_W_reg_0__0__0_/EN (SNPS_CLOCK_GATE_HIGH_top_CNN_mydesign_0)
                                                          0.00       1.41 r
  top_CNN/clk_gate_W_reg_0__0__0_/latch/D (LATCHX1_HVT)
                                                          0.00       1.41 r
  data arrival time                                                  1.41

  clock clk' (rise edge)                                  1.35       1.35
  clock network delay (ideal)                             0.00       1.35
  top_CNN/clk_gate_W_reg_0__0__0_/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.35 r
  time borrowed from endpoint                             0.06       1.41
  data required time                                                 1.41
  --------------------------------------------------------------------------
  data required time                                                 1.41
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                1.35   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         1.24   
  actual time borrow                                      0.06   
  --------------------------------------------------------------


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: top_CNN/clk_gate_W_reg_0__0__2_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Convnet_top        140000                saed32hvt_ss0p95v125c
  top_CNN            140000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  rst_n (in)                                              0.00       1.00 f
  U336/Y (INVX32_HVT)                                     0.01       1.01 r
  U344/Y (INVX8_HVT)                                      0.02       1.03 f
  top_CNN/rst_n (top_CNN)                                 0.00       1.03 f
  top_CNN/U964/Y (INVX8_HVT)                              0.03       1.06 r
  top_CNN/U1317/Y (INVX8_HVT)                             0.03       1.09 f
  top_CNN/U403/Y (INVX8_HVT)                              0.03       1.11 r
  top_CNN/U184/Y (INVX1_HVT)                              0.08       1.20 f
  top_CNN/U7039/Y (NAND2X0_HVT)                           0.10       1.30 r
  top_CNN/U7040/Y (AO21X1_HVT)                            0.11       1.41 r
  top_CNN/clk_gate_W_reg_0__0__2_/EN (SNPS_CLOCK_GATE_HIGH_top_CNN_mydesign_63)
                                                          0.00       1.41 r
  top_CNN/clk_gate_W_reg_0__0__2_/latch/D (LATCHX1_HVT)
                                                          0.00       1.41 r
  data arrival time                                                  1.41

  clock clk' (rise edge)                                  1.35       1.35
  clock network delay (ideal)                             0.00       1.35
  top_CNN/clk_gate_W_reg_0__0__2_/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.35 r
  time borrowed from endpoint                             0.06       1.41
  data required time                                                 1.41
  --------------------------------------------------------------------------
  data required time                                                 1.41
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                1.35   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         1.24   
  actual time borrow                                      0.06   
  --------------------------------------------------------------


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: top_CNN/clk_gate_W_reg_0__1__1_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Convnet_top        140000                saed32hvt_ss0p95v125c
  top_CNN            140000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  rst_n (in)                                              0.00       1.00 f
  U336/Y (INVX32_HVT)                                     0.01       1.01 r
  U344/Y (INVX8_HVT)                                      0.02       1.03 f
  top_CNN/rst_n (top_CNN)                                 0.00       1.03 f
  top_CNN/U964/Y (INVX8_HVT)                              0.03       1.06 r
  top_CNN/U1317/Y (INVX8_HVT)                             0.03       1.09 f
  top_CNN/U403/Y (INVX8_HVT)                              0.03       1.11 r
  top_CNN/U184/Y (INVX1_HVT)                              0.08       1.20 f
  top_CNN/U7039/Y (NAND2X0_HVT)                           0.10       1.30 r
  top_CNN/U7040/Y (AO21X1_HVT)                            0.11       1.41 r
  top_CNN/clk_gate_W_reg_0__1__1_/EN (SNPS_CLOCK_GATE_HIGH_top_CNN_mydesign_62)
                                                          0.00       1.41 r
  top_CNN/clk_gate_W_reg_0__1__1_/latch/D (LATCHX1_HVT)
                                                          0.00       1.41 r
  data arrival time                                                  1.41

  clock clk' (rise edge)                                  1.35       1.35
  clock network delay (ideal)                             0.00       1.35
  top_CNN/clk_gate_W_reg_0__1__1_/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.35 r
  time borrowed from endpoint                             0.06       1.41
  data required time                                                 1.41
  --------------------------------------------------------------------------
  data required time                                                 1.41
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                1.35   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         1.24   
  actual time borrow                                      0.06   
  --------------------------------------------------------------


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: top_CNN/clk_gate_W_reg_0__2__0_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Convnet_top        140000                saed32hvt_ss0p95v125c
  top_CNN            140000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  rst_n (in)                                              0.00       1.00 f
  U336/Y (INVX32_HVT)                                     0.01       1.01 r
  U344/Y (INVX8_HVT)                                      0.02       1.03 f
  top_CNN/rst_n (top_CNN)                                 0.00       1.03 f
  top_CNN/U964/Y (INVX8_HVT)                              0.03       1.06 r
  top_CNN/U1317/Y (INVX8_HVT)                             0.03       1.09 f
  top_CNN/U403/Y (INVX8_HVT)                              0.03       1.11 r
  top_CNN/U184/Y (INVX1_HVT)                              0.08       1.20 f
  top_CNN/U7039/Y (NAND2X0_HVT)                           0.10       1.30 r
  top_CNN/U7040/Y (AO21X1_HVT)                            0.11       1.41 r
  top_CNN/clk_gate_W_reg_0__2__0_/EN (SNPS_CLOCK_GATE_HIGH_top_CNN_mydesign_61)
                                                          0.00       1.41 r
  top_CNN/clk_gate_W_reg_0__2__0_/latch/D (LATCHX1_HVT)
                                                          0.00       1.41 r
  data arrival time                                                  1.41

  clock clk' (rise edge)                                  1.35       1.35
  clock network delay (ideal)                             0.00       1.35
  top_CNN/clk_gate_W_reg_0__2__0_/latch/CLK (LATCHX1_HVT)
                                                          0.00       1.35 r
  time borrowed from endpoint                             0.06       1.41
  data required time                                                 1.41
  --------------------------------------------------------------------------
  data required time                                                 1.41
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                1.35   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         1.24   
  actual time borrow                                      0.06   
  --------------------------------------------------------------


1
