
timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004450  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08004510  08004510  00014510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045bc  080045bc  00020144  2**0
                  CONTENTS
  4 .ARM          00000008  080045bc  080045bc  000145bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080045c4  080045c4  00020144  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045c4  080045c4  000145c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080045c8  080045c8  000145c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000144  20000000  080045cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000158  20000144  08004710  00020144  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000029c  08004710  0002029c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020144  2**0
                  CONTENTS, READONLY
 12 .debug_info   000092f4  00000000  00000000  0002016c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001695  00000000  00000000  00029460  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a90  00000000  00000000  0002aaf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000009c8  00000000  00000000  0002b588  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00013bf8  00000000  00000000  0002bf50  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007c62  00000000  00000000  0003fb48  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007e162  00000000  00000000  000477aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c590c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026a4  00000000  00000000  000c5988  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000144 	.word	0x20000144
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080044f8 	.word	0x080044f8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000148 	.word	0x20000148
 8000104:	080044f8 	.word	0x080044f8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_uldivmod>:
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d111      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	d10f      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d100      	bne.n	8000402 <__aeabi_uldivmod+0xe>
 8000400:	2800      	cmp	r0, #0
 8000402:	d002      	beq.n	800040a <__aeabi_uldivmod+0x16>
 8000404:	2100      	movs	r1, #0
 8000406:	43c9      	mvns	r1, r1
 8000408:	1c08      	adds	r0, r1, #0
 800040a:	b407      	push	{r0, r1, r2}
 800040c:	4802      	ldr	r0, [pc, #8]	; (8000418 <__aeabi_uldivmod+0x24>)
 800040e:	a102      	add	r1, pc, #8	; (adr r1, 8000418 <__aeabi_uldivmod+0x24>)
 8000410:	1840      	adds	r0, r0, r1
 8000412:	9002      	str	r0, [sp, #8]
 8000414:	bd03      	pop	{r0, r1, pc}
 8000416:	46c0      	nop			; (mov r8, r8)
 8000418:	ffffffd9 	.word	0xffffffd9
 800041c:	b403      	push	{r0, r1}
 800041e:	4668      	mov	r0, sp
 8000420:	b501      	push	{r0, lr}
 8000422:	9802      	ldr	r0, [sp, #8]
 8000424:	f000 f806 	bl	8000434 <__udivmoddi4>
 8000428:	9b01      	ldr	r3, [sp, #4]
 800042a:	469e      	mov	lr, r3
 800042c:	b002      	add	sp, #8
 800042e:	bc0c      	pop	{r2, r3}
 8000430:	4770      	bx	lr
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__udivmoddi4>:
 8000434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000436:	464f      	mov	r7, r9
 8000438:	4646      	mov	r6, r8
 800043a:	46d6      	mov	lr, sl
 800043c:	b5c0      	push	{r6, r7, lr}
 800043e:	0004      	movs	r4, r0
 8000440:	b082      	sub	sp, #8
 8000442:	000d      	movs	r5, r1
 8000444:	4691      	mov	r9, r2
 8000446:	4698      	mov	r8, r3
 8000448:	428b      	cmp	r3, r1
 800044a:	d82f      	bhi.n	80004ac <__udivmoddi4+0x78>
 800044c:	d02c      	beq.n	80004a8 <__udivmoddi4+0x74>
 800044e:	4641      	mov	r1, r8
 8000450:	4648      	mov	r0, r9
 8000452:	f000 fecd 	bl	80011f0 <__clzdi2>
 8000456:	0029      	movs	r1, r5
 8000458:	0006      	movs	r6, r0
 800045a:	0020      	movs	r0, r4
 800045c:	f000 fec8 	bl	80011f0 <__clzdi2>
 8000460:	1a33      	subs	r3, r6, r0
 8000462:	469c      	mov	ip, r3
 8000464:	3b20      	subs	r3, #32
 8000466:	469a      	mov	sl, r3
 8000468:	d500      	bpl.n	800046c <__udivmoddi4+0x38>
 800046a:	e076      	b.n	800055a <__udivmoddi4+0x126>
 800046c:	464b      	mov	r3, r9
 800046e:	4652      	mov	r2, sl
 8000470:	4093      	lsls	r3, r2
 8000472:	001f      	movs	r7, r3
 8000474:	464b      	mov	r3, r9
 8000476:	4662      	mov	r2, ip
 8000478:	4093      	lsls	r3, r2
 800047a:	001e      	movs	r6, r3
 800047c:	42af      	cmp	r7, r5
 800047e:	d828      	bhi.n	80004d2 <__udivmoddi4+0x9e>
 8000480:	d025      	beq.n	80004ce <__udivmoddi4+0x9a>
 8000482:	4653      	mov	r3, sl
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5a>
 800048c:	e07b      	b.n	8000586 <__udivmoddi4+0x152>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	4652      	mov	r2, sl
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4662      	mov	r2, ip
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e018      	b.n	80004da <__udivmoddi4+0xa6>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9d0      	bls.n	800044e <__udivmoddi4+0x1a>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8a>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b002      	add	sp, #8
 80004c4:	bc1c      	pop	{r2, r3, r4}
 80004c6:	4690      	mov	r8, r2
 80004c8:	4699      	mov	r9, r3
 80004ca:	46a2      	mov	sl, r4
 80004cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004ce:	42a3      	cmp	r3, r4
 80004d0:	d9d7      	bls.n	8000482 <__udivmoddi4+0x4e>
 80004d2:	2200      	movs	r2, #0
 80004d4:	2300      	movs	r3, #0
 80004d6:	9200      	str	r2, [sp, #0]
 80004d8:	9301      	str	r3, [sp, #4]
 80004da:	4663      	mov	r3, ip
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d0e9      	beq.n	80004b4 <__udivmoddi4+0x80>
 80004e0:	07fb      	lsls	r3, r7, #31
 80004e2:	4698      	mov	r8, r3
 80004e4:	4641      	mov	r1, r8
 80004e6:	0872      	lsrs	r2, r6, #1
 80004e8:	430a      	orrs	r2, r1
 80004ea:	087b      	lsrs	r3, r7, #1
 80004ec:	4666      	mov	r6, ip
 80004ee:	e00e      	b.n	800050e <__udivmoddi4+0xda>
 80004f0:	42ab      	cmp	r3, r5
 80004f2:	d101      	bne.n	80004f8 <__udivmoddi4+0xc4>
 80004f4:	42a2      	cmp	r2, r4
 80004f6:	d80c      	bhi.n	8000512 <__udivmoddi4+0xde>
 80004f8:	1aa4      	subs	r4, r4, r2
 80004fa:	419d      	sbcs	r5, r3
 80004fc:	2001      	movs	r0, #1
 80004fe:	1924      	adds	r4, r4, r4
 8000500:	416d      	adcs	r5, r5
 8000502:	2100      	movs	r1, #0
 8000504:	3e01      	subs	r6, #1
 8000506:	1824      	adds	r4, r4, r0
 8000508:	414d      	adcs	r5, r1
 800050a:	2e00      	cmp	r6, #0
 800050c:	d006      	beq.n	800051c <__udivmoddi4+0xe8>
 800050e:	42ab      	cmp	r3, r5
 8000510:	d9ee      	bls.n	80004f0 <__udivmoddi4+0xbc>
 8000512:	3e01      	subs	r6, #1
 8000514:	1924      	adds	r4, r4, r4
 8000516:	416d      	adcs	r5, r5
 8000518:	2e00      	cmp	r6, #0
 800051a:	d1f8      	bne.n	800050e <__udivmoddi4+0xda>
 800051c:	9800      	ldr	r0, [sp, #0]
 800051e:	9901      	ldr	r1, [sp, #4]
 8000520:	4653      	mov	r3, sl
 8000522:	1900      	adds	r0, r0, r4
 8000524:	4169      	adcs	r1, r5
 8000526:	2b00      	cmp	r3, #0
 8000528:	db23      	blt.n	8000572 <__udivmoddi4+0x13e>
 800052a:	002b      	movs	r3, r5
 800052c:	4652      	mov	r2, sl
 800052e:	40d3      	lsrs	r3, r2
 8000530:	002a      	movs	r2, r5
 8000532:	4664      	mov	r4, ip
 8000534:	40e2      	lsrs	r2, r4
 8000536:	001c      	movs	r4, r3
 8000538:	4653      	mov	r3, sl
 800053a:	0015      	movs	r5, r2
 800053c:	2b00      	cmp	r3, #0
 800053e:	db2d      	blt.n	800059c <__udivmoddi4+0x168>
 8000540:	0026      	movs	r6, r4
 8000542:	4657      	mov	r7, sl
 8000544:	40be      	lsls	r6, r7
 8000546:	0033      	movs	r3, r6
 8000548:	0026      	movs	r6, r4
 800054a:	4667      	mov	r7, ip
 800054c:	40be      	lsls	r6, r7
 800054e:	0032      	movs	r2, r6
 8000550:	1a80      	subs	r0, r0, r2
 8000552:	4199      	sbcs	r1, r3
 8000554:	9000      	str	r0, [sp, #0]
 8000556:	9101      	str	r1, [sp, #4]
 8000558:	e7ac      	b.n	80004b4 <__udivmoddi4+0x80>
 800055a:	4662      	mov	r2, ip
 800055c:	2320      	movs	r3, #32
 800055e:	1a9b      	subs	r3, r3, r2
 8000560:	464a      	mov	r2, r9
 8000562:	40da      	lsrs	r2, r3
 8000564:	4661      	mov	r1, ip
 8000566:	0013      	movs	r3, r2
 8000568:	4642      	mov	r2, r8
 800056a:	408a      	lsls	r2, r1
 800056c:	0017      	movs	r7, r2
 800056e:	431f      	orrs	r7, r3
 8000570:	e780      	b.n	8000474 <__udivmoddi4+0x40>
 8000572:	4662      	mov	r2, ip
 8000574:	2320      	movs	r3, #32
 8000576:	1a9b      	subs	r3, r3, r2
 8000578:	002a      	movs	r2, r5
 800057a:	4666      	mov	r6, ip
 800057c:	409a      	lsls	r2, r3
 800057e:	0023      	movs	r3, r4
 8000580:	40f3      	lsrs	r3, r6
 8000582:	4313      	orrs	r3, r2
 8000584:	e7d4      	b.n	8000530 <__udivmoddi4+0xfc>
 8000586:	4662      	mov	r2, ip
 8000588:	2320      	movs	r3, #32
 800058a:	2100      	movs	r1, #0
 800058c:	1a9b      	subs	r3, r3, r2
 800058e:	2200      	movs	r2, #0
 8000590:	9100      	str	r1, [sp, #0]
 8000592:	9201      	str	r2, [sp, #4]
 8000594:	2201      	movs	r2, #1
 8000596:	40da      	lsrs	r2, r3
 8000598:	9201      	str	r2, [sp, #4]
 800059a:	e780      	b.n	800049e <__udivmoddi4+0x6a>
 800059c:	2320      	movs	r3, #32
 800059e:	4662      	mov	r2, ip
 80005a0:	0026      	movs	r6, r4
 80005a2:	1a9b      	subs	r3, r3, r2
 80005a4:	40de      	lsrs	r6, r3
 80005a6:	002f      	movs	r7, r5
 80005a8:	46b0      	mov	r8, r6
 80005aa:	4666      	mov	r6, ip
 80005ac:	40b7      	lsls	r7, r6
 80005ae:	4646      	mov	r6, r8
 80005b0:	003b      	movs	r3, r7
 80005b2:	4333      	orrs	r3, r6
 80005b4:	e7c8      	b.n	8000548 <__udivmoddi4+0x114>
 80005b6:	46c0      	nop			; (mov r8, r8)

080005b8 <__aeabi_dadd>:
 80005b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ba:	464f      	mov	r7, r9
 80005bc:	4646      	mov	r6, r8
 80005be:	46d6      	mov	lr, sl
 80005c0:	000c      	movs	r4, r1
 80005c2:	0309      	lsls	r1, r1, #12
 80005c4:	b5c0      	push	{r6, r7, lr}
 80005c6:	0a49      	lsrs	r1, r1, #9
 80005c8:	0f47      	lsrs	r7, r0, #29
 80005ca:	005e      	lsls	r6, r3, #1
 80005cc:	4339      	orrs	r1, r7
 80005ce:	031f      	lsls	r7, r3, #12
 80005d0:	0fdb      	lsrs	r3, r3, #31
 80005d2:	469c      	mov	ip, r3
 80005d4:	0065      	lsls	r5, r4, #1
 80005d6:	0a7b      	lsrs	r3, r7, #9
 80005d8:	0f57      	lsrs	r7, r2, #29
 80005da:	431f      	orrs	r7, r3
 80005dc:	0d6d      	lsrs	r5, r5, #21
 80005de:	0fe4      	lsrs	r4, r4, #31
 80005e0:	0d76      	lsrs	r6, r6, #21
 80005e2:	46a1      	mov	r9, r4
 80005e4:	00c0      	lsls	r0, r0, #3
 80005e6:	46b8      	mov	r8, r7
 80005e8:	00d2      	lsls	r2, r2, #3
 80005ea:	1bab      	subs	r3, r5, r6
 80005ec:	4564      	cmp	r4, ip
 80005ee:	d07b      	beq.n	80006e8 <__aeabi_dadd+0x130>
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	dd5f      	ble.n	80006b4 <__aeabi_dadd+0xfc>
 80005f4:	2e00      	cmp	r6, #0
 80005f6:	d000      	beq.n	80005fa <__aeabi_dadd+0x42>
 80005f8:	e0a4      	b.n	8000744 <__aeabi_dadd+0x18c>
 80005fa:	003e      	movs	r6, r7
 80005fc:	4316      	orrs	r6, r2
 80005fe:	d100      	bne.n	8000602 <__aeabi_dadd+0x4a>
 8000600:	e112      	b.n	8000828 <__aeabi_dadd+0x270>
 8000602:	1e5e      	subs	r6, r3, #1
 8000604:	2e00      	cmp	r6, #0
 8000606:	d000      	beq.n	800060a <__aeabi_dadd+0x52>
 8000608:	e19e      	b.n	8000948 <__aeabi_dadd+0x390>
 800060a:	1a87      	subs	r7, r0, r2
 800060c:	4643      	mov	r3, r8
 800060e:	42b8      	cmp	r0, r7
 8000610:	4180      	sbcs	r0, r0
 8000612:	2501      	movs	r5, #1
 8000614:	1ac9      	subs	r1, r1, r3
 8000616:	4240      	negs	r0, r0
 8000618:	1a09      	subs	r1, r1, r0
 800061a:	020b      	lsls	r3, r1, #8
 800061c:	d400      	bmi.n	8000620 <__aeabi_dadd+0x68>
 800061e:	e131      	b.n	8000884 <__aeabi_dadd+0x2cc>
 8000620:	0249      	lsls	r1, r1, #9
 8000622:	0a4e      	lsrs	r6, r1, #9
 8000624:	2e00      	cmp	r6, #0
 8000626:	d100      	bne.n	800062a <__aeabi_dadd+0x72>
 8000628:	e16e      	b.n	8000908 <__aeabi_dadd+0x350>
 800062a:	0030      	movs	r0, r6
 800062c:	f000 fdc2 	bl	80011b4 <__clzsi2>
 8000630:	0003      	movs	r3, r0
 8000632:	3b08      	subs	r3, #8
 8000634:	2b1f      	cmp	r3, #31
 8000636:	dd00      	ble.n	800063a <__aeabi_dadd+0x82>
 8000638:	e161      	b.n	80008fe <__aeabi_dadd+0x346>
 800063a:	2220      	movs	r2, #32
 800063c:	0039      	movs	r1, r7
 800063e:	1ad2      	subs	r2, r2, r3
 8000640:	409e      	lsls	r6, r3
 8000642:	40d1      	lsrs	r1, r2
 8000644:	409f      	lsls	r7, r3
 8000646:	430e      	orrs	r6, r1
 8000648:	429d      	cmp	r5, r3
 800064a:	dd00      	ble.n	800064e <__aeabi_dadd+0x96>
 800064c:	e151      	b.n	80008f2 <__aeabi_dadd+0x33a>
 800064e:	1b5d      	subs	r5, r3, r5
 8000650:	1c6b      	adds	r3, r5, #1
 8000652:	2b1f      	cmp	r3, #31
 8000654:	dd00      	ble.n	8000658 <__aeabi_dadd+0xa0>
 8000656:	e17c      	b.n	8000952 <__aeabi_dadd+0x39a>
 8000658:	2120      	movs	r1, #32
 800065a:	1ac9      	subs	r1, r1, r3
 800065c:	003d      	movs	r5, r7
 800065e:	0030      	movs	r0, r6
 8000660:	408f      	lsls	r7, r1
 8000662:	4088      	lsls	r0, r1
 8000664:	40dd      	lsrs	r5, r3
 8000666:	1e79      	subs	r1, r7, #1
 8000668:	418f      	sbcs	r7, r1
 800066a:	0031      	movs	r1, r6
 800066c:	2207      	movs	r2, #7
 800066e:	4328      	orrs	r0, r5
 8000670:	40d9      	lsrs	r1, r3
 8000672:	2500      	movs	r5, #0
 8000674:	4307      	orrs	r7, r0
 8000676:	403a      	ands	r2, r7
 8000678:	2a00      	cmp	r2, #0
 800067a:	d009      	beq.n	8000690 <__aeabi_dadd+0xd8>
 800067c:	230f      	movs	r3, #15
 800067e:	403b      	ands	r3, r7
 8000680:	2b04      	cmp	r3, #4
 8000682:	d005      	beq.n	8000690 <__aeabi_dadd+0xd8>
 8000684:	1d3b      	adds	r3, r7, #4
 8000686:	42bb      	cmp	r3, r7
 8000688:	41bf      	sbcs	r7, r7
 800068a:	427f      	negs	r7, r7
 800068c:	19c9      	adds	r1, r1, r7
 800068e:	001f      	movs	r7, r3
 8000690:	020b      	lsls	r3, r1, #8
 8000692:	d400      	bmi.n	8000696 <__aeabi_dadd+0xde>
 8000694:	e226      	b.n	8000ae4 <__aeabi_dadd+0x52c>
 8000696:	1c6a      	adds	r2, r5, #1
 8000698:	4bc6      	ldr	r3, [pc, #792]	; (80009b4 <__aeabi_dadd+0x3fc>)
 800069a:	0555      	lsls	r5, r2, #21
 800069c:	0d6d      	lsrs	r5, r5, #21
 800069e:	429a      	cmp	r2, r3
 80006a0:	d100      	bne.n	80006a4 <__aeabi_dadd+0xec>
 80006a2:	e106      	b.n	80008b2 <__aeabi_dadd+0x2fa>
 80006a4:	4ac4      	ldr	r2, [pc, #784]	; (80009b8 <__aeabi_dadd+0x400>)
 80006a6:	08ff      	lsrs	r7, r7, #3
 80006a8:	400a      	ands	r2, r1
 80006aa:	0753      	lsls	r3, r2, #29
 80006ac:	0252      	lsls	r2, r2, #9
 80006ae:	433b      	orrs	r3, r7
 80006b0:	0b12      	lsrs	r2, r2, #12
 80006b2:	e08e      	b.n	80007d2 <__aeabi_dadd+0x21a>
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d000      	beq.n	80006ba <__aeabi_dadd+0x102>
 80006b8:	e0b8      	b.n	800082c <__aeabi_dadd+0x274>
 80006ba:	1c6b      	adds	r3, r5, #1
 80006bc:	055b      	lsls	r3, r3, #21
 80006be:	0d5b      	lsrs	r3, r3, #21
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	dc00      	bgt.n	80006c6 <__aeabi_dadd+0x10e>
 80006c4:	e130      	b.n	8000928 <__aeabi_dadd+0x370>
 80006c6:	1a87      	subs	r7, r0, r2
 80006c8:	4643      	mov	r3, r8
 80006ca:	42b8      	cmp	r0, r7
 80006cc:	41b6      	sbcs	r6, r6
 80006ce:	1acb      	subs	r3, r1, r3
 80006d0:	4276      	negs	r6, r6
 80006d2:	1b9e      	subs	r6, r3, r6
 80006d4:	0233      	lsls	r3, r6, #8
 80006d6:	d500      	bpl.n	80006da <__aeabi_dadd+0x122>
 80006d8:	e14c      	b.n	8000974 <__aeabi_dadd+0x3bc>
 80006da:	003b      	movs	r3, r7
 80006dc:	4333      	orrs	r3, r6
 80006de:	d1a1      	bne.n	8000624 <__aeabi_dadd+0x6c>
 80006e0:	2200      	movs	r2, #0
 80006e2:	2400      	movs	r4, #0
 80006e4:	2500      	movs	r5, #0
 80006e6:	e070      	b.n	80007ca <__aeabi_dadd+0x212>
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	dc00      	bgt.n	80006ee <__aeabi_dadd+0x136>
 80006ec:	e0e5      	b.n	80008ba <__aeabi_dadd+0x302>
 80006ee:	2e00      	cmp	r6, #0
 80006f0:	d100      	bne.n	80006f4 <__aeabi_dadd+0x13c>
 80006f2:	e083      	b.n	80007fc <__aeabi_dadd+0x244>
 80006f4:	4eaf      	ldr	r6, [pc, #700]	; (80009b4 <__aeabi_dadd+0x3fc>)
 80006f6:	42b5      	cmp	r5, r6
 80006f8:	d060      	beq.n	80007bc <__aeabi_dadd+0x204>
 80006fa:	2680      	movs	r6, #128	; 0x80
 80006fc:	0436      	lsls	r6, r6, #16
 80006fe:	4337      	orrs	r7, r6
 8000700:	46b8      	mov	r8, r7
 8000702:	2b38      	cmp	r3, #56	; 0x38
 8000704:	dc00      	bgt.n	8000708 <__aeabi_dadd+0x150>
 8000706:	e13e      	b.n	8000986 <__aeabi_dadd+0x3ce>
 8000708:	4643      	mov	r3, r8
 800070a:	4313      	orrs	r3, r2
 800070c:	001f      	movs	r7, r3
 800070e:	1e7a      	subs	r2, r7, #1
 8000710:	4197      	sbcs	r7, r2
 8000712:	183f      	adds	r7, r7, r0
 8000714:	4287      	cmp	r7, r0
 8000716:	4180      	sbcs	r0, r0
 8000718:	4240      	negs	r0, r0
 800071a:	1809      	adds	r1, r1, r0
 800071c:	020b      	lsls	r3, r1, #8
 800071e:	d400      	bmi.n	8000722 <__aeabi_dadd+0x16a>
 8000720:	e0b0      	b.n	8000884 <__aeabi_dadd+0x2cc>
 8000722:	4ba4      	ldr	r3, [pc, #656]	; (80009b4 <__aeabi_dadd+0x3fc>)
 8000724:	3501      	adds	r5, #1
 8000726:	429d      	cmp	r5, r3
 8000728:	d100      	bne.n	800072c <__aeabi_dadd+0x174>
 800072a:	e0c3      	b.n	80008b4 <__aeabi_dadd+0x2fc>
 800072c:	4aa2      	ldr	r2, [pc, #648]	; (80009b8 <__aeabi_dadd+0x400>)
 800072e:	087b      	lsrs	r3, r7, #1
 8000730:	400a      	ands	r2, r1
 8000732:	2101      	movs	r1, #1
 8000734:	400f      	ands	r7, r1
 8000736:	431f      	orrs	r7, r3
 8000738:	0851      	lsrs	r1, r2, #1
 800073a:	07d3      	lsls	r3, r2, #31
 800073c:	2207      	movs	r2, #7
 800073e:	431f      	orrs	r7, r3
 8000740:	403a      	ands	r2, r7
 8000742:	e799      	b.n	8000678 <__aeabi_dadd+0xc0>
 8000744:	4e9b      	ldr	r6, [pc, #620]	; (80009b4 <__aeabi_dadd+0x3fc>)
 8000746:	42b5      	cmp	r5, r6
 8000748:	d038      	beq.n	80007bc <__aeabi_dadd+0x204>
 800074a:	2680      	movs	r6, #128	; 0x80
 800074c:	0436      	lsls	r6, r6, #16
 800074e:	4337      	orrs	r7, r6
 8000750:	46b8      	mov	r8, r7
 8000752:	2b38      	cmp	r3, #56	; 0x38
 8000754:	dd00      	ble.n	8000758 <__aeabi_dadd+0x1a0>
 8000756:	e0dc      	b.n	8000912 <__aeabi_dadd+0x35a>
 8000758:	2b1f      	cmp	r3, #31
 800075a:	dc00      	bgt.n	800075e <__aeabi_dadd+0x1a6>
 800075c:	e130      	b.n	80009c0 <__aeabi_dadd+0x408>
 800075e:	001e      	movs	r6, r3
 8000760:	4647      	mov	r7, r8
 8000762:	3e20      	subs	r6, #32
 8000764:	40f7      	lsrs	r7, r6
 8000766:	46bc      	mov	ip, r7
 8000768:	2b20      	cmp	r3, #32
 800076a:	d004      	beq.n	8000776 <__aeabi_dadd+0x1be>
 800076c:	2640      	movs	r6, #64	; 0x40
 800076e:	1af3      	subs	r3, r6, r3
 8000770:	4646      	mov	r6, r8
 8000772:	409e      	lsls	r6, r3
 8000774:	4332      	orrs	r2, r6
 8000776:	0017      	movs	r7, r2
 8000778:	4663      	mov	r3, ip
 800077a:	1e7a      	subs	r2, r7, #1
 800077c:	4197      	sbcs	r7, r2
 800077e:	431f      	orrs	r7, r3
 8000780:	e0cc      	b.n	800091c <__aeabi_dadd+0x364>
 8000782:	2b00      	cmp	r3, #0
 8000784:	d100      	bne.n	8000788 <__aeabi_dadd+0x1d0>
 8000786:	e204      	b.n	8000b92 <__aeabi_dadd+0x5da>
 8000788:	4643      	mov	r3, r8
 800078a:	4313      	orrs	r3, r2
 800078c:	d100      	bne.n	8000790 <__aeabi_dadd+0x1d8>
 800078e:	e159      	b.n	8000a44 <__aeabi_dadd+0x48c>
 8000790:	074b      	lsls	r3, r1, #29
 8000792:	08c0      	lsrs	r0, r0, #3
 8000794:	4318      	orrs	r0, r3
 8000796:	2380      	movs	r3, #128	; 0x80
 8000798:	08c9      	lsrs	r1, r1, #3
 800079a:	031b      	lsls	r3, r3, #12
 800079c:	4219      	tst	r1, r3
 800079e:	d008      	beq.n	80007b2 <__aeabi_dadd+0x1fa>
 80007a0:	4645      	mov	r5, r8
 80007a2:	08ed      	lsrs	r5, r5, #3
 80007a4:	421d      	tst	r5, r3
 80007a6:	d104      	bne.n	80007b2 <__aeabi_dadd+0x1fa>
 80007a8:	4643      	mov	r3, r8
 80007aa:	08d0      	lsrs	r0, r2, #3
 80007ac:	0759      	lsls	r1, r3, #29
 80007ae:	4308      	orrs	r0, r1
 80007b0:	0029      	movs	r1, r5
 80007b2:	0f42      	lsrs	r2, r0, #29
 80007b4:	00c9      	lsls	r1, r1, #3
 80007b6:	4d7f      	ldr	r5, [pc, #508]	; (80009b4 <__aeabi_dadd+0x3fc>)
 80007b8:	4311      	orrs	r1, r2
 80007ba:	00c0      	lsls	r0, r0, #3
 80007bc:	074b      	lsls	r3, r1, #29
 80007be:	08ca      	lsrs	r2, r1, #3
 80007c0:	497c      	ldr	r1, [pc, #496]	; (80009b4 <__aeabi_dadd+0x3fc>)
 80007c2:	08c0      	lsrs	r0, r0, #3
 80007c4:	4303      	orrs	r3, r0
 80007c6:	428d      	cmp	r5, r1
 80007c8:	d068      	beq.n	800089c <__aeabi_dadd+0x2e4>
 80007ca:	0312      	lsls	r2, r2, #12
 80007cc:	056d      	lsls	r5, r5, #21
 80007ce:	0b12      	lsrs	r2, r2, #12
 80007d0:	0d6d      	lsrs	r5, r5, #21
 80007d2:	2100      	movs	r1, #0
 80007d4:	0312      	lsls	r2, r2, #12
 80007d6:	0018      	movs	r0, r3
 80007d8:	0b13      	lsrs	r3, r2, #12
 80007da:	0d0a      	lsrs	r2, r1, #20
 80007dc:	0512      	lsls	r2, r2, #20
 80007de:	431a      	orrs	r2, r3
 80007e0:	4b76      	ldr	r3, [pc, #472]	; (80009bc <__aeabi_dadd+0x404>)
 80007e2:	052d      	lsls	r5, r5, #20
 80007e4:	4013      	ands	r3, r2
 80007e6:	432b      	orrs	r3, r5
 80007e8:	005b      	lsls	r3, r3, #1
 80007ea:	07e4      	lsls	r4, r4, #31
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	4323      	orrs	r3, r4
 80007f0:	0019      	movs	r1, r3
 80007f2:	bc1c      	pop	{r2, r3, r4}
 80007f4:	4690      	mov	r8, r2
 80007f6:	4699      	mov	r9, r3
 80007f8:	46a2      	mov	sl, r4
 80007fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007fc:	003e      	movs	r6, r7
 80007fe:	4316      	orrs	r6, r2
 8000800:	d012      	beq.n	8000828 <__aeabi_dadd+0x270>
 8000802:	1e5e      	subs	r6, r3, #1
 8000804:	2e00      	cmp	r6, #0
 8000806:	d000      	beq.n	800080a <__aeabi_dadd+0x252>
 8000808:	e100      	b.n	8000a0c <__aeabi_dadd+0x454>
 800080a:	1887      	adds	r7, r0, r2
 800080c:	4287      	cmp	r7, r0
 800080e:	4180      	sbcs	r0, r0
 8000810:	4441      	add	r1, r8
 8000812:	4240      	negs	r0, r0
 8000814:	1809      	adds	r1, r1, r0
 8000816:	2501      	movs	r5, #1
 8000818:	020b      	lsls	r3, r1, #8
 800081a:	d533      	bpl.n	8000884 <__aeabi_dadd+0x2cc>
 800081c:	2502      	movs	r5, #2
 800081e:	e785      	b.n	800072c <__aeabi_dadd+0x174>
 8000820:	4664      	mov	r4, ip
 8000822:	0033      	movs	r3, r6
 8000824:	4641      	mov	r1, r8
 8000826:	0010      	movs	r0, r2
 8000828:	001d      	movs	r5, r3
 800082a:	e7c7      	b.n	80007bc <__aeabi_dadd+0x204>
 800082c:	2d00      	cmp	r5, #0
 800082e:	d000      	beq.n	8000832 <__aeabi_dadd+0x27a>
 8000830:	e0da      	b.n	80009e8 <__aeabi_dadd+0x430>
 8000832:	000c      	movs	r4, r1
 8000834:	4304      	orrs	r4, r0
 8000836:	d0f3      	beq.n	8000820 <__aeabi_dadd+0x268>
 8000838:	1c5c      	adds	r4, r3, #1
 800083a:	d100      	bne.n	800083e <__aeabi_dadd+0x286>
 800083c:	e19f      	b.n	8000b7e <__aeabi_dadd+0x5c6>
 800083e:	4c5d      	ldr	r4, [pc, #372]	; (80009b4 <__aeabi_dadd+0x3fc>)
 8000840:	42a6      	cmp	r6, r4
 8000842:	d100      	bne.n	8000846 <__aeabi_dadd+0x28e>
 8000844:	e12f      	b.n	8000aa6 <__aeabi_dadd+0x4ee>
 8000846:	43db      	mvns	r3, r3
 8000848:	2b38      	cmp	r3, #56	; 0x38
 800084a:	dd00      	ble.n	800084e <__aeabi_dadd+0x296>
 800084c:	e166      	b.n	8000b1c <__aeabi_dadd+0x564>
 800084e:	2b1f      	cmp	r3, #31
 8000850:	dd00      	ble.n	8000854 <__aeabi_dadd+0x29c>
 8000852:	e183      	b.n	8000b5c <__aeabi_dadd+0x5a4>
 8000854:	2420      	movs	r4, #32
 8000856:	0005      	movs	r5, r0
 8000858:	1ae4      	subs	r4, r4, r3
 800085a:	000f      	movs	r7, r1
 800085c:	40dd      	lsrs	r5, r3
 800085e:	40d9      	lsrs	r1, r3
 8000860:	40a0      	lsls	r0, r4
 8000862:	4643      	mov	r3, r8
 8000864:	40a7      	lsls	r7, r4
 8000866:	1a5b      	subs	r3, r3, r1
 8000868:	1e44      	subs	r4, r0, #1
 800086a:	41a0      	sbcs	r0, r4
 800086c:	4698      	mov	r8, r3
 800086e:	432f      	orrs	r7, r5
 8000870:	4338      	orrs	r0, r7
 8000872:	1a17      	subs	r7, r2, r0
 8000874:	42ba      	cmp	r2, r7
 8000876:	4192      	sbcs	r2, r2
 8000878:	4643      	mov	r3, r8
 800087a:	4252      	negs	r2, r2
 800087c:	1a99      	subs	r1, r3, r2
 800087e:	4664      	mov	r4, ip
 8000880:	0035      	movs	r5, r6
 8000882:	e6ca      	b.n	800061a <__aeabi_dadd+0x62>
 8000884:	2207      	movs	r2, #7
 8000886:	403a      	ands	r2, r7
 8000888:	2a00      	cmp	r2, #0
 800088a:	d000      	beq.n	800088e <__aeabi_dadd+0x2d6>
 800088c:	e6f6      	b.n	800067c <__aeabi_dadd+0xc4>
 800088e:	074b      	lsls	r3, r1, #29
 8000890:	08ca      	lsrs	r2, r1, #3
 8000892:	4948      	ldr	r1, [pc, #288]	; (80009b4 <__aeabi_dadd+0x3fc>)
 8000894:	08ff      	lsrs	r7, r7, #3
 8000896:	433b      	orrs	r3, r7
 8000898:	428d      	cmp	r5, r1
 800089a:	d196      	bne.n	80007ca <__aeabi_dadd+0x212>
 800089c:	0019      	movs	r1, r3
 800089e:	4311      	orrs	r1, r2
 80008a0:	d100      	bne.n	80008a4 <__aeabi_dadd+0x2ec>
 80008a2:	e19e      	b.n	8000be2 <__aeabi_dadd+0x62a>
 80008a4:	2180      	movs	r1, #128	; 0x80
 80008a6:	0309      	lsls	r1, r1, #12
 80008a8:	430a      	orrs	r2, r1
 80008aa:	0312      	lsls	r2, r2, #12
 80008ac:	0b12      	lsrs	r2, r2, #12
 80008ae:	4d41      	ldr	r5, [pc, #260]	; (80009b4 <__aeabi_dadd+0x3fc>)
 80008b0:	e78f      	b.n	80007d2 <__aeabi_dadd+0x21a>
 80008b2:	0015      	movs	r5, r2
 80008b4:	2200      	movs	r2, #0
 80008b6:	2300      	movs	r3, #0
 80008b8:	e78b      	b.n	80007d2 <__aeabi_dadd+0x21a>
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d000      	beq.n	80008c0 <__aeabi_dadd+0x308>
 80008be:	e0c7      	b.n	8000a50 <__aeabi_dadd+0x498>
 80008c0:	1c6b      	adds	r3, r5, #1
 80008c2:	055f      	lsls	r7, r3, #21
 80008c4:	0d7f      	lsrs	r7, r7, #21
 80008c6:	2f01      	cmp	r7, #1
 80008c8:	dc00      	bgt.n	80008cc <__aeabi_dadd+0x314>
 80008ca:	e0f1      	b.n	8000ab0 <__aeabi_dadd+0x4f8>
 80008cc:	4d39      	ldr	r5, [pc, #228]	; (80009b4 <__aeabi_dadd+0x3fc>)
 80008ce:	42ab      	cmp	r3, r5
 80008d0:	d100      	bne.n	80008d4 <__aeabi_dadd+0x31c>
 80008d2:	e0b9      	b.n	8000a48 <__aeabi_dadd+0x490>
 80008d4:	1885      	adds	r5, r0, r2
 80008d6:	000a      	movs	r2, r1
 80008d8:	4285      	cmp	r5, r0
 80008da:	4189      	sbcs	r1, r1
 80008dc:	4442      	add	r2, r8
 80008de:	4249      	negs	r1, r1
 80008e0:	1851      	adds	r1, r2, r1
 80008e2:	2207      	movs	r2, #7
 80008e4:	07cf      	lsls	r7, r1, #31
 80008e6:	086d      	lsrs	r5, r5, #1
 80008e8:	432f      	orrs	r7, r5
 80008ea:	0849      	lsrs	r1, r1, #1
 80008ec:	403a      	ands	r2, r7
 80008ee:	001d      	movs	r5, r3
 80008f0:	e6c2      	b.n	8000678 <__aeabi_dadd+0xc0>
 80008f2:	2207      	movs	r2, #7
 80008f4:	4930      	ldr	r1, [pc, #192]	; (80009b8 <__aeabi_dadd+0x400>)
 80008f6:	1aed      	subs	r5, r5, r3
 80008f8:	4031      	ands	r1, r6
 80008fa:	403a      	ands	r2, r7
 80008fc:	e6bc      	b.n	8000678 <__aeabi_dadd+0xc0>
 80008fe:	003e      	movs	r6, r7
 8000900:	3828      	subs	r0, #40	; 0x28
 8000902:	4086      	lsls	r6, r0
 8000904:	2700      	movs	r7, #0
 8000906:	e69f      	b.n	8000648 <__aeabi_dadd+0x90>
 8000908:	0038      	movs	r0, r7
 800090a:	f000 fc53 	bl	80011b4 <__clzsi2>
 800090e:	3020      	adds	r0, #32
 8000910:	e68e      	b.n	8000630 <__aeabi_dadd+0x78>
 8000912:	4643      	mov	r3, r8
 8000914:	4313      	orrs	r3, r2
 8000916:	001f      	movs	r7, r3
 8000918:	1e7a      	subs	r2, r7, #1
 800091a:	4197      	sbcs	r7, r2
 800091c:	1bc7      	subs	r7, r0, r7
 800091e:	42b8      	cmp	r0, r7
 8000920:	4180      	sbcs	r0, r0
 8000922:	4240      	negs	r0, r0
 8000924:	1a09      	subs	r1, r1, r0
 8000926:	e678      	b.n	800061a <__aeabi_dadd+0x62>
 8000928:	000e      	movs	r6, r1
 800092a:	003b      	movs	r3, r7
 800092c:	4306      	orrs	r6, r0
 800092e:	4313      	orrs	r3, r2
 8000930:	2d00      	cmp	r5, #0
 8000932:	d161      	bne.n	80009f8 <__aeabi_dadd+0x440>
 8000934:	2e00      	cmp	r6, #0
 8000936:	d000      	beq.n	800093a <__aeabi_dadd+0x382>
 8000938:	e0f4      	b.n	8000b24 <__aeabi_dadd+0x56c>
 800093a:	2b00      	cmp	r3, #0
 800093c:	d100      	bne.n	8000940 <__aeabi_dadd+0x388>
 800093e:	e11b      	b.n	8000b78 <__aeabi_dadd+0x5c0>
 8000940:	4664      	mov	r4, ip
 8000942:	0039      	movs	r1, r7
 8000944:	0010      	movs	r0, r2
 8000946:	e739      	b.n	80007bc <__aeabi_dadd+0x204>
 8000948:	4f1a      	ldr	r7, [pc, #104]	; (80009b4 <__aeabi_dadd+0x3fc>)
 800094a:	42bb      	cmp	r3, r7
 800094c:	d07a      	beq.n	8000a44 <__aeabi_dadd+0x48c>
 800094e:	0033      	movs	r3, r6
 8000950:	e6ff      	b.n	8000752 <__aeabi_dadd+0x19a>
 8000952:	0030      	movs	r0, r6
 8000954:	3d1f      	subs	r5, #31
 8000956:	40e8      	lsrs	r0, r5
 8000958:	2b20      	cmp	r3, #32
 800095a:	d003      	beq.n	8000964 <__aeabi_dadd+0x3ac>
 800095c:	2140      	movs	r1, #64	; 0x40
 800095e:	1acb      	subs	r3, r1, r3
 8000960:	409e      	lsls	r6, r3
 8000962:	4337      	orrs	r7, r6
 8000964:	1e7b      	subs	r3, r7, #1
 8000966:	419f      	sbcs	r7, r3
 8000968:	2207      	movs	r2, #7
 800096a:	4307      	orrs	r7, r0
 800096c:	403a      	ands	r2, r7
 800096e:	2100      	movs	r1, #0
 8000970:	2500      	movs	r5, #0
 8000972:	e789      	b.n	8000888 <__aeabi_dadd+0x2d0>
 8000974:	1a17      	subs	r7, r2, r0
 8000976:	4643      	mov	r3, r8
 8000978:	42ba      	cmp	r2, r7
 800097a:	41b6      	sbcs	r6, r6
 800097c:	1a59      	subs	r1, r3, r1
 800097e:	4276      	negs	r6, r6
 8000980:	1b8e      	subs	r6, r1, r6
 8000982:	4664      	mov	r4, ip
 8000984:	e64e      	b.n	8000624 <__aeabi_dadd+0x6c>
 8000986:	2b1f      	cmp	r3, #31
 8000988:	dd00      	ble.n	800098c <__aeabi_dadd+0x3d4>
 800098a:	e0ad      	b.n	8000ae8 <__aeabi_dadd+0x530>
 800098c:	2620      	movs	r6, #32
 800098e:	4647      	mov	r7, r8
 8000990:	1af6      	subs	r6, r6, r3
 8000992:	40b7      	lsls	r7, r6
 8000994:	46b9      	mov	r9, r7
 8000996:	0017      	movs	r7, r2
 8000998:	46b2      	mov	sl, r6
 800099a:	40df      	lsrs	r7, r3
 800099c:	464e      	mov	r6, r9
 800099e:	433e      	orrs	r6, r7
 80009a0:	0037      	movs	r7, r6
 80009a2:	4656      	mov	r6, sl
 80009a4:	40b2      	lsls	r2, r6
 80009a6:	1e56      	subs	r6, r2, #1
 80009a8:	41b2      	sbcs	r2, r6
 80009aa:	4317      	orrs	r7, r2
 80009ac:	4642      	mov	r2, r8
 80009ae:	40da      	lsrs	r2, r3
 80009b0:	1889      	adds	r1, r1, r2
 80009b2:	e6ae      	b.n	8000712 <__aeabi_dadd+0x15a>
 80009b4:	000007ff 	.word	0x000007ff
 80009b8:	ff7fffff 	.word	0xff7fffff
 80009bc:	800fffff 	.word	0x800fffff
 80009c0:	2620      	movs	r6, #32
 80009c2:	4647      	mov	r7, r8
 80009c4:	1af6      	subs	r6, r6, r3
 80009c6:	40b7      	lsls	r7, r6
 80009c8:	46b9      	mov	r9, r7
 80009ca:	0017      	movs	r7, r2
 80009cc:	46b2      	mov	sl, r6
 80009ce:	40df      	lsrs	r7, r3
 80009d0:	464e      	mov	r6, r9
 80009d2:	433e      	orrs	r6, r7
 80009d4:	0037      	movs	r7, r6
 80009d6:	4656      	mov	r6, sl
 80009d8:	40b2      	lsls	r2, r6
 80009da:	1e56      	subs	r6, r2, #1
 80009dc:	41b2      	sbcs	r2, r6
 80009de:	4317      	orrs	r7, r2
 80009e0:	4642      	mov	r2, r8
 80009e2:	40da      	lsrs	r2, r3
 80009e4:	1a89      	subs	r1, r1, r2
 80009e6:	e799      	b.n	800091c <__aeabi_dadd+0x364>
 80009e8:	4c7f      	ldr	r4, [pc, #508]	; (8000be8 <__aeabi_dadd+0x630>)
 80009ea:	42a6      	cmp	r6, r4
 80009ec:	d05b      	beq.n	8000aa6 <__aeabi_dadd+0x4ee>
 80009ee:	2480      	movs	r4, #128	; 0x80
 80009f0:	0424      	lsls	r4, r4, #16
 80009f2:	425b      	negs	r3, r3
 80009f4:	4321      	orrs	r1, r4
 80009f6:	e727      	b.n	8000848 <__aeabi_dadd+0x290>
 80009f8:	2e00      	cmp	r6, #0
 80009fa:	d10c      	bne.n	8000a16 <__aeabi_dadd+0x45e>
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d100      	bne.n	8000a02 <__aeabi_dadd+0x44a>
 8000a00:	e0cb      	b.n	8000b9a <__aeabi_dadd+0x5e2>
 8000a02:	4664      	mov	r4, ip
 8000a04:	0039      	movs	r1, r7
 8000a06:	0010      	movs	r0, r2
 8000a08:	4d77      	ldr	r5, [pc, #476]	; (8000be8 <__aeabi_dadd+0x630>)
 8000a0a:	e6d7      	b.n	80007bc <__aeabi_dadd+0x204>
 8000a0c:	4f76      	ldr	r7, [pc, #472]	; (8000be8 <__aeabi_dadd+0x630>)
 8000a0e:	42bb      	cmp	r3, r7
 8000a10:	d018      	beq.n	8000a44 <__aeabi_dadd+0x48c>
 8000a12:	0033      	movs	r3, r6
 8000a14:	e675      	b.n	8000702 <__aeabi_dadd+0x14a>
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d014      	beq.n	8000a44 <__aeabi_dadd+0x48c>
 8000a1a:	074b      	lsls	r3, r1, #29
 8000a1c:	08c0      	lsrs	r0, r0, #3
 8000a1e:	4318      	orrs	r0, r3
 8000a20:	2380      	movs	r3, #128	; 0x80
 8000a22:	08c9      	lsrs	r1, r1, #3
 8000a24:	031b      	lsls	r3, r3, #12
 8000a26:	4219      	tst	r1, r3
 8000a28:	d007      	beq.n	8000a3a <__aeabi_dadd+0x482>
 8000a2a:	08fc      	lsrs	r4, r7, #3
 8000a2c:	421c      	tst	r4, r3
 8000a2e:	d104      	bne.n	8000a3a <__aeabi_dadd+0x482>
 8000a30:	0779      	lsls	r1, r7, #29
 8000a32:	08d0      	lsrs	r0, r2, #3
 8000a34:	4308      	orrs	r0, r1
 8000a36:	46e1      	mov	r9, ip
 8000a38:	0021      	movs	r1, r4
 8000a3a:	464c      	mov	r4, r9
 8000a3c:	0f42      	lsrs	r2, r0, #29
 8000a3e:	00c9      	lsls	r1, r1, #3
 8000a40:	4311      	orrs	r1, r2
 8000a42:	00c0      	lsls	r0, r0, #3
 8000a44:	4d68      	ldr	r5, [pc, #416]	; (8000be8 <__aeabi_dadd+0x630>)
 8000a46:	e6b9      	b.n	80007bc <__aeabi_dadd+0x204>
 8000a48:	001d      	movs	r5, r3
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	e6c0      	b.n	80007d2 <__aeabi_dadd+0x21a>
 8000a50:	2d00      	cmp	r5, #0
 8000a52:	d15b      	bne.n	8000b0c <__aeabi_dadd+0x554>
 8000a54:	000d      	movs	r5, r1
 8000a56:	4305      	orrs	r5, r0
 8000a58:	d100      	bne.n	8000a5c <__aeabi_dadd+0x4a4>
 8000a5a:	e6e2      	b.n	8000822 <__aeabi_dadd+0x26a>
 8000a5c:	1c5d      	adds	r5, r3, #1
 8000a5e:	d100      	bne.n	8000a62 <__aeabi_dadd+0x4aa>
 8000a60:	e0b0      	b.n	8000bc4 <__aeabi_dadd+0x60c>
 8000a62:	4d61      	ldr	r5, [pc, #388]	; (8000be8 <__aeabi_dadd+0x630>)
 8000a64:	42ae      	cmp	r6, r5
 8000a66:	d01f      	beq.n	8000aa8 <__aeabi_dadd+0x4f0>
 8000a68:	43db      	mvns	r3, r3
 8000a6a:	2b38      	cmp	r3, #56	; 0x38
 8000a6c:	dc71      	bgt.n	8000b52 <__aeabi_dadd+0x59a>
 8000a6e:	2b1f      	cmp	r3, #31
 8000a70:	dd00      	ble.n	8000a74 <__aeabi_dadd+0x4bc>
 8000a72:	e096      	b.n	8000ba2 <__aeabi_dadd+0x5ea>
 8000a74:	2520      	movs	r5, #32
 8000a76:	000f      	movs	r7, r1
 8000a78:	1aed      	subs	r5, r5, r3
 8000a7a:	40af      	lsls	r7, r5
 8000a7c:	46b9      	mov	r9, r7
 8000a7e:	0007      	movs	r7, r0
 8000a80:	46aa      	mov	sl, r5
 8000a82:	40df      	lsrs	r7, r3
 8000a84:	464d      	mov	r5, r9
 8000a86:	433d      	orrs	r5, r7
 8000a88:	002f      	movs	r7, r5
 8000a8a:	4655      	mov	r5, sl
 8000a8c:	40a8      	lsls	r0, r5
 8000a8e:	40d9      	lsrs	r1, r3
 8000a90:	1e45      	subs	r5, r0, #1
 8000a92:	41a8      	sbcs	r0, r5
 8000a94:	4488      	add	r8, r1
 8000a96:	4307      	orrs	r7, r0
 8000a98:	18bf      	adds	r7, r7, r2
 8000a9a:	4297      	cmp	r7, r2
 8000a9c:	4192      	sbcs	r2, r2
 8000a9e:	4251      	negs	r1, r2
 8000aa0:	4441      	add	r1, r8
 8000aa2:	0035      	movs	r5, r6
 8000aa4:	e63a      	b.n	800071c <__aeabi_dadd+0x164>
 8000aa6:	4664      	mov	r4, ip
 8000aa8:	0035      	movs	r5, r6
 8000aaa:	4641      	mov	r1, r8
 8000aac:	0010      	movs	r0, r2
 8000aae:	e685      	b.n	80007bc <__aeabi_dadd+0x204>
 8000ab0:	000b      	movs	r3, r1
 8000ab2:	4303      	orrs	r3, r0
 8000ab4:	2d00      	cmp	r5, #0
 8000ab6:	d000      	beq.n	8000aba <__aeabi_dadd+0x502>
 8000ab8:	e663      	b.n	8000782 <__aeabi_dadd+0x1ca>
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d0f5      	beq.n	8000aaa <__aeabi_dadd+0x4f2>
 8000abe:	4643      	mov	r3, r8
 8000ac0:	4313      	orrs	r3, r2
 8000ac2:	d100      	bne.n	8000ac6 <__aeabi_dadd+0x50e>
 8000ac4:	e67a      	b.n	80007bc <__aeabi_dadd+0x204>
 8000ac6:	1887      	adds	r7, r0, r2
 8000ac8:	4287      	cmp	r7, r0
 8000aca:	4180      	sbcs	r0, r0
 8000acc:	2207      	movs	r2, #7
 8000ace:	4441      	add	r1, r8
 8000ad0:	4240      	negs	r0, r0
 8000ad2:	1809      	adds	r1, r1, r0
 8000ad4:	403a      	ands	r2, r7
 8000ad6:	020b      	lsls	r3, r1, #8
 8000ad8:	d400      	bmi.n	8000adc <__aeabi_dadd+0x524>
 8000ada:	e6d5      	b.n	8000888 <__aeabi_dadd+0x2d0>
 8000adc:	4b43      	ldr	r3, [pc, #268]	; (8000bec <__aeabi_dadd+0x634>)
 8000ade:	3501      	adds	r5, #1
 8000ae0:	4019      	ands	r1, r3
 8000ae2:	e5c9      	b.n	8000678 <__aeabi_dadd+0xc0>
 8000ae4:	0038      	movs	r0, r7
 8000ae6:	e669      	b.n	80007bc <__aeabi_dadd+0x204>
 8000ae8:	001e      	movs	r6, r3
 8000aea:	4647      	mov	r7, r8
 8000aec:	3e20      	subs	r6, #32
 8000aee:	40f7      	lsrs	r7, r6
 8000af0:	46bc      	mov	ip, r7
 8000af2:	2b20      	cmp	r3, #32
 8000af4:	d004      	beq.n	8000b00 <__aeabi_dadd+0x548>
 8000af6:	2640      	movs	r6, #64	; 0x40
 8000af8:	1af3      	subs	r3, r6, r3
 8000afa:	4646      	mov	r6, r8
 8000afc:	409e      	lsls	r6, r3
 8000afe:	4332      	orrs	r2, r6
 8000b00:	0017      	movs	r7, r2
 8000b02:	4663      	mov	r3, ip
 8000b04:	1e7a      	subs	r2, r7, #1
 8000b06:	4197      	sbcs	r7, r2
 8000b08:	431f      	orrs	r7, r3
 8000b0a:	e602      	b.n	8000712 <__aeabi_dadd+0x15a>
 8000b0c:	4d36      	ldr	r5, [pc, #216]	; (8000be8 <__aeabi_dadd+0x630>)
 8000b0e:	42ae      	cmp	r6, r5
 8000b10:	d0ca      	beq.n	8000aa8 <__aeabi_dadd+0x4f0>
 8000b12:	2580      	movs	r5, #128	; 0x80
 8000b14:	042d      	lsls	r5, r5, #16
 8000b16:	425b      	negs	r3, r3
 8000b18:	4329      	orrs	r1, r5
 8000b1a:	e7a6      	b.n	8000a6a <__aeabi_dadd+0x4b2>
 8000b1c:	4308      	orrs	r0, r1
 8000b1e:	1e41      	subs	r1, r0, #1
 8000b20:	4188      	sbcs	r0, r1
 8000b22:	e6a6      	b.n	8000872 <__aeabi_dadd+0x2ba>
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d100      	bne.n	8000b2a <__aeabi_dadd+0x572>
 8000b28:	e648      	b.n	80007bc <__aeabi_dadd+0x204>
 8000b2a:	1a87      	subs	r7, r0, r2
 8000b2c:	4643      	mov	r3, r8
 8000b2e:	42b8      	cmp	r0, r7
 8000b30:	41b6      	sbcs	r6, r6
 8000b32:	1acb      	subs	r3, r1, r3
 8000b34:	4276      	negs	r6, r6
 8000b36:	1b9e      	subs	r6, r3, r6
 8000b38:	0233      	lsls	r3, r6, #8
 8000b3a:	d54b      	bpl.n	8000bd4 <__aeabi_dadd+0x61c>
 8000b3c:	1a17      	subs	r7, r2, r0
 8000b3e:	4643      	mov	r3, r8
 8000b40:	42ba      	cmp	r2, r7
 8000b42:	4192      	sbcs	r2, r2
 8000b44:	1a59      	subs	r1, r3, r1
 8000b46:	4252      	negs	r2, r2
 8000b48:	1a89      	subs	r1, r1, r2
 8000b4a:	2207      	movs	r2, #7
 8000b4c:	4664      	mov	r4, ip
 8000b4e:	403a      	ands	r2, r7
 8000b50:	e592      	b.n	8000678 <__aeabi_dadd+0xc0>
 8000b52:	4301      	orrs	r1, r0
 8000b54:	000f      	movs	r7, r1
 8000b56:	1e79      	subs	r1, r7, #1
 8000b58:	418f      	sbcs	r7, r1
 8000b5a:	e79d      	b.n	8000a98 <__aeabi_dadd+0x4e0>
 8000b5c:	001c      	movs	r4, r3
 8000b5e:	000f      	movs	r7, r1
 8000b60:	3c20      	subs	r4, #32
 8000b62:	40e7      	lsrs	r7, r4
 8000b64:	2b20      	cmp	r3, #32
 8000b66:	d003      	beq.n	8000b70 <__aeabi_dadd+0x5b8>
 8000b68:	2440      	movs	r4, #64	; 0x40
 8000b6a:	1ae3      	subs	r3, r4, r3
 8000b6c:	4099      	lsls	r1, r3
 8000b6e:	4308      	orrs	r0, r1
 8000b70:	1e41      	subs	r1, r0, #1
 8000b72:	4188      	sbcs	r0, r1
 8000b74:	4338      	orrs	r0, r7
 8000b76:	e67c      	b.n	8000872 <__aeabi_dadd+0x2ba>
 8000b78:	2200      	movs	r2, #0
 8000b7a:	2400      	movs	r4, #0
 8000b7c:	e625      	b.n	80007ca <__aeabi_dadd+0x212>
 8000b7e:	1a17      	subs	r7, r2, r0
 8000b80:	4643      	mov	r3, r8
 8000b82:	42ba      	cmp	r2, r7
 8000b84:	4192      	sbcs	r2, r2
 8000b86:	1a59      	subs	r1, r3, r1
 8000b88:	4252      	negs	r2, r2
 8000b8a:	1a89      	subs	r1, r1, r2
 8000b8c:	4664      	mov	r4, ip
 8000b8e:	0035      	movs	r5, r6
 8000b90:	e543      	b.n	800061a <__aeabi_dadd+0x62>
 8000b92:	4641      	mov	r1, r8
 8000b94:	0010      	movs	r0, r2
 8000b96:	4d14      	ldr	r5, [pc, #80]	; (8000be8 <__aeabi_dadd+0x630>)
 8000b98:	e610      	b.n	80007bc <__aeabi_dadd+0x204>
 8000b9a:	2280      	movs	r2, #128	; 0x80
 8000b9c:	2400      	movs	r4, #0
 8000b9e:	0312      	lsls	r2, r2, #12
 8000ba0:	e680      	b.n	80008a4 <__aeabi_dadd+0x2ec>
 8000ba2:	001d      	movs	r5, r3
 8000ba4:	000f      	movs	r7, r1
 8000ba6:	3d20      	subs	r5, #32
 8000ba8:	40ef      	lsrs	r7, r5
 8000baa:	46bc      	mov	ip, r7
 8000bac:	2b20      	cmp	r3, #32
 8000bae:	d003      	beq.n	8000bb8 <__aeabi_dadd+0x600>
 8000bb0:	2540      	movs	r5, #64	; 0x40
 8000bb2:	1aeb      	subs	r3, r5, r3
 8000bb4:	4099      	lsls	r1, r3
 8000bb6:	4308      	orrs	r0, r1
 8000bb8:	0007      	movs	r7, r0
 8000bba:	4663      	mov	r3, ip
 8000bbc:	1e78      	subs	r0, r7, #1
 8000bbe:	4187      	sbcs	r7, r0
 8000bc0:	431f      	orrs	r7, r3
 8000bc2:	e769      	b.n	8000a98 <__aeabi_dadd+0x4e0>
 8000bc4:	1887      	adds	r7, r0, r2
 8000bc6:	4297      	cmp	r7, r2
 8000bc8:	419b      	sbcs	r3, r3
 8000bca:	4441      	add	r1, r8
 8000bcc:	425b      	negs	r3, r3
 8000bce:	18c9      	adds	r1, r1, r3
 8000bd0:	0035      	movs	r5, r6
 8000bd2:	e5a3      	b.n	800071c <__aeabi_dadd+0x164>
 8000bd4:	003b      	movs	r3, r7
 8000bd6:	4333      	orrs	r3, r6
 8000bd8:	d0ce      	beq.n	8000b78 <__aeabi_dadd+0x5c0>
 8000bda:	2207      	movs	r2, #7
 8000bdc:	0031      	movs	r1, r6
 8000bde:	403a      	ands	r2, r7
 8000be0:	e652      	b.n	8000888 <__aeabi_dadd+0x2d0>
 8000be2:	2300      	movs	r3, #0
 8000be4:	001a      	movs	r2, r3
 8000be6:	e5f4      	b.n	80007d2 <__aeabi_dadd+0x21a>
 8000be8:	000007ff 	.word	0x000007ff
 8000bec:	ff7fffff 	.word	0xff7fffff

08000bf0 <__aeabi_dmul>:
 8000bf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bf2:	4657      	mov	r7, sl
 8000bf4:	46de      	mov	lr, fp
 8000bf6:	464e      	mov	r6, r9
 8000bf8:	4645      	mov	r5, r8
 8000bfa:	b5e0      	push	{r5, r6, r7, lr}
 8000bfc:	4683      	mov	fp, r0
 8000bfe:	0006      	movs	r6, r0
 8000c00:	030f      	lsls	r7, r1, #12
 8000c02:	0048      	lsls	r0, r1, #1
 8000c04:	b087      	sub	sp, #28
 8000c06:	4692      	mov	sl, r2
 8000c08:	001d      	movs	r5, r3
 8000c0a:	0b3f      	lsrs	r7, r7, #12
 8000c0c:	0d40      	lsrs	r0, r0, #21
 8000c0e:	0fcc      	lsrs	r4, r1, #31
 8000c10:	2800      	cmp	r0, #0
 8000c12:	d100      	bne.n	8000c16 <__aeabi_dmul+0x26>
 8000c14:	e06f      	b.n	8000cf6 <__aeabi_dmul+0x106>
 8000c16:	4bde      	ldr	r3, [pc, #888]	; (8000f90 <__aeabi_dmul+0x3a0>)
 8000c18:	4298      	cmp	r0, r3
 8000c1a:	d038      	beq.n	8000c8e <__aeabi_dmul+0x9e>
 8000c1c:	2380      	movs	r3, #128	; 0x80
 8000c1e:	00ff      	lsls	r7, r7, #3
 8000c20:	041b      	lsls	r3, r3, #16
 8000c22:	431f      	orrs	r7, r3
 8000c24:	0f73      	lsrs	r3, r6, #29
 8000c26:	433b      	orrs	r3, r7
 8000c28:	9301      	str	r3, [sp, #4]
 8000c2a:	4bda      	ldr	r3, [pc, #872]	; (8000f94 <__aeabi_dmul+0x3a4>)
 8000c2c:	2700      	movs	r7, #0
 8000c2e:	4699      	mov	r9, r3
 8000c30:	2300      	movs	r3, #0
 8000c32:	469b      	mov	fp, r3
 8000c34:	00f6      	lsls	r6, r6, #3
 8000c36:	4481      	add	r9, r0
 8000c38:	032b      	lsls	r3, r5, #12
 8000c3a:	0069      	lsls	r1, r5, #1
 8000c3c:	0b1b      	lsrs	r3, r3, #12
 8000c3e:	4652      	mov	r2, sl
 8000c40:	4698      	mov	r8, r3
 8000c42:	0d49      	lsrs	r1, r1, #21
 8000c44:	0fed      	lsrs	r5, r5, #31
 8000c46:	2900      	cmp	r1, #0
 8000c48:	d100      	bne.n	8000c4c <__aeabi_dmul+0x5c>
 8000c4a:	e085      	b.n	8000d58 <__aeabi_dmul+0x168>
 8000c4c:	4bd0      	ldr	r3, [pc, #832]	; (8000f90 <__aeabi_dmul+0x3a0>)
 8000c4e:	4299      	cmp	r1, r3
 8000c50:	d100      	bne.n	8000c54 <__aeabi_dmul+0x64>
 8000c52:	e073      	b.n	8000d3c <__aeabi_dmul+0x14c>
 8000c54:	4643      	mov	r3, r8
 8000c56:	00da      	lsls	r2, r3, #3
 8000c58:	2380      	movs	r3, #128	; 0x80
 8000c5a:	041b      	lsls	r3, r3, #16
 8000c5c:	4313      	orrs	r3, r2
 8000c5e:	4652      	mov	r2, sl
 8000c60:	48cc      	ldr	r0, [pc, #816]	; (8000f94 <__aeabi_dmul+0x3a4>)
 8000c62:	0f52      	lsrs	r2, r2, #29
 8000c64:	4684      	mov	ip, r0
 8000c66:	4313      	orrs	r3, r2
 8000c68:	4652      	mov	r2, sl
 8000c6a:	2000      	movs	r0, #0
 8000c6c:	4461      	add	r1, ip
 8000c6e:	00d2      	lsls	r2, r2, #3
 8000c70:	4489      	add	r9, r1
 8000c72:	0021      	movs	r1, r4
 8000c74:	4069      	eors	r1, r5
 8000c76:	9100      	str	r1, [sp, #0]
 8000c78:	468c      	mov	ip, r1
 8000c7a:	2101      	movs	r1, #1
 8000c7c:	4449      	add	r1, r9
 8000c7e:	468a      	mov	sl, r1
 8000c80:	2f0f      	cmp	r7, #15
 8000c82:	d900      	bls.n	8000c86 <__aeabi_dmul+0x96>
 8000c84:	e090      	b.n	8000da8 <__aeabi_dmul+0x1b8>
 8000c86:	49c4      	ldr	r1, [pc, #784]	; (8000f98 <__aeabi_dmul+0x3a8>)
 8000c88:	00bf      	lsls	r7, r7, #2
 8000c8a:	59cf      	ldr	r7, [r1, r7]
 8000c8c:	46bf      	mov	pc, r7
 8000c8e:	465b      	mov	r3, fp
 8000c90:	433b      	orrs	r3, r7
 8000c92:	9301      	str	r3, [sp, #4]
 8000c94:	d000      	beq.n	8000c98 <__aeabi_dmul+0xa8>
 8000c96:	e16a      	b.n	8000f6e <__aeabi_dmul+0x37e>
 8000c98:	2302      	movs	r3, #2
 8000c9a:	2708      	movs	r7, #8
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	4681      	mov	r9, r0
 8000ca0:	469b      	mov	fp, r3
 8000ca2:	e7c9      	b.n	8000c38 <__aeabi_dmul+0x48>
 8000ca4:	0032      	movs	r2, r6
 8000ca6:	4658      	mov	r0, fp
 8000ca8:	9b01      	ldr	r3, [sp, #4]
 8000caa:	4661      	mov	r1, ip
 8000cac:	9100      	str	r1, [sp, #0]
 8000cae:	2802      	cmp	r0, #2
 8000cb0:	d100      	bne.n	8000cb4 <__aeabi_dmul+0xc4>
 8000cb2:	e075      	b.n	8000da0 <__aeabi_dmul+0x1b0>
 8000cb4:	2803      	cmp	r0, #3
 8000cb6:	d100      	bne.n	8000cba <__aeabi_dmul+0xca>
 8000cb8:	e1fe      	b.n	80010b8 <__aeabi_dmul+0x4c8>
 8000cba:	2801      	cmp	r0, #1
 8000cbc:	d000      	beq.n	8000cc0 <__aeabi_dmul+0xd0>
 8000cbe:	e12c      	b.n	8000f1a <__aeabi_dmul+0x32a>
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	2700      	movs	r7, #0
 8000cc4:	2600      	movs	r6, #0
 8000cc6:	2500      	movs	r5, #0
 8000cc8:	033f      	lsls	r7, r7, #12
 8000cca:	0d2a      	lsrs	r2, r5, #20
 8000ccc:	0b3f      	lsrs	r7, r7, #12
 8000cce:	48b3      	ldr	r0, [pc, #716]	; (8000f9c <__aeabi_dmul+0x3ac>)
 8000cd0:	0512      	lsls	r2, r2, #20
 8000cd2:	433a      	orrs	r2, r7
 8000cd4:	4002      	ands	r2, r0
 8000cd6:	051b      	lsls	r3, r3, #20
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	9a00      	ldr	r2, [sp, #0]
 8000cdc:	005b      	lsls	r3, r3, #1
 8000cde:	07d1      	lsls	r1, r2, #31
 8000ce0:	085b      	lsrs	r3, r3, #1
 8000ce2:	430b      	orrs	r3, r1
 8000ce4:	0030      	movs	r0, r6
 8000ce6:	0019      	movs	r1, r3
 8000ce8:	b007      	add	sp, #28
 8000cea:	bc3c      	pop	{r2, r3, r4, r5}
 8000cec:	4690      	mov	r8, r2
 8000cee:	4699      	mov	r9, r3
 8000cf0:	46a2      	mov	sl, r4
 8000cf2:	46ab      	mov	fp, r5
 8000cf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cf6:	465b      	mov	r3, fp
 8000cf8:	433b      	orrs	r3, r7
 8000cfa:	9301      	str	r3, [sp, #4]
 8000cfc:	d100      	bne.n	8000d00 <__aeabi_dmul+0x110>
 8000cfe:	e12f      	b.n	8000f60 <__aeabi_dmul+0x370>
 8000d00:	2f00      	cmp	r7, #0
 8000d02:	d100      	bne.n	8000d06 <__aeabi_dmul+0x116>
 8000d04:	e1a5      	b.n	8001052 <__aeabi_dmul+0x462>
 8000d06:	0038      	movs	r0, r7
 8000d08:	f000 fa54 	bl	80011b4 <__clzsi2>
 8000d0c:	0003      	movs	r3, r0
 8000d0e:	3b0b      	subs	r3, #11
 8000d10:	2b1c      	cmp	r3, #28
 8000d12:	dd00      	ble.n	8000d16 <__aeabi_dmul+0x126>
 8000d14:	e196      	b.n	8001044 <__aeabi_dmul+0x454>
 8000d16:	221d      	movs	r2, #29
 8000d18:	1ad3      	subs	r3, r2, r3
 8000d1a:	465a      	mov	r2, fp
 8000d1c:	0001      	movs	r1, r0
 8000d1e:	40da      	lsrs	r2, r3
 8000d20:	465e      	mov	r6, fp
 8000d22:	3908      	subs	r1, #8
 8000d24:	408f      	lsls	r7, r1
 8000d26:	0013      	movs	r3, r2
 8000d28:	408e      	lsls	r6, r1
 8000d2a:	433b      	orrs	r3, r7
 8000d2c:	9301      	str	r3, [sp, #4]
 8000d2e:	4b9c      	ldr	r3, [pc, #624]	; (8000fa0 <__aeabi_dmul+0x3b0>)
 8000d30:	2700      	movs	r7, #0
 8000d32:	1a1b      	subs	r3, r3, r0
 8000d34:	4699      	mov	r9, r3
 8000d36:	2300      	movs	r3, #0
 8000d38:	469b      	mov	fp, r3
 8000d3a:	e77d      	b.n	8000c38 <__aeabi_dmul+0x48>
 8000d3c:	4641      	mov	r1, r8
 8000d3e:	4653      	mov	r3, sl
 8000d40:	430b      	orrs	r3, r1
 8000d42:	4993      	ldr	r1, [pc, #588]	; (8000f90 <__aeabi_dmul+0x3a0>)
 8000d44:	468c      	mov	ip, r1
 8000d46:	44e1      	add	r9, ip
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d000      	beq.n	8000d4e <__aeabi_dmul+0x15e>
 8000d4c:	e11a      	b.n	8000f84 <__aeabi_dmul+0x394>
 8000d4e:	2202      	movs	r2, #2
 8000d50:	2002      	movs	r0, #2
 8000d52:	4317      	orrs	r7, r2
 8000d54:	2200      	movs	r2, #0
 8000d56:	e78c      	b.n	8000c72 <__aeabi_dmul+0x82>
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	d100      	bne.n	8000d5e <__aeabi_dmul+0x16e>
 8000d5c:	e10d      	b.n	8000f7a <__aeabi_dmul+0x38a>
 8000d5e:	4643      	mov	r3, r8
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d100      	bne.n	8000d66 <__aeabi_dmul+0x176>
 8000d64:	e181      	b.n	800106a <__aeabi_dmul+0x47a>
 8000d66:	4640      	mov	r0, r8
 8000d68:	f000 fa24 	bl	80011b4 <__clzsi2>
 8000d6c:	0002      	movs	r2, r0
 8000d6e:	3a0b      	subs	r2, #11
 8000d70:	2a1c      	cmp	r2, #28
 8000d72:	dd00      	ble.n	8000d76 <__aeabi_dmul+0x186>
 8000d74:	e172      	b.n	800105c <__aeabi_dmul+0x46c>
 8000d76:	0001      	movs	r1, r0
 8000d78:	4643      	mov	r3, r8
 8000d7a:	3908      	subs	r1, #8
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	4698      	mov	r8, r3
 8000d80:	231d      	movs	r3, #29
 8000d82:	1a9a      	subs	r2, r3, r2
 8000d84:	4653      	mov	r3, sl
 8000d86:	40d3      	lsrs	r3, r2
 8000d88:	001a      	movs	r2, r3
 8000d8a:	4643      	mov	r3, r8
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	4652      	mov	r2, sl
 8000d90:	408a      	lsls	r2, r1
 8000d92:	4649      	mov	r1, r9
 8000d94:	1a08      	subs	r0, r1, r0
 8000d96:	4982      	ldr	r1, [pc, #520]	; (8000fa0 <__aeabi_dmul+0x3b0>)
 8000d98:	4689      	mov	r9, r1
 8000d9a:	4481      	add	r9, r0
 8000d9c:	2000      	movs	r0, #0
 8000d9e:	e768      	b.n	8000c72 <__aeabi_dmul+0x82>
 8000da0:	4b7b      	ldr	r3, [pc, #492]	; (8000f90 <__aeabi_dmul+0x3a0>)
 8000da2:	2700      	movs	r7, #0
 8000da4:	2600      	movs	r6, #0
 8000da6:	e78e      	b.n	8000cc6 <__aeabi_dmul+0xd6>
 8000da8:	0c14      	lsrs	r4, r2, #16
 8000daa:	0412      	lsls	r2, r2, #16
 8000dac:	0c12      	lsrs	r2, r2, #16
 8000dae:	0011      	movs	r1, r2
 8000db0:	0c37      	lsrs	r7, r6, #16
 8000db2:	0436      	lsls	r6, r6, #16
 8000db4:	0c35      	lsrs	r5, r6, #16
 8000db6:	4379      	muls	r1, r7
 8000db8:	0028      	movs	r0, r5
 8000dba:	468c      	mov	ip, r1
 8000dbc:	002e      	movs	r6, r5
 8000dbe:	4360      	muls	r0, r4
 8000dc0:	4460      	add	r0, ip
 8000dc2:	4683      	mov	fp, r0
 8000dc4:	4356      	muls	r6, r2
 8000dc6:	0021      	movs	r1, r4
 8000dc8:	0c30      	lsrs	r0, r6, #16
 8000dca:	4680      	mov	r8, r0
 8000dcc:	4658      	mov	r0, fp
 8000dce:	4379      	muls	r1, r7
 8000dd0:	4440      	add	r0, r8
 8000dd2:	9102      	str	r1, [sp, #8]
 8000dd4:	4584      	cmp	ip, r0
 8000dd6:	d906      	bls.n	8000de6 <__aeabi_dmul+0x1f6>
 8000dd8:	4688      	mov	r8, r1
 8000dda:	2180      	movs	r1, #128	; 0x80
 8000ddc:	0249      	lsls	r1, r1, #9
 8000dde:	468c      	mov	ip, r1
 8000de0:	44e0      	add	r8, ip
 8000de2:	4641      	mov	r1, r8
 8000de4:	9102      	str	r1, [sp, #8]
 8000de6:	0436      	lsls	r6, r6, #16
 8000de8:	0c01      	lsrs	r1, r0, #16
 8000dea:	0c36      	lsrs	r6, r6, #16
 8000dec:	0400      	lsls	r0, r0, #16
 8000dee:	468b      	mov	fp, r1
 8000df0:	1981      	adds	r1, r0, r6
 8000df2:	0c1e      	lsrs	r6, r3, #16
 8000df4:	041b      	lsls	r3, r3, #16
 8000df6:	0c1b      	lsrs	r3, r3, #16
 8000df8:	9103      	str	r1, [sp, #12]
 8000dfa:	0019      	movs	r1, r3
 8000dfc:	4379      	muls	r1, r7
 8000dfe:	468c      	mov	ip, r1
 8000e00:	0028      	movs	r0, r5
 8000e02:	4375      	muls	r5, r6
 8000e04:	4465      	add	r5, ip
 8000e06:	46a8      	mov	r8, r5
 8000e08:	4358      	muls	r0, r3
 8000e0a:	0c05      	lsrs	r5, r0, #16
 8000e0c:	4445      	add	r5, r8
 8000e0e:	4377      	muls	r7, r6
 8000e10:	42a9      	cmp	r1, r5
 8000e12:	d903      	bls.n	8000e1c <__aeabi_dmul+0x22c>
 8000e14:	2180      	movs	r1, #128	; 0x80
 8000e16:	0249      	lsls	r1, r1, #9
 8000e18:	468c      	mov	ip, r1
 8000e1a:	4467      	add	r7, ip
 8000e1c:	0c29      	lsrs	r1, r5, #16
 8000e1e:	468c      	mov	ip, r1
 8000e20:	0039      	movs	r1, r7
 8000e22:	0400      	lsls	r0, r0, #16
 8000e24:	0c00      	lsrs	r0, r0, #16
 8000e26:	042d      	lsls	r5, r5, #16
 8000e28:	182d      	adds	r5, r5, r0
 8000e2a:	4461      	add	r1, ip
 8000e2c:	44ab      	add	fp, r5
 8000e2e:	9105      	str	r1, [sp, #20]
 8000e30:	4659      	mov	r1, fp
 8000e32:	9104      	str	r1, [sp, #16]
 8000e34:	9901      	ldr	r1, [sp, #4]
 8000e36:	040f      	lsls	r7, r1, #16
 8000e38:	0c3f      	lsrs	r7, r7, #16
 8000e3a:	0c08      	lsrs	r0, r1, #16
 8000e3c:	0039      	movs	r1, r7
 8000e3e:	4351      	muls	r1, r2
 8000e40:	4342      	muls	r2, r0
 8000e42:	4690      	mov	r8, r2
 8000e44:	0002      	movs	r2, r0
 8000e46:	468c      	mov	ip, r1
 8000e48:	0c09      	lsrs	r1, r1, #16
 8000e4a:	468b      	mov	fp, r1
 8000e4c:	4362      	muls	r2, r4
 8000e4e:	437c      	muls	r4, r7
 8000e50:	4444      	add	r4, r8
 8000e52:	445c      	add	r4, fp
 8000e54:	45a0      	cmp	r8, r4
 8000e56:	d903      	bls.n	8000e60 <__aeabi_dmul+0x270>
 8000e58:	2180      	movs	r1, #128	; 0x80
 8000e5a:	0249      	lsls	r1, r1, #9
 8000e5c:	4688      	mov	r8, r1
 8000e5e:	4442      	add	r2, r8
 8000e60:	0c21      	lsrs	r1, r4, #16
 8000e62:	4688      	mov	r8, r1
 8000e64:	4661      	mov	r1, ip
 8000e66:	0409      	lsls	r1, r1, #16
 8000e68:	0c09      	lsrs	r1, r1, #16
 8000e6a:	468c      	mov	ip, r1
 8000e6c:	0039      	movs	r1, r7
 8000e6e:	4359      	muls	r1, r3
 8000e70:	4343      	muls	r3, r0
 8000e72:	4370      	muls	r0, r6
 8000e74:	437e      	muls	r6, r7
 8000e76:	0c0f      	lsrs	r7, r1, #16
 8000e78:	18f6      	adds	r6, r6, r3
 8000e7a:	0424      	lsls	r4, r4, #16
 8000e7c:	19be      	adds	r6, r7, r6
 8000e7e:	4464      	add	r4, ip
 8000e80:	4442      	add	r2, r8
 8000e82:	468c      	mov	ip, r1
 8000e84:	42b3      	cmp	r3, r6
 8000e86:	d903      	bls.n	8000e90 <__aeabi_dmul+0x2a0>
 8000e88:	2380      	movs	r3, #128	; 0x80
 8000e8a:	025b      	lsls	r3, r3, #9
 8000e8c:	4698      	mov	r8, r3
 8000e8e:	4440      	add	r0, r8
 8000e90:	9b02      	ldr	r3, [sp, #8]
 8000e92:	4661      	mov	r1, ip
 8000e94:	4698      	mov	r8, r3
 8000e96:	9b04      	ldr	r3, [sp, #16]
 8000e98:	0437      	lsls	r7, r6, #16
 8000e9a:	4443      	add	r3, r8
 8000e9c:	469b      	mov	fp, r3
 8000e9e:	45ab      	cmp	fp, r5
 8000ea0:	41ad      	sbcs	r5, r5
 8000ea2:	426b      	negs	r3, r5
 8000ea4:	040d      	lsls	r5, r1, #16
 8000ea6:	9905      	ldr	r1, [sp, #20]
 8000ea8:	0c2d      	lsrs	r5, r5, #16
 8000eaa:	468c      	mov	ip, r1
 8000eac:	197f      	adds	r7, r7, r5
 8000eae:	4467      	add	r7, ip
 8000eb0:	18fd      	adds	r5, r7, r3
 8000eb2:	46a8      	mov	r8, r5
 8000eb4:	465d      	mov	r5, fp
 8000eb6:	192d      	adds	r5, r5, r4
 8000eb8:	42a5      	cmp	r5, r4
 8000eba:	41a4      	sbcs	r4, r4
 8000ebc:	4693      	mov	fp, r2
 8000ebe:	4264      	negs	r4, r4
 8000ec0:	46a4      	mov	ip, r4
 8000ec2:	44c3      	add	fp, r8
 8000ec4:	44dc      	add	ip, fp
 8000ec6:	428f      	cmp	r7, r1
 8000ec8:	41bf      	sbcs	r7, r7
 8000eca:	4598      	cmp	r8, r3
 8000ecc:	419b      	sbcs	r3, r3
 8000ece:	4593      	cmp	fp, r2
 8000ed0:	4192      	sbcs	r2, r2
 8000ed2:	45a4      	cmp	ip, r4
 8000ed4:	41a4      	sbcs	r4, r4
 8000ed6:	425b      	negs	r3, r3
 8000ed8:	427f      	negs	r7, r7
 8000eda:	431f      	orrs	r7, r3
 8000edc:	0c36      	lsrs	r6, r6, #16
 8000ede:	4252      	negs	r2, r2
 8000ee0:	4264      	negs	r4, r4
 8000ee2:	19bf      	adds	r7, r7, r6
 8000ee4:	4322      	orrs	r2, r4
 8000ee6:	18bf      	adds	r7, r7, r2
 8000ee8:	4662      	mov	r2, ip
 8000eea:	1838      	adds	r0, r7, r0
 8000eec:	0243      	lsls	r3, r0, #9
 8000eee:	0dd2      	lsrs	r2, r2, #23
 8000ef0:	9903      	ldr	r1, [sp, #12]
 8000ef2:	4313      	orrs	r3, r2
 8000ef4:	026a      	lsls	r2, r5, #9
 8000ef6:	430a      	orrs	r2, r1
 8000ef8:	1e50      	subs	r0, r2, #1
 8000efa:	4182      	sbcs	r2, r0
 8000efc:	4661      	mov	r1, ip
 8000efe:	0ded      	lsrs	r5, r5, #23
 8000f00:	432a      	orrs	r2, r5
 8000f02:	024e      	lsls	r6, r1, #9
 8000f04:	4332      	orrs	r2, r6
 8000f06:	01d9      	lsls	r1, r3, #7
 8000f08:	d400      	bmi.n	8000f0c <__aeabi_dmul+0x31c>
 8000f0a:	e0b3      	b.n	8001074 <__aeabi_dmul+0x484>
 8000f0c:	2601      	movs	r6, #1
 8000f0e:	0850      	lsrs	r0, r2, #1
 8000f10:	4032      	ands	r2, r6
 8000f12:	4302      	orrs	r2, r0
 8000f14:	07de      	lsls	r6, r3, #31
 8000f16:	4332      	orrs	r2, r6
 8000f18:	085b      	lsrs	r3, r3, #1
 8000f1a:	4c22      	ldr	r4, [pc, #136]	; (8000fa4 <__aeabi_dmul+0x3b4>)
 8000f1c:	4454      	add	r4, sl
 8000f1e:	2c00      	cmp	r4, #0
 8000f20:	dd62      	ble.n	8000fe8 <__aeabi_dmul+0x3f8>
 8000f22:	0751      	lsls	r1, r2, #29
 8000f24:	d009      	beq.n	8000f3a <__aeabi_dmul+0x34a>
 8000f26:	200f      	movs	r0, #15
 8000f28:	4010      	ands	r0, r2
 8000f2a:	2804      	cmp	r0, #4
 8000f2c:	d005      	beq.n	8000f3a <__aeabi_dmul+0x34a>
 8000f2e:	1d10      	adds	r0, r2, #4
 8000f30:	4290      	cmp	r0, r2
 8000f32:	4192      	sbcs	r2, r2
 8000f34:	4252      	negs	r2, r2
 8000f36:	189b      	adds	r3, r3, r2
 8000f38:	0002      	movs	r2, r0
 8000f3a:	01d9      	lsls	r1, r3, #7
 8000f3c:	d504      	bpl.n	8000f48 <__aeabi_dmul+0x358>
 8000f3e:	2480      	movs	r4, #128	; 0x80
 8000f40:	4819      	ldr	r0, [pc, #100]	; (8000fa8 <__aeabi_dmul+0x3b8>)
 8000f42:	00e4      	lsls	r4, r4, #3
 8000f44:	4003      	ands	r3, r0
 8000f46:	4454      	add	r4, sl
 8000f48:	4818      	ldr	r0, [pc, #96]	; (8000fac <__aeabi_dmul+0x3bc>)
 8000f4a:	4284      	cmp	r4, r0
 8000f4c:	dd00      	ble.n	8000f50 <__aeabi_dmul+0x360>
 8000f4e:	e727      	b.n	8000da0 <__aeabi_dmul+0x1b0>
 8000f50:	075e      	lsls	r6, r3, #29
 8000f52:	025b      	lsls	r3, r3, #9
 8000f54:	08d2      	lsrs	r2, r2, #3
 8000f56:	0b1f      	lsrs	r7, r3, #12
 8000f58:	0563      	lsls	r3, r4, #21
 8000f5a:	4316      	orrs	r6, r2
 8000f5c:	0d5b      	lsrs	r3, r3, #21
 8000f5e:	e6b2      	b.n	8000cc6 <__aeabi_dmul+0xd6>
 8000f60:	2300      	movs	r3, #0
 8000f62:	4699      	mov	r9, r3
 8000f64:	3301      	adds	r3, #1
 8000f66:	2704      	movs	r7, #4
 8000f68:	2600      	movs	r6, #0
 8000f6a:	469b      	mov	fp, r3
 8000f6c:	e664      	b.n	8000c38 <__aeabi_dmul+0x48>
 8000f6e:	2303      	movs	r3, #3
 8000f70:	9701      	str	r7, [sp, #4]
 8000f72:	4681      	mov	r9, r0
 8000f74:	270c      	movs	r7, #12
 8000f76:	469b      	mov	fp, r3
 8000f78:	e65e      	b.n	8000c38 <__aeabi_dmul+0x48>
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	2001      	movs	r0, #1
 8000f7e:	4317      	orrs	r7, r2
 8000f80:	2200      	movs	r2, #0
 8000f82:	e676      	b.n	8000c72 <__aeabi_dmul+0x82>
 8000f84:	2303      	movs	r3, #3
 8000f86:	2003      	movs	r0, #3
 8000f88:	431f      	orrs	r7, r3
 8000f8a:	4643      	mov	r3, r8
 8000f8c:	e671      	b.n	8000c72 <__aeabi_dmul+0x82>
 8000f8e:	46c0      	nop			; (mov r8, r8)
 8000f90:	000007ff 	.word	0x000007ff
 8000f94:	fffffc01 	.word	0xfffffc01
 8000f98:	08004510 	.word	0x08004510
 8000f9c:	800fffff 	.word	0x800fffff
 8000fa0:	fffffc0d 	.word	0xfffffc0d
 8000fa4:	000003ff 	.word	0x000003ff
 8000fa8:	feffffff 	.word	0xfeffffff
 8000fac:	000007fe 	.word	0x000007fe
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	2780      	movs	r7, #128	; 0x80
 8000fb4:	9300      	str	r3, [sp, #0]
 8000fb6:	033f      	lsls	r7, r7, #12
 8000fb8:	2600      	movs	r6, #0
 8000fba:	4b43      	ldr	r3, [pc, #268]	; (80010c8 <__aeabi_dmul+0x4d8>)
 8000fbc:	e683      	b.n	8000cc6 <__aeabi_dmul+0xd6>
 8000fbe:	9b01      	ldr	r3, [sp, #4]
 8000fc0:	0032      	movs	r2, r6
 8000fc2:	46a4      	mov	ip, r4
 8000fc4:	4658      	mov	r0, fp
 8000fc6:	e670      	b.n	8000caa <__aeabi_dmul+0xba>
 8000fc8:	46ac      	mov	ip, r5
 8000fca:	e66e      	b.n	8000caa <__aeabi_dmul+0xba>
 8000fcc:	2780      	movs	r7, #128	; 0x80
 8000fce:	9901      	ldr	r1, [sp, #4]
 8000fd0:	033f      	lsls	r7, r7, #12
 8000fd2:	4239      	tst	r1, r7
 8000fd4:	d02d      	beq.n	8001032 <__aeabi_dmul+0x442>
 8000fd6:	423b      	tst	r3, r7
 8000fd8:	d12b      	bne.n	8001032 <__aeabi_dmul+0x442>
 8000fda:	431f      	orrs	r7, r3
 8000fdc:	033f      	lsls	r7, r7, #12
 8000fde:	0b3f      	lsrs	r7, r7, #12
 8000fe0:	9500      	str	r5, [sp, #0]
 8000fe2:	0016      	movs	r6, r2
 8000fe4:	4b38      	ldr	r3, [pc, #224]	; (80010c8 <__aeabi_dmul+0x4d8>)
 8000fe6:	e66e      	b.n	8000cc6 <__aeabi_dmul+0xd6>
 8000fe8:	2501      	movs	r5, #1
 8000fea:	1b2d      	subs	r5, r5, r4
 8000fec:	2d38      	cmp	r5, #56	; 0x38
 8000fee:	dd00      	ble.n	8000ff2 <__aeabi_dmul+0x402>
 8000ff0:	e666      	b.n	8000cc0 <__aeabi_dmul+0xd0>
 8000ff2:	2d1f      	cmp	r5, #31
 8000ff4:	dc40      	bgt.n	8001078 <__aeabi_dmul+0x488>
 8000ff6:	4835      	ldr	r0, [pc, #212]	; (80010cc <__aeabi_dmul+0x4dc>)
 8000ff8:	001c      	movs	r4, r3
 8000ffa:	4450      	add	r0, sl
 8000ffc:	0016      	movs	r6, r2
 8000ffe:	4082      	lsls	r2, r0
 8001000:	4084      	lsls	r4, r0
 8001002:	40ee      	lsrs	r6, r5
 8001004:	1e50      	subs	r0, r2, #1
 8001006:	4182      	sbcs	r2, r0
 8001008:	4334      	orrs	r4, r6
 800100a:	4314      	orrs	r4, r2
 800100c:	40eb      	lsrs	r3, r5
 800100e:	0762      	lsls	r2, r4, #29
 8001010:	d009      	beq.n	8001026 <__aeabi_dmul+0x436>
 8001012:	220f      	movs	r2, #15
 8001014:	4022      	ands	r2, r4
 8001016:	2a04      	cmp	r2, #4
 8001018:	d005      	beq.n	8001026 <__aeabi_dmul+0x436>
 800101a:	0022      	movs	r2, r4
 800101c:	1d14      	adds	r4, r2, #4
 800101e:	4294      	cmp	r4, r2
 8001020:	4180      	sbcs	r0, r0
 8001022:	4240      	negs	r0, r0
 8001024:	181b      	adds	r3, r3, r0
 8001026:	021a      	lsls	r2, r3, #8
 8001028:	d53e      	bpl.n	80010a8 <__aeabi_dmul+0x4b8>
 800102a:	2301      	movs	r3, #1
 800102c:	2700      	movs	r7, #0
 800102e:	2600      	movs	r6, #0
 8001030:	e649      	b.n	8000cc6 <__aeabi_dmul+0xd6>
 8001032:	2780      	movs	r7, #128	; 0x80
 8001034:	9b01      	ldr	r3, [sp, #4]
 8001036:	033f      	lsls	r7, r7, #12
 8001038:	431f      	orrs	r7, r3
 800103a:	033f      	lsls	r7, r7, #12
 800103c:	0b3f      	lsrs	r7, r7, #12
 800103e:	9400      	str	r4, [sp, #0]
 8001040:	4b21      	ldr	r3, [pc, #132]	; (80010c8 <__aeabi_dmul+0x4d8>)
 8001042:	e640      	b.n	8000cc6 <__aeabi_dmul+0xd6>
 8001044:	0003      	movs	r3, r0
 8001046:	465a      	mov	r2, fp
 8001048:	3b28      	subs	r3, #40	; 0x28
 800104a:	409a      	lsls	r2, r3
 800104c:	2600      	movs	r6, #0
 800104e:	9201      	str	r2, [sp, #4]
 8001050:	e66d      	b.n	8000d2e <__aeabi_dmul+0x13e>
 8001052:	4658      	mov	r0, fp
 8001054:	f000 f8ae 	bl	80011b4 <__clzsi2>
 8001058:	3020      	adds	r0, #32
 800105a:	e657      	b.n	8000d0c <__aeabi_dmul+0x11c>
 800105c:	0003      	movs	r3, r0
 800105e:	4652      	mov	r2, sl
 8001060:	3b28      	subs	r3, #40	; 0x28
 8001062:	409a      	lsls	r2, r3
 8001064:	0013      	movs	r3, r2
 8001066:	2200      	movs	r2, #0
 8001068:	e693      	b.n	8000d92 <__aeabi_dmul+0x1a2>
 800106a:	4650      	mov	r0, sl
 800106c:	f000 f8a2 	bl	80011b4 <__clzsi2>
 8001070:	3020      	adds	r0, #32
 8001072:	e67b      	b.n	8000d6c <__aeabi_dmul+0x17c>
 8001074:	46ca      	mov	sl, r9
 8001076:	e750      	b.n	8000f1a <__aeabi_dmul+0x32a>
 8001078:	201f      	movs	r0, #31
 800107a:	001e      	movs	r6, r3
 800107c:	4240      	negs	r0, r0
 800107e:	1b04      	subs	r4, r0, r4
 8001080:	40e6      	lsrs	r6, r4
 8001082:	2d20      	cmp	r5, #32
 8001084:	d003      	beq.n	800108e <__aeabi_dmul+0x49e>
 8001086:	4c12      	ldr	r4, [pc, #72]	; (80010d0 <__aeabi_dmul+0x4e0>)
 8001088:	4454      	add	r4, sl
 800108a:	40a3      	lsls	r3, r4
 800108c:	431a      	orrs	r2, r3
 800108e:	1e50      	subs	r0, r2, #1
 8001090:	4182      	sbcs	r2, r0
 8001092:	4332      	orrs	r2, r6
 8001094:	2607      	movs	r6, #7
 8001096:	2700      	movs	r7, #0
 8001098:	4016      	ands	r6, r2
 800109a:	d009      	beq.n	80010b0 <__aeabi_dmul+0x4c0>
 800109c:	200f      	movs	r0, #15
 800109e:	2300      	movs	r3, #0
 80010a0:	4010      	ands	r0, r2
 80010a2:	0014      	movs	r4, r2
 80010a4:	2804      	cmp	r0, #4
 80010a6:	d1b9      	bne.n	800101c <__aeabi_dmul+0x42c>
 80010a8:	0022      	movs	r2, r4
 80010aa:	075e      	lsls	r6, r3, #29
 80010ac:	025b      	lsls	r3, r3, #9
 80010ae:	0b1f      	lsrs	r7, r3, #12
 80010b0:	08d2      	lsrs	r2, r2, #3
 80010b2:	4316      	orrs	r6, r2
 80010b4:	2300      	movs	r3, #0
 80010b6:	e606      	b.n	8000cc6 <__aeabi_dmul+0xd6>
 80010b8:	2780      	movs	r7, #128	; 0x80
 80010ba:	033f      	lsls	r7, r7, #12
 80010bc:	431f      	orrs	r7, r3
 80010be:	033f      	lsls	r7, r7, #12
 80010c0:	0b3f      	lsrs	r7, r7, #12
 80010c2:	0016      	movs	r6, r2
 80010c4:	4b00      	ldr	r3, [pc, #0]	; (80010c8 <__aeabi_dmul+0x4d8>)
 80010c6:	e5fe      	b.n	8000cc6 <__aeabi_dmul+0xd6>
 80010c8:	000007ff 	.word	0x000007ff
 80010cc:	0000041e 	.word	0x0000041e
 80010d0:	0000043e 	.word	0x0000043e

080010d4 <__aeabi_d2iz>:
 80010d4:	b530      	push	{r4, r5, lr}
 80010d6:	4d14      	ldr	r5, [pc, #80]	; (8001128 <__aeabi_d2iz+0x54>)
 80010d8:	030a      	lsls	r2, r1, #12
 80010da:	004b      	lsls	r3, r1, #1
 80010dc:	0b12      	lsrs	r2, r2, #12
 80010de:	0d5b      	lsrs	r3, r3, #21
 80010e0:	0fc9      	lsrs	r1, r1, #31
 80010e2:	2400      	movs	r4, #0
 80010e4:	42ab      	cmp	r3, r5
 80010e6:	dd11      	ble.n	800110c <__aeabi_d2iz+0x38>
 80010e8:	4c10      	ldr	r4, [pc, #64]	; (800112c <__aeabi_d2iz+0x58>)
 80010ea:	42a3      	cmp	r3, r4
 80010ec:	dc10      	bgt.n	8001110 <__aeabi_d2iz+0x3c>
 80010ee:	2480      	movs	r4, #128	; 0x80
 80010f0:	0364      	lsls	r4, r4, #13
 80010f2:	4322      	orrs	r2, r4
 80010f4:	4c0e      	ldr	r4, [pc, #56]	; (8001130 <__aeabi_d2iz+0x5c>)
 80010f6:	1ae4      	subs	r4, r4, r3
 80010f8:	2c1f      	cmp	r4, #31
 80010fa:	dd0c      	ble.n	8001116 <__aeabi_d2iz+0x42>
 80010fc:	480d      	ldr	r0, [pc, #52]	; (8001134 <__aeabi_d2iz+0x60>)
 80010fe:	1ac3      	subs	r3, r0, r3
 8001100:	40da      	lsrs	r2, r3
 8001102:	0013      	movs	r3, r2
 8001104:	425c      	negs	r4, r3
 8001106:	2900      	cmp	r1, #0
 8001108:	d100      	bne.n	800110c <__aeabi_d2iz+0x38>
 800110a:	001c      	movs	r4, r3
 800110c:	0020      	movs	r0, r4
 800110e:	bd30      	pop	{r4, r5, pc}
 8001110:	4b09      	ldr	r3, [pc, #36]	; (8001138 <__aeabi_d2iz+0x64>)
 8001112:	18cc      	adds	r4, r1, r3
 8001114:	e7fa      	b.n	800110c <__aeabi_d2iz+0x38>
 8001116:	4d09      	ldr	r5, [pc, #36]	; (800113c <__aeabi_d2iz+0x68>)
 8001118:	40e0      	lsrs	r0, r4
 800111a:	46ac      	mov	ip, r5
 800111c:	4463      	add	r3, ip
 800111e:	409a      	lsls	r2, r3
 8001120:	0013      	movs	r3, r2
 8001122:	4303      	orrs	r3, r0
 8001124:	e7ee      	b.n	8001104 <__aeabi_d2iz+0x30>
 8001126:	46c0      	nop			; (mov r8, r8)
 8001128:	000003fe 	.word	0x000003fe
 800112c:	0000041d 	.word	0x0000041d
 8001130:	00000433 	.word	0x00000433
 8001134:	00000413 	.word	0x00000413
 8001138:	7fffffff 	.word	0x7fffffff
 800113c:	fffffbed 	.word	0xfffffbed

08001140 <__aeabi_i2d>:
 8001140:	b570      	push	{r4, r5, r6, lr}
 8001142:	2800      	cmp	r0, #0
 8001144:	d02d      	beq.n	80011a2 <__aeabi_i2d+0x62>
 8001146:	17c3      	asrs	r3, r0, #31
 8001148:	18c5      	adds	r5, r0, r3
 800114a:	405d      	eors	r5, r3
 800114c:	0fc4      	lsrs	r4, r0, #31
 800114e:	0028      	movs	r0, r5
 8001150:	f000 f830 	bl	80011b4 <__clzsi2>
 8001154:	4b15      	ldr	r3, [pc, #84]	; (80011ac <__aeabi_i2d+0x6c>)
 8001156:	1a1b      	subs	r3, r3, r0
 8001158:	055b      	lsls	r3, r3, #21
 800115a:	0d5b      	lsrs	r3, r3, #21
 800115c:	280a      	cmp	r0, #10
 800115e:	dd15      	ble.n	800118c <__aeabi_i2d+0x4c>
 8001160:	380b      	subs	r0, #11
 8001162:	4085      	lsls	r5, r0
 8001164:	2200      	movs	r2, #0
 8001166:	032d      	lsls	r5, r5, #12
 8001168:	0b2d      	lsrs	r5, r5, #12
 800116a:	2100      	movs	r1, #0
 800116c:	0010      	movs	r0, r2
 800116e:	032d      	lsls	r5, r5, #12
 8001170:	0d0a      	lsrs	r2, r1, #20
 8001172:	0b2d      	lsrs	r5, r5, #12
 8001174:	0512      	lsls	r2, r2, #20
 8001176:	432a      	orrs	r2, r5
 8001178:	4d0d      	ldr	r5, [pc, #52]	; (80011b0 <__aeabi_i2d+0x70>)
 800117a:	051b      	lsls	r3, r3, #20
 800117c:	402a      	ands	r2, r5
 800117e:	4313      	orrs	r3, r2
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	07e4      	lsls	r4, r4, #31
 8001184:	085b      	lsrs	r3, r3, #1
 8001186:	4323      	orrs	r3, r4
 8001188:	0019      	movs	r1, r3
 800118a:	bd70      	pop	{r4, r5, r6, pc}
 800118c:	0002      	movs	r2, r0
 800118e:	0029      	movs	r1, r5
 8001190:	3215      	adds	r2, #21
 8001192:	4091      	lsls	r1, r2
 8001194:	000a      	movs	r2, r1
 8001196:	210b      	movs	r1, #11
 8001198:	1a08      	subs	r0, r1, r0
 800119a:	40c5      	lsrs	r5, r0
 800119c:	032d      	lsls	r5, r5, #12
 800119e:	0b2d      	lsrs	r5, r5, #12
 80011a0:	e7e3      	b.n	800116a <__aeabi_i2d+0x2a>
 80011a2:	2400      	movs	r4, #0
 80011a4:	2300      	movs	r3, #0
 80011a6:	2500      	movs	r5, #0
 80011a8:	2200      	movs	r2, #0
 80011aa:	e7de      	b.n	800116a <__aeabi_i2d+0x2a>
 80011ac:	0000041e 	.word	0x0000041e
 80011b0:	800fffff 	.word	0x800fffff

080011b4 <__clzsi2>:
 80011b4:	211c      	movs	r1, #28
 80011b6:	2301      	movs	r3, #1
 80011b8:	041b      	lsls	r3, r3, #16
 80011ba:	4298      	cmp	r0, r3
 80011bc:	d301      	bcc.n	80011c2 <__clzsi2+0xe>
 80011be:	0c00      	lsrs	r0, r0, #16
 80011c0:	3910      	subs	r1, #16
 80011c2:	0a1b      	lsrs	r3, r3, #8
 80011c4:	4298      	cmp	r0, r3
 80011c6:	d301      	bcc.n	80011cc <__clzsi2+0x18>
 80011c8:	0a00      	lsrs	r0, r0, #8
 80011ca:	3908      	subs	r1, #8
 80011cc:	091b      	lsrs	r3, r3, #4
 80011ce:	4298      	cmp	r0, r3
 80011d0:	d301      	bcc.n	80011d6 <__clzsi2+0x22>
 80011d2:	0900      	lsrs	r0, r0, #4
 80011d4:	3904      	subs	r1, #4
 80011d6:	a202      	add	r2, pc, #8	; (adr r2, 80011e0 <__clzsi2+0x2c>)
 80011d8:	5c10      	ldrb	r0, [r2, r0]
 80011da:	1840      	adds	r0, r0, r1
 80011dc:	4770      	bx	lr
 80011de:	46c0      	nop			; (mov r8, r8)
 80011e0:	02020304 	.word	0x02020304
 80011e4:	01010101 	.word	0x01010101
	...

080011f0 <__clzdi2>:
 80011f0:	b510      	push	{r4, lr}
 80011f2:	2900      	cmp	r1, #0
 80011f4:	d103      	bne.n	80011fe <__clzdi2+0xe>
 80011f6:	f7ff ffdd 	bl	80011b4 <__clzsi2>
 80011fa:	3020      	adds	r0, #32
 80011fc:	e002      	b.n	8001204 <__clzdi2+0x14>
 80011fe:	1c08      	adds	r0, r1, #0
 8001200:	f7ff ffd8 	bl	80011b4 <__clzsi2>
 8001204:	bd10      	pop	{r4, pc}
 8001206:	46c0      	nop			; (mov r8, r8)

08001208 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800120c:	f000 fede 	bl	8001fcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001210:	f000 f87a 	bl	8001308 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001214:	f000 f9d2 	bl	80015bc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001218:	f000 f9a0 	bl	800155c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800121c:	f000 f8e6 	bl	80013ec <MX_TIM2_Init>
  MX_TIM3_Init();
 8001220:	f000 f944 	bl	80014ac <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  MY_Period_Init(time_irri);
 8001224:	4b2b      	ldr	r3, [pc, #172]	; (80012d4 <main+0xcc>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	0018      	movs	r0, r3
 800122a:	f000 fa4d 	bl	80016c8 <MY_Period_Init>
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,RESET);
 800122e:	4b2a      	ldr	r3, [pc, #168]	; (80012d8 <main+0xd0>)
 8001230:	2200      	movs	r2, #0
 8001232:	2101      	movs	r1, #1
 8001234:	0018      	movs	r0, r3
 8001236:	f001 f981 	bl	800253c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, RESET);
 800123a:	23a0      	movs	r3, #160	; 0xa0
 800123c:	05db      	lsls	r3, r3, #23
 800123e:	2200      	movs	r2, #0
 8001240:	2120      	movs	r1, #32
 8001242:	0018      	movs	r0, r3
 8001244:	f001 f97a 	bl	800253c <HAL_GPIO_WritePin>
  MX_TIM2_Init_stade_1();
 8001248:	f000 fa78 	bl	800173c <MX_TIM2_Init_stade_1>
  TIM2->SR &= ~TIM_SR_UIF;						//!< clear update interrupt Flag
 800124c:	2380      	movs	r3, #128	; 0x80
 800124e:	05db      	lsls	r3, r3, #23
 8001250:	691a      	ldr	r2, [r3, #16]
 8001252:	2380      	movs	r3, #128	; 0x80
 8001254:	05db      	lsls	r3, r3, #23
 8001256:	2101      	movs	r1, #1
 8001258:	438a      	bics	r2, r1
 800125a:	611a      	str	r2, [r3, #16]
  TIM3->SR &= ~TIM_SR_UIF;						//!< clear update interrupt Flag
 800125c:	4b1f      	ldr	r3, [pc, #124]	; (80012dc <main+0xd4>)
 800125e:	691a      	ldr	r2, [r3, #16]
 8001260:	4b1e      	ldr	r3, [pc, #120]	; (80012dc <main+0xd4>)
 8001262:	2101      	movs	r1, #1
 8001264:	438a      	bics	r2, r1
 8001266:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Start_IT(&htim2);
 8001268:	4b1d      	ldr	r3, [pc, #116]	; (80012e0 <main+0xd8>)
 800126a:	0018      	movs	r0, r3
 800126c:	f002 f8fe 	bl	800346c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8001270:	4b1c      	ldr	r3, [pc, #112]	; (80012e4 <main+0xdc>)
 8001272:	0018      	movs	r0, r3
 8001274:	f002 f8fa 	bl	800346c <HAL_TIM_Base_Start_IT>
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,SET);
 8001278:	4b17      	ldr	r3, [pc, #92]	; (80012d8 <main+0xd0>)
 800127a:	2201      	movs	r2, #1
 800127c:	2101      	movs	r1, #1
 800127e:	0018      	movs	r0, r3
 8001280:	f001 f95c 	bl	800253c <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  seuil_l = seuil[a][0];
 8001284:	4b18      	ldr	r3, [pc, #96]	; (80012e8 <main+0xe0>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	4b18      	ldr	r3, [pc, #96]	; (80012ec <main+0xe4>)
 800128a:	00d2      	lsls	r2, r2, #3
 800128c:	58d2      	ldr	r2, [r2, r3]
 800128e:	4b18      	ldr	r3, [pc, #96]	; (80012f0 <main+0xe8>)
 8001290:	601a      	str	r2, [r3, #0]
  seuil_h = seuil[a][1];
 8001292:	4b15      	ldr	r3, [pc, #84]	; (80012e8 <main+0xe0>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a15      	ldr	r2, [pc, #84]	; (80012ec <main+0xe4>)
 8001298:	00db      	lsls	r3, r3, #3
 800129a:	18d3      	adds	r3, r2, r3
 800129c:	3304      	adds	r3, #4
 800129e:	681a      	ldr	r2, [r3, #0]
 80012a0:	4b14      	ldr	r3, [pc, #80]	; (80012f4 <main+0xec>)
 80012a2:	601a      	str	r2, [r3, #0]

//  Humitide_begin = 90;                           // testing
  Humitide_begin = Humitide_sol[i];
 80012a4:	4b14      	ldr	r3, [pc, #80]	; (80012f8 <main+0xf0>)
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	4b14      	ldr	r3, [pc, #80]	; (80012fc <main+0xf4>)
 80012aa:	0092      	lsls	r2, r2, #2
 80012ac:	58d2      	ldr	r2, [r2, r3]
 80012ae:	4b14      	ldr	r3, [pc, #80]	; (8001300 <main+0xf8>)
 80012b0:	601a      	str	r2, [r3, #0]
  DH = Humitide_begin - seuil_h;				 // 40
 80012b2:	4b13      	ldr	r3, [pc, #76]	; (8001300 <main+0xf8>)
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	4b0f      	ldr	r3, [pc, #60]	; (80012f4 <main+0xec>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	1ad2      	subs	r2, r2, r3
 80012bc:	4b11      	ldr	r3, [pc, #68]	; (8001304 <main+0xfc>)
 80012be:	601a      	str	r2, [r3, #0]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	irrigation(seuil_l, seuil_h);
 80012c0:	4b0b      	ldr	r3, [pc, #44]	; (80012f0 <main+0xe8>)
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	4b0b      	ldr	r3, [pc, #44]	; (80012f4 <main+0xec>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	0019      	movs	r1, r3
 80012ca:	0010      	movs	r0, r2
 80012cc:	f000 fb56 	bl	800197c <irrigation>
 80012d0:	e7f6      	b.n	80012c0 <main+0xb8>
 80012d2:	46c0      	nop			; (mov r8, r8)
 80012d4:	20000130 	.word	0x20000130
 80012d8:	50000800 	.word	0x50000800
 80012dc:	40000400 	.word	0x40000400
 80012e0:	200001d8 	.word	0x200001d8
 80012e4:	20000184 	.word	0x20000184
 80012e8:	20000168 	.word	0x20000168
 80012ec:	20000118 	.word	0x20000118
 80012f0:	200001d4 	.word	0x200001d4
 80012f4:	200001c4 	.word	0x200001c4
 80012f8:	20000160 	.word	0x20000160
 80012fc:	20000000 	.word	0x20000000
 8001300:	20000178 	.word	0x20000178
 8001304:	200001c0 	.word	0x200001c0

08001308 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001308:	b590      	push	{r4, r7, lr}
 800130a:	b09f      	sub	sp, #124	; 0x7c
 800130c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800130e:	2440      	movs	r4, #64	; 0x40
 8001310:	193b      	adds	r3, r7, r4
 8001312:	0018      	movs	r0, r3
 8001314:	2338      	movs	r3, #56	; 0x38
 8001316:	001a      	movs	r2, r3
 8001318:	2100      	movs	r1, #0
 800131a:	f003 f8e5 	bl	80044e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800131e:	232c      	movs	r3, #44	; 0x2c
 8001320:	18fb      	adds	r3, r7, r3
 8001322:	0018      	movs	r0, r3
 8001324:	2314      	movs	r3, #20
 8001326:	001a      	movs	r2, r3
 8001328:	2100      	movs	r1, #0
 800132a:	f003 f8dd 	bl	80044e8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800132e:	1d3b      	adds	r3, r7, #4
 8001330:	0018      	movs	r0, r3
 8001332:	2328      	movs	r3, #40	; 0x28
 8001334:	001a      	movs	r2, r3
 8001336:	2100      	movs	r1, #0
 8001338:	f003 f8d6 	bl	80044e8 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800133c:	4b29      	ldr	r3, [pc, #164]	; (80013e4 <SystemClock_Config+0xdc>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	4a29      	ldr	r2, [pc, #164]	; (80013e8 <SystemClock_Config+0xe0>)
 8001342:	401a      	ands	r2, r3
 8001344:	4b27      	ldr	r3, [pc, #156]	; (80013e4 <SystemClock_Config+0xdc>)
 8001346:	2180      	movs	r1, #128	; 0x80
 8001348:	0109      	lsls	r1, r1, #4
 800134a:	430a      	orrs	r2, r1
 800134c:	601a      	str	r2, [r3, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800134e:	0021      	movs	r1, r4
 8001350:	187b      	adds	r3, r7, r1
 8001352:	2202      	movs	r2, #2
 8001354:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001356:	187b      	adds	r3, r7, r1
 8001358:	2201      	movs	r2, #1
 800135a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800135c:	187b      	adds	r3, r7, r1
 800135e:	2210      	movs	r2, #16
 8001360:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001362:	187b      	adds	r3, r7, r1
 8001364:	2202      	movs	r2, #2
 8001366:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001368:	187b      	adds	r3, r7, r1
 800136a:	2200      	movs	r2, #0
 800136c:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 800136e:	187b      	adds	r3, r7, r1
 8001370:	2280      	movs	r2, #128	; 0x80
 8001372:	02d2      	lsls	r2, r2, #11
 8001374:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8001376:	187b      	adds	r3, r7, r1
 8001378:	2280      	movs	r2, #128	; 0x80
 800137a:	03d2      	lsls	r2, r2, #15
 800137c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800137e:	187b      	adds	r3, r7, r1
 8001380:	0018      	movs	r0, r3
 8001382:	f001 f91f 	bl	80025c4 <HAL_RCC_OscConfig>
 8001386:	1e03      	subs	r3, r0, #0
 8001388:	d001      	beq.n	800138e <SystemClock_Config+0x86>
  {
    Error_Handler();
 800138a:	f000 fca5 	bl	8001cd8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800138e:	212c      	movs	r1, #44	; 0x2c
 8001390:	187b      	adds	r3, r7, r1
 8001392:	220f      	movs	r2, #15
 8001394:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001396:	187b      	adds	r3, r7, r1
 8001398:	2203      	movs	r2, #3
 800139a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800139c:	187b      	adds	r3, r7, r1
 800139e:	2200      	movs	r2, #0
 80013a0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013a2:	187b      	adds	r3, r7, r1
 80013a4:	2200      	movs	r2, #0
 80013a6:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013a8:	187b      	adds	r3, r7, r1
 80013aa:	2200      	movs	r2, #0
 80013ac:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013ae:	187b      	adds	r3, r7, r1
 80013b0:	2101      	movs	r1, #1
 80013b2:	0018      	movs	r0, r3
 80013b4:	f001 fcd6 	bl	8002d64 <HAL_RCC_ClockConfig>
 80013b8:	1e03      	subs	r3, r0, #0
 80013ba:	d001      	beq.n	80013c0 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80013bc:	f000 fc8c 	bl	8001cd8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80013c0:	1d3b      	adds	r3, r7, #4
 80013c2:	2202      	movs	r2, #2
 80013c4:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80013c6:	1d3b      	adds	r3, r7, #4
 80013c8:	2200      	movs	r2, #0
 80013ca:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013cc:	1d3b      	adds	r3, r7, #4
 80013ce:	0018      	movs	r0, r3
 80013d0:	f001 feac 	bl	800312c <HAL_RCCEx_PeriphCLKConfig>
 80013d4:	1e03      	subs	r3, r0, #0
 80013d6:	d001      	beq.n	80013dc <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80013d8:	f000 fc7e 	bl	8001cd8 <Error_Handler>
  }
}
 80013dc:	46c0      	nop			; (mov r8, r8)
 80013de:	46bd      	mov	sp, r7
 80013e0:	b01f      	add	sp, #124	; 0x7c
 80013e2:	bd90      	pop	{r4, r7, pc}
 80013e4:	40007000 	.word	0x40007000
 80013e8:	ffffe7ff 	.word	0xffffe7ff

080013ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b086      	sub	sp, #24
 80013f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013f2:	2308      	movs	r3, #8
 80013f4:	18fb      	adds	r3, r7, r3
 80013f6:	0018      	movs	r0, r3
 80013f8:	2310      	movs	r3, #16
 80013fa:	001a      	movs	r2, r3
 80013fc:	2100      	movs	r1, #0
 80013fe:	f003 f873 	bl	80044e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001402:	003b      	movs	r3, r7
 8001404:	0018      	movs	r0, r3
 8001406:	2308      	movs	r3, #8
 8001408:	001a      	movs	r2, r3
 800140a:	2100      	movs	r1, #0
 800140c:	f003 f86c 	bl	80044e8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001410:	4b23      	ldr	r3, [pc, #140]	; (80014a0 <MX_TIM2_Init+0xb4>)
 8001412:	2280      	movs	r2, #128	; 0x80
 8001414:	05d2      	lsls	r2, r2, #23
 8001416:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31999;
 8001418:	4b21      	ldr	r3, [pc, #132]	; (80014a0 <MX_TIM2_Init+0xb4>)
 800141a:	4a22      	ldr	r2, [pc, #136]	; (80014a4 <MX_TIM2_Init+0xb8>)
 800141c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800141e:	4b20      	ldr	r3, [pc, #128]	; (80014a0 <MX_TIM2_Init+0xb4>)
 8001420:	2200      	movs	r2, #0
 8001422:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = p_stade_4*1000-1;
 8001424:	4b20      	ldr	r3, [pc, #128]	; (80014a8 <MX_TIM2_Init+0xbc>)
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	0013      	movs	r3, r2
 800142a:	015b      	lsls	r3, r3, #5
 800142c:	1a9b      	subs	r3, r3, r2
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	189b      	adds	r3, r3, r2
 8001432:	00db      	lsls	r3, r3, #3
 8001434:	3b01      	subs	r3, #1
 8001436:	001a      	movs	r2, r3
 8001438:	4b19      	ldr	r3, [pc, #100]	; (80014a0 <MX_TIM2_Init+0xb4>)
 800143a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800143c:	4b18      	ldr	r3, [pc, #96]	; (80014a0 <MX_TIM2_Init+0xb4>)
 800143e:	2200      	movs	r2, #0
 8001440:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001442:	4b17      	ldr	r3, [pc, #92]	; (80014a0 <MX_TIM2_Init+0xb4>)
 8001444:	2200      	movs	r2, #0
 8001446:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001448:	4b15      	ldr	r3, [pc, #84]	; (80014a0 <MX_TIM2_Init+0xb4>)
 800144a:	0018      	movs	r0, r3
 800144c:	f001 ffe2 	bl	8003414 <HAL_TIM_Base_Init>
 8001450:	1e03      	subs	r3, r0, #0
 8001452:	d001      	beq.n	8001458 <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8001454:	f000 fc40 	bl	8001cd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001458:	2108      	movs	r1, #8
 800145a:	187b      	adds	r3, r7, r1
 800145c:	2280      	movs	r2, #128	; 0x80
 800145e:	0152      	lsls	r2, r2, #5
 8001460:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001462:	187a      	adds	r2, r7, r1
 8001464:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <MX_TIM2_Init+0xb4>)
 8001466:	0011      	movs	r1, r2
 8001468:	0018      	movs	r0, r3
 800146a:	f002 f92b 	bl	80036c4 <HAL_TIM_ConfigClockSource>
 800146e:	1e03      	subs	r3, r0, #0
 8001470:	d001      	beq.n	8001476 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001472:	f000 fc31 	bl	8001cd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001476:	003b      	movs	r3, r7
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800147c:	003b      	movs	r3, r7
 800147e:	2200      	movs	r2, #0
 8001480:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001482:	003a      	movs	r2, r7
 8001484:	4b06      	ldr	r3, [pc, #24]	; (80014a0 <MX_TIM2_Init+0xb4>)
 8001486:	0011      	movs	r1, r2
 8001488:	0018      	movs	r0, r3
 800148a:	f002 faf9 	bl	8003a80 <HAL_TIMEx_MasterConfigSynchronization>
 800148e:	1e03      	subs	r3, r0, #0
 8001490:	d001      	beq.n	8001496 <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8001492:	f000 fc21 	bl	8001cd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001496:	46c0      	nop			; (mov r8, r8)
 8001498:	46bd      	mov	sp, r7
 800149a:	b006      	add	sp, #24
 800149c:	bd80      	pop	{r7, pc}
 800149e:	46c0      	nop			; (mov r8, r8)
 80014a0:	200001d8 	.word	0x200001d8
 80014a4:	00007cff 	.word	0x00007cff
 80014a8:	2000017c 	.word	0x2000017c

080014ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b086      	sub	sp, #24
 80014b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014b2:	2308      	movs	r3, #8
 80014b4:	18fb      	adds	r3, r7, r3
 80014b6:	0018      	movs	r0, r3
 80014b8:	2310      	movs	r3, #16
 80014ba:	001a      	movs	r2, r3
 80014bc:	2100      	movs	r1, #0
 80014be:	f003 f813 	bl	80044e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014c2:	003b      	movs	r3, r7
 80014c4:	0018      	movs	r0, r3
 80014c6:	2308      	movs	r3, #8
 80014c8:	001a      	movs	r2, r3
 80014ca:	2100      	movs	r1, #0
 80014cc:	f003 f80c 	bl	80044e8 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014d0:	4b1e      	ldr	r3, [pc, #120]	; (800154c <MX_TIM3_Init+0xa0>)
 80014d2:	4a1f      	ldr	r2, [pc, #124]	; (8001550 <MX_TIM3_Init+0xa4>)
 80014d4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63999;
 80014d6:	4b1d      	ldr	r3, [pc, #116]	; (800154c <MX_TIM3_Init+0xa0>)
 80014d8:	4a1e      	ldr	r2, [pc, #120]	; (8001554 <MX_TIM3_Init+0xa8>)
 80014da:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014dc:	4b1b      	ldr	r3, [pc, #108]	; (800154c <MX_TIM3_Init+0xa0>)
 80014de:	2200      	movs	r2, #0
 80014e0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 29999;
 80014e2:	4b1a      	ldr	r3, [pc, #104]	; (800154c <MX_TIM3_Init+0xa0>)
 80014e4:	4a1c      	ldr	r2, [pc, #112]	; (8001558 <MX_TIM3_Init+0xac>)
 80014e6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014e8:	4b18      	ldr	r3, [pc, #96]	; (800154c <MX_TIM3_Init+0xa0>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ee:	4b17      	ldr	r3, [pc, #92]	; (800154c <MX_TIM3_Init+0xa0>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80014f4:	4b15      	ldr	r3, [pc, #84]	; (800154c <MX_TIM3_Init+0xa0>)
 80014f6:	0018      	movs	r0, r3
 80014f8:	f001 ff8c 	bl	8003414 <HAL_TIM_Base_Init>
 80014fc:	1e03      	subs	r3, r0, #0
 80014fe:	d001      	beq.n	8001504 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001500:	f000 fbea 	bl	8001cd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001504:	2108      	movs	r1, #8
 8001506:	187b      	adds	r3, r7, r1
 8001508:	2280      	movs	r2, #128	; 0x80
 800150a:	0152      	lsls	r2, r2, #5
 800150c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800150e:	187a      	adds	r2, r7, r1
 8001510:	4b0e      	ldr	r3, [pc, #56]	; (800154c <MX_TIM3_Init+0xa0>)
 8001512:	0011      	movs	r1, r2
 8001514:	0018      	movs	r0, r3
 8001516:	f002 f8d5 	bl	80036c4 <HAL_TIM_ConfigClockSource>
 800151a:	1e03      	subs	r3, r0, #0
 800151c:	d001      	beq.n	8001522 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800151e:	f000 fbdb 	bl	8001cd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001522:	003b      	movs	r3, r7
 8001524:	2200      	movs	r2, #0
 8001526:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001528:	003b      	movs	r3, r7
 800152a:	2200      	movs	r2, #0
 800152c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800152e:	003a      	movs	r2, r7
 8001530:	4b06      	ldr	r3, [pc, #24]	; (800154c <MX_TIM3_Init+0xa0>)
 8001532:	0011      	movs	r1, r2
 8001534:	0018      	movs	r0, r3
 8001536:	f002 faa3 	bl	8003a80 <HAL_TIMEx_MasterConfigSynchronization>
 800153a:	1e03      	subs	r3, r0, #0
 800153c:	d001      	beq.n	8001542 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800153e:	f000 fbcb 	bl	8001cd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001542:	46c0      	nop			; (mov r8, r8)
 8001544:	46bd      	mov	sp, r7
 8001546:	b006      	add	sp, #24
 8001548:	bd80      	pop	{r7, pc}
 800154a:	46c0      	nop			; (mov r8, r8)
 800154c:	20000184 	.word	0x20000184
 8001550:	40000400 	.word	0x40000400
 8001554:	0000f9ff 	.word	0x0000f9ff
 8001558:	0000752f 	.word	0x0000752f

0800155c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001560:	4b14      	ldr	r3, [pc, #80]	; (80015b4 <MX_USART2_UART_Init+0x58>)
 8001562:	4a15      	ldr	r2, [pc, #84]	; (80015b8 <MX_USART2_UART_Init+0x5c>)
 8001564:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001566:	4b13      	ldr	r3, [pc, #76]	; (80015b4 <MX_USART2_UART_Init+0x58>)
 8001568:	22e1      	movs	r2, #225	; 0xe1
 800156a:	0252      	lsls	r2, r2, #9
 800156c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800156e:	4b11      	ldr	r3, [pc, #68]	; (80015b4 <MX_USART2_UART_Init+0x58>)
 8001570:	2200      	movs	r2, #0
 8001572:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001574:	4b0f      	ldr	r3, [pc, #60]	; (80015b4 <MX_USART2_UART_Init+0x58>)
 8001576:	2200      	movs	r2, #0
 8001578:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800157a:	4b0e      	ldr	r3, [pc, #56]	; (80015b4 <MX_USART2_UART_Init+0x58>)
 800157c:	2200      	movs	r2, #0
 800157e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001580:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <MX_USART2_UART_Init+0x58>)
 8001582:	220c      	movs	r2, #12
 8001584:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001586:	4b0b      	ldr	r3, [pc, #44]	; (80015b4 <MX_USART2_UART_Init+0x58>)
 8001588:	2200      	movs	r2, #0
 800158a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800158c:	4b09      	ldr	r3, [pc, #36]	; (80015b4 <MX_USART2_UART_Init+0x58>)
 800158e:	2200      	movs	r2, #0
 8001590:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001592:	4b08      	ldr	r3, [pc, #32]	; (80015b4 <MX_USART2_UART_Init+0x58>)
 8001594:	2200      	movs	r2, #0
 8001596:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001598:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <MX_USART2_UART_Init+0x58>)
 800159a:	2200      	movs	r2, #0
 800159c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800159e:	4b05      	ldr	r3, [pc, #20]	; (80015b4 <MX_USART2_UART_Init+0x58>)
 80015a0:	0018      	movs	r0, r3
 80015a2:	f002 fab1 	bl	8003b08 <HAL_UART_Init>
 80015a6:	1e03      	subs	r3, r0, #0
 80015a8:	d001      	beq.n	80015ae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80015aa:	f000 fb95 	bl	8001cd8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015ae:	46c0      	nop			; (mov r8, r8)
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20000214 	.word	0x20000214
 80015b8:	40004400 	.word	0x40004400

080015bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015bc:	b590      	push	{r4, r7, lr}
 80015be:	b089      	sub	sp, #36	; 0x24
 80015c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c2:	240c      	movs	r4, #12
 80015c4:	193b      	adds	r3, r7, r4
 80015c6:	0018      	movs	r0, r3
 80015c8:	2314      	movs	r3, #20
 80015ca:	001a      	movs	r2, r3
 80015cc:	2100      	movs	r1, #0
 80015ce:	f002 ff8b 	bl	80044e8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015d2:	4b3a      	ldr	r3, [pc, #232]	; (80016bc <MX_GPIO_Init+0x100>)
 80015d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015d6:	4b39      	ldr	r3, [pc, #228]	; (80016bc <MX_GPIO_Init+0x100>)
 80015d8:	2104      	movs	r1, #4
 80015da:	430a      	orrs	r2, r1
 80015dc:	62da      	str	r2, [r3, #44]	; 0x2c
 80015de:	4b37      	ldr	r3, [pc, #220]	; (80016bc <MX_GPIO_Init+0x100>)
 80015e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015e2:	2204      	movs	r2, #4
 80015e4:	4013      	ands	r3, r2
 80015e6:	60bb      	str	r3, [r7, #8]
 80015e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015ea:	4b34      	ldr	r3, [pc, #208]	; (80016bc <MX_GPIO_Init+0x100>)
 80015ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015ee:	4b33      	ldr	r3, [pc, #204]	; (80016bc <MX_GPIO_Init+0x100>)
 80015f0:	2180      	movs	r1, #128	; 0x80
 80015f2:	430a      	orrs	r2, r1
 80015f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80015f6:	4b31      	ldr	r3, [pc, #196]	; (80016bc <MX_GPIO_Init+0x100>)
 80015f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015fa:	2280      	movs	r2, #128	; 0x80
 80015fc:	4013      	ands	r3, r2
 80015fe:	607b      	str	r3, [r7, #4]
 8001600:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001602:	4b2e      	ldr	r3, [pc, #184]	; (80016bc <MX_GPIO_Init+0x100>)
 8001604:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001606:	4b2d      	ldr	r3, [pc, #180]	; (80016bc <MX_GPIO_Init+0x100>)
 8001608:	2101      	movs	r1, #1
 800160a:	430a      	orrs	r2, r1
 800160c:	62da      	str	r2, [r3, #44]	; 0x2c
 800160e:	4b2b      	ldr	r3, [pc, #172]	; (80016bc <MX_GPIO_Init+0x100>)
 8001610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001612:	2201      	movs	r2, #1
 8001614:	4013      	ands	r3, r2
 8001616:	603b      	str	r3, [r7, #0]
 8001618:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800161a:	4b29      	ldr	r3, [pc, #164]	; (80016c0 <MX_GPIO_Init+0x104>)
 800161c:	2200      	movs	r2, #0
 800161e:	2101      	movs	r1, #1
 8001620:	0018      	movs	r0, r3
 8001622:	f000 ff8b 	bl	800253c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001626:	23a0      	movs	r3, #160	; 0xa0
 8001628:	05db      	lsls	r3, r3, #23
 800162a:	2200      	movs	r2, #0
 800162c:	2120      	movs	r1, #32
 800162e:	0018      	movs	r0, r3
 8001630:	f000 ff84 	bl	800253c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001634:	193b      	adds	r3, r7, r4
 8001636:	2280      	movs	r2, #128	; 0x80
 8001638:	0192      	lsls	r2, r2, #6
 800163a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800163c:	193b      	adds	r3, r7, r4
 800163e:	4a21      	ldr	r2, [pc, #132]	; (80016c4 <MX_GPIO_Init+0x108>)
 8001640:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001642:	193b      	adds	r3, r7, r4
 8001644:	2200      	movs	r2, #0
 8001646:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001648:	193b      	adds	r3, r7, r4
 800164a:	4a1d      	ldr	r2, [pc, #116]	; (80016c0 <MX_GPIO_Init+0x104>)
 800164c:	0019      	movs	r1, r3
 800164e:	0010      	movs	r0, r2
 8001650:	f000 fdf6 	bl	8002240 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001654:	0021      	movs	r1, r4
 8001656:	187b      	adds	r3, r7, r1
 8001658:	2201      	movs	r2, #1
 800165a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800165c:	187b      	adds	r3, r7, r1
 800165e:	2201      	movs	r2, #1
 8001660:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001662:	187b      	adds	r3, r7, r1
 8001664:	2200      	movs	r2, #0
 8001666:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001668:	187b      	adds	r3, r7, r1
 800166a:	2200      	movs	r2, #0
 800166c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800166e:	000c      	movs	r4, r1
 8001670:	187b      	adds	r3, r7, r1
 8001672:	4a13      	ldr	r2, [pc, #76]	; (80016c0 <MX_GPIO_Init+0x104>)
 8001674:	0019      	movs	r1, r3
 8001676:	0010      	movs	r0, r2
 8001678:	f000 fde2 	bl	8002240 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800167c:	0021      	movs	r1, r4
 800167e:	187b      	adds	r3, r7, r1
 8001680:	2220      	movs	r2, #32
 8001682:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001684:	187b      	adds	r3, r7, r1
 8001686:	2201      	movs	r2, #1
 8001688:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168a:	187b      	adds	r3, r7, r1
 800168c:	2200      	movs	r2, #0
 800168e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001690:	187b      	adds	r3, r7, r1
 8001692:	2200      	movs	r2, #0
 8001694:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001696:	187a      	adds	r2, r7, r1
 8001698:	23a0      	movs	r3, #160	; 0xa0
 800169a:	05db      	lsls	r3, r3, #23
 800169c:	0011      	movs	r1, r2
 800169e:	0018      	movs	r0, r3
 80016a0:	f000 fdce 	bl	8002240 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80016a4:	2200      	movs	r2, #0
 80016a6:	2100      	movs	r1, #0
 80016a8:	2007      	movs	r0, #7
 80016aa:	f000 fd97 	bl	80021dc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80016ae:	2007      	movs	r0, #7
 80016b0:	f000 fda9 	bl	8002206 <HAL_NVIC_EnableIRQ>

}
 80016b4:	46c0      	nop			; (mov r8, r8)
 80016b6:	46bd      	mov	sp, r7
 80016b8:	b009      	add	sp, #36	; 0x24
 80016ba:	bd90      	pop	{r4, r7, pc}
 80016bc:	40021000 	.word	0x40021000
 80016c0:	50000800 	.word	0x50000800
 80016c4:	10210000 	.word	0x10210000

080016c8 <MY_Period_Init>:

/* USER CODE BEGIN 4 */
static void MY_Period_Init(int time_irrigation)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
	p_stade_1 = (time_irrigation*60*4)/(10*3);			//40s, 3 samples
 80016d0:	687a      	ldr	r2, [r7, #4]
 80016d2:	0013      	movs	r3, r2
 80016d4:	011b      	lsls	r3, r3, #4
 80016d6:	1a9b      	subs	r3, r3, r2
 80016d8:	011b      	lsls	r3, r3, #4
 80016da:	211e      	movs	r1, #30
 80016dc:	0018      	movs	r0, r3
 80016de:	f7fe fd9d 	bl	800021c <__divsi3>
 80016e2:	0003      	movs	r3, r0
 80016e4:	001a      	movs	r2, r3
 80016e6:	4b11      	ldr	r3, [pc, #68]	; (800172c <MY_Period_Init+0x64>)
 80016e8:	601a      	str	r2, [r3, #0]
	p_stade_2 = (time_irrigation*60*2)/(10*4);			//22.5s, 4 samples
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	0013      	movs	r3, r2
 80016ee:	011b      	lsls	r3, r3, #4
 80016f0:	1a9b      	subs	r3, r3, r2
 80016f2:	00db      	lsls	r3, r3, #3
 80016f4:	2128      	movs	r1, #40	; 0x28
 80016f6:	0018      	movs	r0, r3
 80016f8:	f7fe fd90 	bl	800021c <__divsi3>
 80016fc:	0003      	movs	r3, r0
 80016fe:	001a      	movs	r2, r3
 8001700:	4b0b      	ldr	r3, [pc, #44]	; (8001730 <MY_Period_Init+0x68>)
 8001702:	601a      	str	r2, [r3, #0]
	p_stade_3 = (time_irrigation*60*2)/(10*5);			//12s, 5 samples
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	0013      	movs	r3, r2
 8001708:	011b      	lsls	r3, r3, #4
 800170a:	1a9b      	subs	r3, r3, r2
 800170c:	00db      	lsls	r3, r3, #3
 800170e:	2132      	movs	r1, #50	; 0x32
 8001710:	0018      	movs	r0, r3
 8001712:	f7fe fd83 	bl	800021c <__divsi3>
 8001716:	0003      	movs	r3, r0
 8001718:	001a      	movs	r2, r3
 800171a:	4b06      	ldr	r3, [pc, #24]	; (8001734 <MY_Period_Init+0x6c>)
 800171c:	601a      	str	r2, [r3, #0]
	p_stade_4 = 2;										//2s
 800171e:	4b06      	ldr	r3, [pc, #24]	; (8001738 <MY_Period_Init+0x70>)
 8001720:	2202      	movs	r2, #2
 8001722:	601a      	str	r2, [r3, #0]
}
 8001724:	46c0      	nop			; (mov r8, r8)
 8001726:	46bd      	mov	sp, r7
 8001728:	b002      	add	sp, #8
 800172a:	bd80      	pop	{r7, pc}
 800172c:	200001c8 	.word	0x200001c8
 8001730:	20000170 	.word	0x20000170
 8001734:	200001d0 	.word	0x200001d0
 8001738:	2000017c 	.word	0x2000017c

0800173c <MX_TIM2_Init_stade_1>:


static void MX_TIM2_Init_stade_1(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001742:	2308      	movs	r3, #8
 8001744:	18fb      	adds	r3, r7, r3
 8001746:	0018      	movs	r0, r3
 8001748:	2310      	movs	r3, #16
 800174a:	001a      	movs	r2, r3
 800174c:	2100      	movs	r1, #0
 800174e:	f002 fecb 	bl	80044e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001752:	003b      	movs	r3, r7
 8001754:	0018      	movs	r0, r3
 8001756:	2308      	movs	r3, #8
 8001758:	001a      	movs	r2, r3
 800175a:	2100      	movs	r1, #0
 800175c:	f002 fec4 	bl	80044e8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001760:	4b23      	ldr	r3, [pc, #140]	; (80017f0 <MX_TIM2_Init_stade_1+0xb4>)
 8001762:	2280      	movs	r2, #128	; 0x80
 8001764:	05d2      	lsls	r2, r2, #23
 8001766:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31999;
 8001768:	4b21      	ldr	r3, [pc, #132]	; (80017f0 <MX_TIM2_Init_stade_1+0xb4>)
 800176a:	4a22      	ldr	r2, [pc, #136]	; (80017f4 <MX_TIM2_Init_stade_1+0xb8>)
 800176c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800176e:	4b20      	ldr	r3, [pc, #128]	; (80017f0 <MX_TIM2_Init_stade_1+0xb4>)
 8001770:	2200      	movs	r2, #0
 8001772:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000*p_stade_1-1;
 8001774:	4b20      	ldr	r3, [pc, #128]	; (80017f8 <MX_TIM2_Init_stade_1+0xbc>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	0013      	movs	r3, r2
 800177a:	015b      	lsls	r3, r3, #5
 800177c:	1a9b      	subs	r3, r3, r2
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	189b      	adds	r3, r3, r2
 8001782:	00db      	lsls	r3, r3, #3
 8001784:	3b01      	subs	r3, #1
 8001786:	001a      	movs	r2, r3
 8001788:	4b19      	ldr	r3, [pc, #100]	; (80017f0 <MX_TIM2_Init_stade_1+0xb4>)
 800178a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800178c:	4b18      	ldr	r3, [pc, #96]	; (80017f0 <MX_TIM2_Init_stade_1+0xb4>)
 800178e:	2200      	movs	r2, #0
 8001790:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001792:	4b17      	ldr	r3, [pc, #92]	; (80017f0 <MX_TIM2_Init_stade_1+0xb4>)
 8001794:	2200      	movs	r2, #0
 8001796:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001798:	4b15      	ldr	r3, [pc, #84]	; (80017f0 <MX_TIM2_Init_stade_1+0xb4>)
 800179a:	0018      	movs	r0, r3
 800179c:	f001 fe3a 	bl	8003414 <HAL_TIM_Base_Init>
 80017a0:	1e03      	subs	r3, r0, #0
 80017a2:	d001      	beq.n	80017a8 <MX_TIM2_Init_stade_1+0x6c>
  {
    Error_Handler();
 80017a4:	f000 fa98 	bl	8001cd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017a8:	2108      	movs	r1, #8
 80017aa:	187b      	adds	r3, r7, r1
 80017ac:	2280      	movs	r2, #128	; 0x80
 80017ae:	0152      	lsls	r2, r2, #5
 80017b0:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017b2:	187a      	adds	r2, r7, r1
 80017b4:	4b0e      	ldr	r3, [pc, #56]	; (80017f0 <MX_TIM2_Init_stade_1+0xb4>)
 80017b6:	0011      	movs	r1, r2
 80017b8:	0018      	movs	r0, r3
 80017ba:	f001 ff83 	bl	80036c4 <HAL_TIM_ConfigClockSource>
 80017be:	1e03      	subs	r3, r0, #0
 80017c0:	d001      	beq.n	80017c6 <MX_TIM2_Init_stade_1+0x8a>
  {
    Error_Handler();
 80017c2:	f000 fa89 	bl	8001cd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017c6:	003b      	movs	r3, r7
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017cc:	003b      	movs	r3, r7
 80017ce:	2200      	movs	r2, #0
 80017d0:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017d2:	003a      	movs	r2, r7
 80017d4:	4b06      	ldr	r3, [pc, #24]	; (80017f0 <MX_TIM2_Init_stade_1+0xb4>)
 80017d6:	0011      	movs	r1, r2
 80017d8:	0018      	movs	r0, r3
 80017da:	f002 f951 	bl	8003a80 <HAL_TIMEx_MasterConfigSynchronization>
 80017de:	1e03      	subs	r3, r0, #0
 80017e0:	d001      	beq.n	80017e6 <MX_TIM2_Init_stade_1+0xaa>
  {
    Error_Handler();
 80017e2:	f000 fa79 	bl	8001cd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80017e6:	46c0      	nop			; (mov r8, r8)
 80017e8:	46bd      	mov	sp, r7
 80017ea:	b006      	add	sp, #24
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	46c0      	nop			; (mov r8, r8)
 80017f0:	200001d8 	.word	0x200001d8
 80017f4:	00007cff 	.word	0x00007cff
 80017f8:	200001c8 	.word	0x200001c8

080017fc <MX_TIM2_Init_stade_2>:

static void MX_TIM2_Init_stade_2(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001802:	2308      	movs	r3, #8
 8001804:	18fb      	adds	r3, r7, r3
 8001806:	0018      	movs	r0, r3
 8001808:	2310      	movs	r3, #16
 800180a:	001a      	movs	r2, r3
 800180c:	2100      	movs	r1, #0
 800180e:	f002 fe6b 	bl	80044e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001812:	003b      	movs	r3, r7
 8001814:	0018      	movs	r0, r3
 8001816:	2308      	movs	r3, #8
 8001818:	001a      	movs	r2, r3
 800181a:	2100      	movs	r1, #0
 800181c:	f002 fe64 	bl	80044e8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001820:	4b23      	ldr	r3, [pc, #140]	; (80018b0 <MX_TIM2_Init_stade_2+0xb4>)
 8001822:	2280      	movs	r2, #128	; 0x80
 8001824:	05d2      	lsls	r2, r2, #23
 8001826:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31999;
 8001828:	4b21      	ldr	r3, [pc, #132]	; (80018b0 <MX_TIM2_Init_stade_2+0xb4>)
 800182a:	4a22      	ldr	r2, [pc, #136]	; (80018b4 <MX_TIM2_Init_stade_2+0xb8>)
 800182c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800182e:	4b20      	ldr	r3, [pc, #128]	; (80018b0 <MX_TIM2_Init_stade_2+0xb4>)
 8001830:	2200      	movs	r2, #0
 8001832:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000*p_stade_2-1;
 8001834:	4b20      	ldr	r3, [pc, #128]	; (80018b8 <MX_TIM2_Init_stade_2+0xbc>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	0013      	movs	r3, r2
 800183a:	015b      	lsls	r3, r3, #5
 800183c:	1a9b      	subs	r3, r3, r2
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	189b      	adds	r3, r3, r2
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	3b01      	subs	r3, #1
 8001846:	001a      	movs	r2, r3
 8001848:	4b19      	ldr	r3, [pc, #100]	; (80018b0 <MX_TIM2_Init_stade_2+0xb4>)
 800184a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800184c:	4b18      	ldr	r3, [pc, #96]	; (80018b0 <MX_TIM2_Init_stade_2+0xb4>)
 800184e:	2200      	movs	r2, #0
 8001850:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001852:	4b17      	ldr	r3, [pc, #92]	; (80018b0 <MX_TIM2_Init_stade_2+0xb4>)
 8001854:	2200      	movs	r2, #0
 8001856:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001858:	4b15      	ldr	r3, [pc, #84]	; (80018b0 <MX_TIM2_Init_stade_2+0xb4>)
 800185a:	0018      	movs	r0, r3
 800185c:	f001 fdda 	bl	8003414 <HAL_TIM_Base_Init>
 8001860:	1e03      	subs	r3, r0, #0
 8001862:	d001      	beq.n	8001868 <MX_TIM2_Init_stade_2+0x6c>
  {
    Error_Handler();
 8001864:	f000 fa38 	bl	8001cd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001868:	2108      	movs	r1, #8
 800186a:	187b      	adds	r3, r7, r1
 800186c:	2280      	movs	r2, #128	; 0x80
 800186e:	0152      	lsls	r2, r2, #5
 8001870:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001872:	187a      	adds	r2, r7, r1
 8001874:	4b0e      	ldr	r3, [pc, #56]	; (80018b0 <MX_TIM2_Init_stade_2+0xb4>)
 8001876:	0011      	movs	r1, r2
 8001878:	0018      	movs	r0, r3
 800187a:	f001 ff23 	bl	80036c4 <HAL_TIM_ConfigClockSource>
 800187e:	1e03      	subs	r3, r0, #0
 8001880:	d001      	beq.n	8001886 <MX_TIM2_Init_stade_2+0x8a>
  {
    Error_Handler();
 8001882:	f000 fa29 	bl	8001cd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001886:	003b      	movs	r3, r7
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800188c:	003b      	movs	r3, r7
 800188e:	2200      	movs	r2, #0
 8001890:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001892:	003a      	movs	r2, r7
 8001894:	4b06      	ldr	r3, [pc, #24]	; (80018b0 <MX_TIM2_Init_stade_2+0xb4>)
 8001896:	0011      	movs	r1, r2
 8001898:	0018      	movs	r0, r3
 800189a:	f002 f8f1 	bl	8003a80 <HAL_TIMEx_MasterConfigSynchronization>
 800189e:	1e03      	subs	r3, r0, #0
 80018a0:	d001      	beq.n	80018a6 <MX_TIM2_Init_stade_2+0xaa>
  {
    Error_Handler();
 80018a2:	f000 fa19 	bl	8001cd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018a6:	46c0      	nop			; (mov r8, r8)
 80018a8:	46bd      	mov	sp, r7
 80018aa:	b006      	add	sp, #24
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	46c0      	nop			; (mov r8, r8)
 80018b0:	200001d8 	.word	0x200001d8
 80018b4:	00007cff 	.word	0x00007cff
 80018b8:	20000170 	.word	0x20000170

080018bc <MX_TIM2_Init_stade_3>:

static void MX_TIM2_Init_stade_3(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b086      	sub	sp, #24
 80018c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018c2:	2308      	movs	r3, #8
 80018c4:	18fb      	adds	r3, r7, r3
 80018c6:	0018      	movs	r0, r3
 80018c8:	2310      	movs	r3, #16
 80018ca:	001a      	movs	r2, r3
 80018cc:	2100      	movs	r1, #0
 80018ce:	f002 fe0b 	bl	80044e8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018d2:	003b      	movs	r3, r7
 80018d4:	0018      	movs	r0, r3
 80018d6:	2308      	movs	r3, #8
 80018d8:	001a      	movs	r2, r3
 80018da:	2100      	movs	r1, #0
 80018dc:	f002 fe04 	bl	80044e8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018e0:	4b23      	ldr	r3, [pc, #140]	; (8001970 <MX_TIM2_Init_stade_3+0xb4>)
 80018e2:	2280      	movs	r2, #128	; 0x80
 80018e4:	05d2      	lsls	r2, r2, #23
 80018e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 31999;
 80018e8:	4b21      	ldr	r3, [pc, #132]	; (8001970 <MX_TIM2_Init_stade_3+0xb4>)
 80018ea:	4a22      	ldr	r2, [pc, #136]	; (8001974 <MX_TIM2_Init_stade_3+0xb8>)
 80018ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ee:	4b20      	ldr	r3, [pc, #128]	; (8001970 <MX_TIM2_Init_stade_3+0xb4>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000*p_stade_3-1;
 80018f4:	4b20      	ldr	r3, [pc, #128]	; (8001978 <MX_TIM2_Init_stade_3+0xbc>)
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	0013      	movs	r3, r2
 80018fa:	015b      	lsls	r3, r3, #5
 80018fc:	1a9b      	subs	r3, r3, r2
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	189b      	adds	r3, r3, r2
 8001902:	00db      	lsls	r3, r3, #3
 8001904:	3b01      	subs	r3, #1
 8001906:	001a      	movs	r2, r3
 8001908:	4b19      	ldr	r3, [pc, #100]	; (8001970 <MX_TIM2_Init_stade_3+0xb4>)
 800190a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800190c:	4b18      	ldr	r3, [pc, #96]	; (8001970 <MX_TIM2_Init_stade_3+0xb4>)
 800190e:	2200      	movs	r2, #0
 8001910:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001912:	4b17      	ldr	r3, [pc, #92]	; (8001970 <MX_TIM2_Init_stade_3+0xb4>)
 8001914:	2200      	movs	r2, #0
 8001916:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001918:	4b15      	ldr	r3, [pc, #84]	; (8001970 <MX_TIM2_Init_stade_3+0xb4>)
 800191a:	0018      	movs	r0, r3
 800191c:	f001 fd7a 	bl	8003414 <HAL_TIM_Base_Init>
 8001920:	1e03      	subs	r3, r0, #0
 8001922:	d001      	beq.n	8001928 <MX_TIM2_Init_stade_3+0x6c>
  {
    Error_Handler();
 8001924:	f000 f9d8 	bl	8001cd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001928:	2108      	movs	r1, #8
 800192a:	187b      	adds	r3, r7, r1
 800192c:	2280      	movs	r2, #128	; 0x80
 800192e:	0152      	lsls	r2, r2, #5
 8001930:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001932:	187a      	adds	r2, r7, r1
 8001934:	4b0e      	ldr	r3, [pc, #56]	; (8001970 <MX_TIM2_Init_stade_3+0xb4>)
 8001936:	0011      	movs	r1, r2
 8001938:	0018      	movs	r0, r3
 800193a:	f001 fec3 	bl	80036c4 <HAL_TIM_ConfigClockSource>
 800193e:	1e03      	subs	r3, r0, #0
 8001940:	d001      	beq.n	8001946 <MX_TIM2_Init_stade_3+0x8a>
  {
    Error_Handler();
 8001942:	f000 f9c9 	bl	8001cd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001946:	003b      	movs	r3, r7
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800194c:	003b      	movs	r3, r7
 800194e:	2200      	movs	r2, #0
 8001950:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001952:	003a      	movs	r2, r7
 8001954:	4b06      	ldr	r3, [pc, #24]	; (8001970 <MX_TIM2_Init_stade_3+0xb4>)
 8001956:	0011      	movs	r1, r2
 8001958:	0018      	movs	r0, r3
 800195a:	f002 f891 	bl	8003a80 <HAL_TIMEx_MasterConfigSynchronization>
 800195e:	1e03      	subs	r3, r0, #0
 8001960:	d001      	beq.n	8001966 <MX_TIM2_Init_stade_3+0xaa>
  {
    Error_Handler();
 8001962:	f000 f9b9 	bl	8001cd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001966:	46c0      	nop			; (mov r8, r8)
 8001968:	46bd      	mov	sp, r7
 800196a:	b006      	add	sp, #24
 800196c:	bd80      	pop	{r7, pc}
 800196e:	46c0      	nop			; (mov r8, r8)
 8001970:	200001d8 	.word	0x200001d8
 8001974:	00007cff 	.word	0x00007cff
 8001978:	200001d0 	.word	0x200001d0

0800197c <irrigation>:
 *
 *
  */

void irrigation(int seuil_low, int seuil_high)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
 8001984:	6039      	str	r1, [r7, #0]
	if (min == time_irri+1 )							//wait 1 minute before starting another loop
 8001986:	4b62      	ldr	r3, [pc, #392]	; (8001b10 <irrigation+0x194>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	1c5a      	adds	r2, r3, #1
 800198c:	4b61      	ldr	r3, [pc, #388]	; (8001b14 <irrigation+0x198>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	429a      	cmp	r2, r3
 8001992:	d125      	bne.n	80019e0 <irrigation+0x64>
	{
		HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,SET);	//LED on
 8001994:	4b60      	ldr	r3, [pc, #384]	; (8001b18 <irrigation+0x19c>)
 8001996:	2201      	movs	r2, #1
 8001998:	2101      	movs	r1, #1
 800199a:	0018      	movs	r0, r3
 800199c:	f000 fdce 	bl	800253c <HAL_GPIO_WritePin>
		Update_Period(&p_stade_1, &p_stade_2, &p_stade_3, &p_stade_4);	//update sampling period
 80019a0:	4b5e      	ldr	r3, [pc, #376]	; (8001b1c <irrigation+0x1a0>)
 80019a2:	4a5f      	ldr	r2, [pc, #380]	; (8001b20 <irrigation+0x1a4>)
 80019a4:	495f      	ldr	r1, [pc, #380]	; (8001b24 <irrigation+0x1a8>)
 80019a6:	4860      	ldr	r0, [pc, #384]	; (8001b28 <irrigation+0x1ac>)
 80019a8:	f000 f8d6 	bl	8001b58 <Update_Period>
		/* prepare for another loop */
		Humitide_fin_stade1 = 0;
 80019ac:	4b5f      	ldr	r3, [pc, #380]	; (8001b2c <irrigation+0x1b0>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	601a      	str	r2, [r3, #0]
		Humitide_fin_stade2 = 0;
 80019b2:	4b5f      	ldr	r3, [pc, #380]	; (8001b30 <irrigation+0x1b4>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
		Humitide_fin_stade3 = 0;
 80019b8:	4b5e      	ldr	r3, [pc, #376]	; (8001b34 <irrigation+0x1b8>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	601a      	str	r2, [r3, #0]
		min = 0;
 80019be:	4b55      	ldr	r3, [pc, #340]	; (8001b14 <irrigation+0x198>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
		/*	restart to read data from sensor */

		MX_TIM2_Init_stade_1();
 80019c4:	f7ff feba 	bl	800173c <MX_TIM2_Init_stade_1>
		TIM2->SR &= ~TIM_SR_UIF;
 80019c8:	2380      	movs	r3, #128	; 0x80
 80019ca:	05db      	lsls	r3, r3, #23
 80019cc:	691a      	ldr	r2, [r3, #16]
 80019ce:	2380      	movs	r3, #128	; 0x80
 80019d0:	05db      	lsls	r3, r3, #23
 80019d2:	2101      	movs	r1, #1
 80019d4:	438a      	bics	r2, r1
 80019d6:	611a      	str	r2, [r3, #16]
		HAL_TIM_Base_Start_IT(&htim2);
 80019d8:	4b57      	ldr	r3, [pc, #348]	; (8001b38 <irrigation+0x1bc>)
 80019da:	0018      	movs	r0, r3
 80019dc:	f001 fd46 	bl	800346c <HAL_TIM_Base_Start_IT>
	}

	/* read a new data from the sensor */
 	if (flag == 0)
 80019e0:	4b56      	ldr	r3, [pc, #344]	; (8001b3c <irrigation+0x1c0>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d000      	beq.n	80019ea <irrigation+0x6e>
 80019e8:	e08d      	b.n	8001b06 <irrigation+0x18a>
	{
		flag = 1;
 80019ea:	4b54      	ldr	r3, [pc, #336]	; (8001b3c <irrigation+0x1c0>)
 80019ec:	2201      	movs	r2, #1
 80019ee:	601a      	str	r2, [r3, #0]

		if (i == sample_1)							//swap to stade2
 80019f0:	4b53      	ldr	r3, [pc, #332]	; (8001b40 <irrigation+0x1c4>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	4b53      	ldr	r3, [pc, #332]	; (8001b44 <irrigation+0x1c8>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	d119      	bne.n	8001a30 <irrigation+0xb4>
		{
			Humitide_fin_stade1 = Humitide_sol[i];
 80019fc:	4b50      	ldr	r3, [pc, #320]	; (8001b40 <irrigation+0x1c4>)
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	4b51      	ldr	r3, [pc, #324]	; (8001b48 <irrigation+0x1cc>)
 8001a02:	0092      	lsls	r2, r2, #2
 8001a04:	58d2      	ldr	r2, [r2, r3]
 8001a06:	4b49      	ldr	r3, [pc, #292]	; (8001b2c <irrigation+0x1b0>)
 8001a08:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim2);
 8001a0a:	4b4b      	ldr	r3, [pc, #300]	; (8001b38 <irrigation+0x1bc>)
 8001a0c:	0018      	movs	r0, r3
 8001a0e:	f001 fd4f 	bl	80034b0 <HAL_TIM_Base_Stop_IT>
			MX_TIM2_Init_stade_2();
 8001a12:	f7ff fef3 	bl	80017fc <MX_TIM2_Init_stade_2>
			TIM2->SR &= ~TIM_SR_UIF;
 8001a16:	2380      	movs	r3, #128	; 0x80
 8001a18:	05db      	lsls	r3, r3, #23
 8001a1a:	691a      	ldr	r2, [r3, #16]
 8001a1c:	2380      	movs	r3, #128	; 0x80
 8001a1e:	05db      	lsls	r3, r3, #23
 8001a20:	2101      	movs	r1, #1
 8001a22:	438a      	bics	r2, r1
 8001a24:	611a      	str	r2, [r3, #16]
			HAL_TIM_Base_Start_IT(&htim2);
 8001a26:	4b44      	ldr	r3, [pc, #272]	; (8001b38 <irrigation+0x1bc>)
 8001a28:	0018      	movs	r0, r3
 8001a2a:	f001 fd1f 	bl	800346c <HAL_TIM_Base_Start_IT>
			Error_Handler();
		}

	}

}
 8001a2e:	e06a      	b.n	8001b06 <irrigation+0x18a>
		else if (i == sample_1+sample_2)			//swap to stade3
 8001a30:	4b44      	ldr	r3, [pc, #272]	; (8001b44 <irrigation+0x1c8>)
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	4b45      	ldr	r3, [pc, #276]	; (8001b4c <irrigation+0x1d0>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	18d2      	adds	r2, r2, r3
 8001a3a:	4b41      	ldr	r3, [pc, #260]	; (8001b40 <irrigation+0x1c4>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	429a      	cmp	r2, r3
 8001a40:	d119      	bne.n	8001a76 <irrigation+0xfa>
			Humitide_fin_stade2 = Humitide_sol[i];
 8001a42:	4b3f      	ldr	r3, [pc, #252]	; (8001b40 <irrigation+0x1c4>)
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	4b40      	ldr	r3, [pc, #256]	; (8001b48 <irrigation+0x1cc>)
 8001a48:	0092      	lsls	r2, r2, #2
 8001a4a:	58d2      	ldr	r2, [r2, r3]
 8001a4c:	4b38      	ldr	r3, [pc, #224]	; (8001b30 <irrigation+0x1b4>)
 8001a4e:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim2);
 8001a50:	4b39      	ldr	r3, [pc, #228]	; (8001b38 <irrigation+0x1bc>)
 8001a52:	0018      	movs	r0, r3
 8001a54:	f001 fd2c 	bl	80034b0 <HAL_TIM_Base_Stop_IT>
			MX_TIM2_Init_stade_3();
 8001a58:	f7ff ff30 	bl	80018bc <MX_TIM2_Init_stade_3>
			TIM2->SR &= ~TIM_SR_UIF;
 8001a5c:	2380      	movs	r3, #128	; 0x80
 8001a5e:	05db      	lsls	r3, r3, #23
 8001a60:	691a      	ldr	r2, [r3, #16]
 8001a62:	2380      	movs	r3, #128	; 0x80
 8001a64:	05db      	lsls	r3, r3, #23
 8001a66:	2101      	movs	r1, #1
 8001a68:	438a      	bics	r2, r1
 8001a6a:	611a      	str	r2, [r3, #16]
			HAL_TIM_Base_Start_IT(&htim2);
 8001a6c:	4b32      	ldr	r3, [pc, #200]	; (8001b38 <irrigation+0x1bc>)
 8001a6e:	0018      	movs	r0, r3
 8001a70:	f001 fcfc 	bl	800346c <HAL_TIM_Base_Start_IT>
}
 8001a74:	e047      	b.n	8001b06 <irrigation+0x18a>
		else if (i == sample_1+sample_2+sample_3 )	//swap to stade4
 8001a76:	4b33      	ldr	r3, [pc, #204]	; (8001b44 <irrigation+0x1c8>)
 8001a78:	681a      	ldr	r2, [r3, #0]
 8001a7a:	4b34      	ldr	r3, [pc, #208]	; (8001b4c <irrigation+0x1d0>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	18d2      	adds	r2, r2, r3
 8001a80:	4b33      	ldr	r3, [pc, #204]	; (8001b50 <irrigation+0x1d4>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	18d2      	adds	r2, r2, r3
 8001a86:	4b2e      	ldr	r3, [pc, #184]	; (8001b40 <irrigation+0x1c4>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	429a      	cmp	r2, r3
 8001a8c:	d119      	bne.n	8001ac2 <irrigation+0x146>
			Humitide_fin_stade3 = Humitide_sol[i];
 8001a8e:	4b2c      	ldr	r3, [pc, #176]	; (8001b40 <irrigation+0x1c4>)
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	4b2d      	ldr	r3, [pc, #180]	; (8001b48 <irrigation+0x1cc>)
 8001a94:	0092      	lsls	r2, r2, #2
 8001a96:	58d2      	ldr	r2, [r2, r3]
 8001a98:	4b26      	ldr	r3, [pc, #152]	; (8001b34 <irrigation+0x1b8>)
 8001a9a:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim2);
 8001a9c:	4b26      	ldr	r3, [pc, #152]	; (8001b38 <irrigation+0x1bc>)
 8001a9e:	0018      	movs	r0, r3
 8001aa0:	f001 fd06 	bl	80034b0 <HAL_TIM_Base_Stop_IT>
			MX_TIM2_Init();
 8001aa4:	f7ff fca2 	bl	80013ec <MX_TIM2_Init>
			TIM2->SR &= ~TIM_SR_UIF;
 8001aa8:	2380      	movs	r3, #128	; 0x80
 8001aaa:	05db      	lsls	r3, r3, #23
 8001aac:	691a      	ldr	r2, [r3, #16]
 8001aae:	2380      	movs	r3, #128	; 0x80
 8001ab0:	05db      	lsls	r3, r3, #23
 8001ab2:	2101      	movs	r1, #1
 8001ab4:	438a      	bics	r2, r1
 8001ab6:	611a      	str	r2, [r3, #16]
			HAL_TIM_Base_Start_IT(&htim2);
 8001ab8:	4b1f      	ldr	r3, [pc, #124]	; (8001b38 <irrigation+0x1bc>)
 8001aba:	0018      	movs	r0, r3
 8001abc:	f001 fcd6 	bl	800346c <HAL_TIM_Base_Start_IT>
}
 8001ac0:	e021      	b.n	8001b06 <irrigation+0x18a>
		else if (i >= sample_1+sample_2+sample_3 && Humitide_sol[i] <= seuil_h)
 8001ac2:	4b20      	ldr	r3, [pc, #128]	; (8001b44 <irrigation+0x1c8>)
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	4b21      	ldr	r3, [pc, #132]	; (8001b4c <irrigation+0x1d0>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	18d2      	adds	r2, r2, r3
 8001acc:	4b20      	ldr	r3, [pc, #128]	; (8001b50 <irrigation+0x1d4>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	18d2      	adds	r2, r2, r3
 8001ad2:	4b1b      	ldr	r3, [pc, #108]	; (8001b40 <irrigation+0x1c4>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	dc13      	bgt.n	8001b02 <irrigation+0x186>
 8001ada:	4b19      	ldr	r3, [pc, #100]	; (8001b40 <irrigation+0x1c4>)
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	4b1a      	ldr	r3, [pc, #104]	; (8001b48 <irrigation+0x1cc>)
 8001ae0:	0092      	lsls	r2, r2, #2
 8001ae2:	58d2      	ldr	r2, [r2, r3]
 8001ae4:	4b1b      	ldr	r3, [pc, #108]	; (8001b54 <irrigation+0x1d8>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	dc0a      	bgt.n	8001b02 <irrigation+0x186>
			HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,RESET);
 8001aec:	4b0a      	ldr	r3, [pc, #40]	; (8001b18 <irrigation+0x19c>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	2101      	movs	r1, #1
 8001af2:	0018      	movs	r0, r3
 8001af4:	f000 fd22 	bl	800253c <HAL_GPIO_WritePin>
			HAL_TIM_Base_Stop_IT(&htim2);
 8001af8:	4b0f      	ldr	r3, [pc, #60]	; (8001b38 <irrigation+0x1bc>)
 8001afa:	0018      	movs	r0, r3
 8001afc:	f001 fcd8 	bl	80034b0 <HAL_TIM_Base_Stop_IT>
}
 8001b00:	e001      	b.n	8001b06 <irrigation+0x18a>
			Error_Handler();
 8001b02:	f000 f8e9 	bl	8001cd8 <Error_Handler>
}
 8001b06:	46c0      	nop			; (mov r8, r8)
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	b002      	add	sp, #8
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	46c0      	nop			; (mov r8, r8)
 8001b10:	20000130 	.word	0x20000130
 8001b14:	2000016c 	.word	0x2000016c
 8001b18:	50000800 	.word	0x50000800
 8001b1c:	2000017c 	.word	0x2000017c
 8001b20:	200001d0 	.word	0x200001d0
 8001b24:	20000170 	.word	0x20000170
 8001b28:	200001c8 	.word	0x200001c8
 8001b2c:	200001cc 	.word	0x200001cc
 8001b30:	20000180 	.word	0x20000180
 8001b34:	20000174 	.word	0x20000174
 8001b38:	200001d8 	.word	0x200001d8
 8001b3c:	20000164 	.word	0x20000164
 8001b40:	20000160 	.word	0x20000160
 8001b44:	20000134 	.word	0x20000134
 8001b48:	20000000 	.word	0x20000000
 8001b4c:	20000138 	.word	0x20000138
 8001b50:	2000013c 	.word	0x2000013c
 8001b54:	200001c4 	.word	0x200001c4

08001b58 <Update_Period>:

void Update_Period(int* stade1, int* stade2, int* stade3, int* stade4)
{
 8001b58:	b5b0      	push	{r4, r5, r7, lr}
 8001b5a:	b088      	sub	sp, #32
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
 8001b64:	603b      	str	r3, [r7, #0]
	int seuil_1 = DH*0.15+seuil_h;
 8001b66:	4b51      	ldr	r3, [pc, #324]	; (8001cac <Update_Period+0x154>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	0018      	movs	r0, r3
 8001b6c:	f7ff fae8 	bl	8001140 <__aeabi_i2d>
 8001b70:	4a4f      	ldr	r2, [pc, #316]	; (8001cb0 <Update_Period+0x158>)
 8001b72:	4b50      	ldr	r3, [pc, #320]	; (8001cb4 <Update_Period+0x15c>)
 8001b74:	f7ff f83c 	bl	8000bf0 <__aeabi_dmul>
 8001b78:	0003      	movs	r3, r0
 8001b7a:	000c      	movs	r4, r1
 8001b7c:	0025      	movs	r5, r4
 8001b7e:	001c      	movs	r4, r3
 8001b80:	4b4d      	ldr	r3, [pc, #308]	; (8001cb8 <Update_Period+0x160>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	0018      	movs	r0, r3
 8001b86:	f7ff fadb 	bl	8001140 <__aeabi_i2d>
 8001b8a:	0002      	movs	r2, r0
 8001b8c:	000b      	movs	r3, r1
 8001b8e:	0020      	movs	r0, r4
 8001b90:	0029      	movs	r1, r5
 8001b92:	f7fe fd11 	bl	80005b8 <__aeabi_dadd>
 8001b96:	0003      	movs	r3, r0
 8001b98:	000c      	movs	r4, r1
 8001b9a:	0018      	movs	r0, r3
 8001b9c:	0021      	movs	r1, r4
 8001b9e:	f7ff fa99 	bl	80010d4 <__aeabi_d2iz>
 8001ba2:	0003      	movs	r3, r0
 8001ba4:	61fb      	str	r3, [r7, #28]
	int seuil_2 = DH*0.05+seuil_h;
 8001ba6:	4b41      	ldr	r3, [pc, #260]	; (8001cac <Update_Period+0x154>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	0018      	movs	r0, r3
 8001bac:	f7ff fac8 	bl	8001140 <__aeabi_i2d>
 8001bb0:	4a42      	ldr	r2, [pc, #264]	; (8001cbc <Update_Period+0x164>)
 8001bb2:	4b43      	ldr	r3, [pc, #268]	; (8001cc0 <Update_Period+0x168>)
 8001bb4:	f7ff f81c 	bl	8000bf0 <__aeabi_dmul>
 8001bb8:	0003      	movs	r3, r0
 8001bba:	000c      	movs	r4, r1
 8001bbc:	0025      	movs	r5, r4
 8001bbe:	001c      	movs	r4, r3
 8001bc0:	4b3d      	ldr	r3, [pc, #244]	; (8001cb8 <Update_Period+0x160>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	0018      	movs	r0, r3
 8001bc6:	f7ff fabb 	bl	8001140 <__aeabi_i2d>
 8001bca:	0002      	movs	r2, r0
 8001bcc:	000b      	movs	r3, r1
 8001bce:	0020      	movs	r0, r4
 8001bd0:	0029      	movs	r1, r5
 8001bd2:	f7fe fcf1 	bl	80005b8 <__aeabi_dadd>
 8001bd6:	0003      	movs	r3, r0
 8001bd8:	000c      	movs	r4, r1
 8001bda:	0018      	movs	r0, r3
 8001bdc:	0021      	movs	r1, r4
 8001bde:	f7ff fa79 	bl	80010d4 <__aeabi_d2iz>
 8001be2:	0003      	movs	r3, r0
 8001be4:	61bb      	str	r3, [r7, #24]
	int seuil_3 = DH*0.02+seuil_h;
 8001be6:	4b31      	ldr	r3, [pc, #196]	; (8001cac <Update_Period+0x154>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	0018      	movs	r0, r3
 8001bec:	f7ff faa8 	bl	8001140 <__aeabi_i2d>
 8001bf0:	4a34      	ldr	r2, [pc, #208]	; (8001cc4 <Update_Period+0x16c>)
 8001bf2:	4b35      	ldr	r3, [pc, #212]	; (8001cc8 <Update_Period+0x170>)
 8001bf4:	f7fe fffc 	bl	8000bf0 <__aeabi_dmul>
 8001bf8:	0003      	movs	r3, r0
 8001bfa:	000c      	movs	r4, r1
 8001bfc:	0025      	movs	r5, r4
 8001bfe:	001c      	movs	r4, r3
 8001c00:	4b2d      	ldr	r3, [pc, #180]	; (8001cb8 <Update_Period+0x160>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	0018      	movs	r0, r3
 8001c06:	f7ff fa9b 	bl	8001140 <__aeabi_i2d>
 8001c0a:	0002      	movs	r2, r0
 8001c0c:	000b      	movs	r3, r1
 8001c0e:	0020      	movs	r0, r4
 8001c10:	0029      	movs	r1, r5
 8001c12:	f7fe fcd1 	bl	80005b8 <__aeabi_dadd>
 8001c16:	0003      	movs	r3, r0
 8001c18:	000c      	movs	r4, r1
 8001c1a:	0018      	movs	r0, r3
 8001c1c:	0021      	movs	r1, r4
 8001c1e:	f7ff fa59 	bl	80010d4 <__aeabi_d2iz>
 8001c22:	0003      	movs	r3, r0
 8001c24:	617b      	str	r3, [r7, #20]

	if (Humitide_fin_stade1 > seuil_1 )
 8001c26:	4b29      	ldr	r3, [pc, #164]	; (8001ccc <Update_Period+0x174>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	69fa      	ldr	r2, [r7, #28]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	da05      	bge.n	8001c3c <Update_Period+0xe4>
	{
		*stade1 = *stade1 + 2;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	1c9a      	adds	r2, r3, #2
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	e009      	b.n	8001c50 <Update_Period+0xf8>
	}
	else if (Humitide_fin_stade1 < seuil_1)
 8001c3c:	4b23      	ldr	r3, [pc, #140]	; (8001ccc <Update_Period+0x174>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	69fa      	ldr	r2, [r7, #28]
 8001c42:	429a      	cmp	r2, r3
 8001c44:	dd04      	ble.n	8001c50 <Update_Period+0xf8>
	{
		*stade1 = *stade1 - 2;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	1e9a      	subs	r2, r3, #2
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	601a      	str	r2, [r3, #0]
	}

	if (Humitide_fin_stade2 > seuil_2 )
 8001c50:	4b1f      	ldr	r3, [pc, #124]	; (8001cd0 <Update_Period+0x178>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	69ba      	ldr	r2, [r7, #24]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	da05      	bge.n	8001c66 <Update_Period+0x10e>
	{
		(*stade2)++;
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	1c5a      	adds	r2, r3, #1
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	e009      	b.n	8001c7a <Update_Period+0x122>
	}
	else if (Humitide_fin_stade2 < seuil_2 )
 8001c66:	4b1a      	ldr	r3, [pc, #104]	; (8001cd0 <Update_Period+0x178>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	dd04      	ble.n	8001c7a <Update_Period+0x122>
	{
		(*stade2)--;
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	1e5a      	subs	r2, r3, #1
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	601a      	str	r2, [r3, #0]
	}

	if (Humitide_fin_stade3 > seuil_3 )
 8001c7a:	4b16      	ldr	r3, [pc, #88]	; (8001cd4 <Update_Period+0x17c>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	697a      	ldr	r2, [r7, #20]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	da05      	bge.n	8001c90 <Update_Period+0x138>
	{
		(*stade3)++;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	1c5a      	adds	r2, r3, #1
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	601a      	str	r2, [r3, #0]
	else if (Humitide_fin_stade3 < seuil_3 )
	{
		(*stade3)--;
	}

}
 8001c8e:	e009      	b.n	8001ca4 <Update_Period+0x14c>
	else if (Humitide_fin_stade3 < seuil_3 )
 8001c90:	4b10      	ldr	r3, [pc, #64]	; (8001cd4 <Update_Period+0x17c>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	697a      	ldr	r2, [r7, #20]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	dd04      	ble.n	8001ca4 <Update_Period+0x14c>
		(*stade3)--;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	1e5a      	subs	r2, r3, #1
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	601a      	str	r2, [r3, #0]
}
 8001ca4:	46c0      	nop			; (mov r8, r8)
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	b008      	add	sp, #32
 8001caa:	bdb0      	pop	{r4, r5, r7, pc}
 8001cac:	200001c0 	.word	0x200001c0
 8001cb0:	33333333 	.word	0x33333333
 8001cb4:	3fc33333 	.word	0x3fc33333
 8001cb8:	200001c4 	.word	0x200001c4
 8001cbc:	9999999a 	.word	0x9999999a
 8001cc0:	3fa99999 	.word	0x3fa99999
 8001cc4:	47ae147b 	.word	0x47ae147b
 8001cc8:	3f947ae1 	.word	0x3f947ae1
 8001ccc:	200001cc 	.word	0x200001cc
 8001cd0:	20000180 	.word	0x20000180
 8001cd4:	20000174 	.word	0x20000174

08001cd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001cdc:	46c0      	nop			; (mov r8, r8)
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
	...

08001ce4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ce8:	4b07      	ldr	r3, [pc, #28]	; (8001d08 <HAL_MspInit+0x24>)
 8001cea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cec:	4b06      	ldr	r3, [pc, #24]	; (8001d08 <HAL_MspInit+0x24>)
 8001cee:	2101      	movs	r1, #1
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cf4:	4b04      	ldr	r3, [pc, #16]	; (8001d08 <HAL_MspInit+0x24>)
 8001cf6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001cf8:	4b03      	ldr	r3, [pc, #12]	; (8001d08 <HAL_MspInit+0x24>)
 8001cfa:	2180      	movs	r1, #128	; 0x80
 8001cfc:	0549      	lsls	r1, r1, #21
 8001cfe:	430a      	orrs	r2, r1
 8001d00:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d02:	46c0      	nop			; (mov r8, r8)
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	40021000 	.word	0x40021000

08001d0c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	2380      	movs	r3, #128	; 0x80
 8001d1a:	05db      	lsls	r3, r3, #23
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d10e      	bne.n	8001d3e <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d20:	4b12      	ldr	r3, [pc, #72]	; (8001d6c <HAL_TIM_Base_MspInit+0x60>)
 8001d22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d24:	4b11      	ldr	r3, [pc, #68]	; (8001d6c <HAL_TIM_Base_MspInit+0x60>)
 8001d26:	2101      	movs	r1, #1
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	2100      	movs	r1, #0
 8001d30:	200f      	movs	r0, #15
 8001d32:	f000 fa53 	bl	80021dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d36:	200f      	movs	r0, #15
 8001d38:	f000 fa65 	bl	8002206 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001d3c:	e012      	b.n	8001d64 <HAL_TIM_Base_MspInit+0x58>
  else if(htim_base->Instance==TIM3)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a0b      	ldr	r2, [pc, #44]	; (8001d70 <HAL_TIM_Base_MspInit+0x64>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d10d      	bne.n	8001d64 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d48:	4b08      	ldr	r3, [pc, #32]	; (8001d6c <HAL_TIM_Base_MspInit+0x60>)
 8001d4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d4c:	4b07      	ldr	r3, [pc, #28]	; (8001d6c <HAL_TIM_Base_MspInit+0x60>)
 8001d4e:	2102      	movs	r1, #2
 8001d50:	430a      	orrs	r2, r1
 8001d52:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001d54:	2200      	movs	r2, #0
 8001d56:	2100      	movs	r1, #0
 8001d58:	2010      	movs	r0, #16
 8001d5a:	f000 fa3f 	bl	80021dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d5e:	2010      	movs	r0, #16
 8001d60:	f000 fa51 	bl	8002206 <HAL_NVIC_EnableIRQ>
}
 8001d64:	46c0      	nop			; (mov r8, r8)
 8001d66:	46bd      	mov	sp, r7
 8001d68:	b002      	add	sp, #8
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	40021000 	.word	0x40021000
 8001d70:	40000400 	.word	0x40000400

08001d74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b088      	sub	sp, #32
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d7c:	230c      	movs	r3, #12
 8001d7e:	18fb      	adds	r3, r7, r3
 8001d80:	0018      	movs	r0, r3
 8001d82:	2314      	movs	r3, #20
 8001d84:	001a      	movs	r2, r3
 8001d86:	2100      	movs	r1, #0
 8001d88:	f002 fbae 	bl	80044e8 <memset>
  if(huart->Instance==USART2)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a18      	ldr	r2, [pc, #96]	; (8001df4 <HAL_UART_MspInit+0x80>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d129      	bne.n	8001dea <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d96:	4b18      	ldr	r3, [pc, #96]	; (8001df8 <HAL_UART_MspInit+0x84>)
 8001d98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d9a:	4b17      	ldr	r3, [pc, #92]	; (8001df8 <HAL_UART_MspInit+0x84>)
 8001d9c:	2180      	movs	r1, #128	; 0x80
 8001d9e:	0289      	lsls	r1, r1, #10
 8001da0:	430a      	orrs	r2, r1
 8001da2:	639a      	str	r2, [r3, #56]	; 0x38
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da4:	4b14      	ldr	r3, [pc, #80]	; (8001df8 <HAL_UART_MspInit+0x84>)
 8001da6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001da8:	4b13      	ldr	r3, [pc, #76]	; (8001df8 <HAL_UART_MspInit+0x84>)
 8001daa:	2101      	movs	r1, #1
 8001dac:	430a      	orrs	r2, r1
 8001dae:	62da      	str	r2, [r3, #44]	; 0x2c
 8001db0:	4b11      	ldr	r3, [pc, #68]	; (8001df8 <HAL_UART_MspInit+0x84>)
 8001db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001db4:	2201      	movs	r2, #1
 8001db6:	4013      	ands	r3, r2
 8001db8:	60bb      	str	r3, [r7, #8]
 8001dba:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001dbc:	210c      	movs	r1, #12
 8001dbe:	187b      	adds	r3, r7, r1
 8001dc0:	220c      	movs	r2, #12
 8001dc2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc4:	187b      	adds	r3, r7, r1
 8001dc6:	2202      	movs	r2, #2
 8001dc8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dca:	187b      	adds	r3, r7, r1
 8001dcc:	2200      	movs	r2, #0
 8001dce:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dd0:	187b      	adds	r3, r7, r1
 8001dd2:	2203      	movs	r2, #3
 8001dd4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8001dd6:	187b      	adds	r3, r7, r1
 8001dd8:	2204      	movs	r2, #4
 8001dda:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ddc:	187a      	adds	r2, r7, r1
 8001dde:	23a0      	movs	r3, #160	; 0xa0
 8001de0:	05db      	lsls	r3, r3, #23
 8001de2:	0011      	movs	r1, r2
 8001de4:	0018      	movs	r0, r3
 8001de6:	f000 fa2b 	bl	8002240 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001dea:	46c0      	nop			; (mov r8, r8)
 8001dec:	46bd      	mov	sp, r7
 8001dee:	b008      	add	sp, #32
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	46c0      	nop			; (mov r8, r8)
 8001df4:	40004400 	.word	0x40004400
 8001df8:	40021000 	.word	0x40021000

08001dfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001e00:	46c0      	nop			; (mov r8, r8)
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}

08001e06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e06:	b580      	push	{r7, lr}
 8001e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e0a:	e7fe      	b.n	8001e0a <HardFault_Handler+0x4>

08001e0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001e10:	46c0      	nop			; (mov r8, r8)
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}

08001e16 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e16:	b580      	push	{r7, lr}
 8001e18:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e1a:	46c0      	nop			; (mov r8, r8)
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e24:	f000 f91c 	bl	8002060 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e28:	46c0      	nop			; (mov r8, r8)
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
	...

08001e30 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001e34:	2380      	movs	r3, #128	; 0x80
 8001e36:	019b      	lsls	r3, r3, #6
 8001e38:	0018      	movs	r0, r3
 8001e3a:	f000 fb9d 	bl	8002578 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  a++;
 8001e3e:	4b0f      	ldr	r3, [pc, #60]	; (8001e7c <EXTI4_15_IRQHandler+0x4c>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	1c5a      	adds	r2, r3, #1
 8001e44:	4b0d      	ldr	r3, [pc, #52]	; (8001e7c <EXTI4_15_IRQHandler+0x4c>)
 8001e46:	601a      	str	r2, [r3, #0]
  if (a == 3)
 8001e48:	4b0c      	ldr	r3, [pc, #48]	; (8001e7c <EXTI4_15_IRQHandler+0x4c>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2b03      	cmp	r3, #3
 8001e4e:	d102      	bne.n	8001e56 <EXTI4_15_IRQHandler+0x26>
  {
	  a =0;
 8001e50:	4b0a      	ldr	r3, [pc, #40]	; (8001e7c <EXTI4_15_IRQHandler+0x4c>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	601a      	str	r2, [r3, #0]
  }
  seuil_l = seuil[a][0];
 8001e56:	4b09      	ldr	r3, [pc, #36]	; (8001e7c <EXTI4_15_IRQHandler+0x4c>)
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	4b09      	ldr	r3, [pc, #36]	; (8001e80 <EXTI4_15_IRQHandler+0x50>)
 8001e5c:	00d2      	lsls	r2, r2, #3
 8001e5e:	58d2      	ldr	r2, [r2, r3]
 8001e60:	4b08      	ldr	r3, [pc, #32]	; (8001e84 <EXTI4_15_IRQHandler+0x54>)
 8001e62:	601a      	str	r2, [r3, #0]
  seuil_h = seuil[a][1];
 8001e64:	4b05      	ldr	r3, [pc, #20]	; (8001e7c <EXTI4_15_IRQHandler+0x4c>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a05      	ldr	r2, [pc, #20]	; (8001e80 <EXTI4_15_IRQHandler+0x50>)
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	18d3      	adds	r3, r2, r3
 8001e6e:	3304      	adds	r3, #4
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	4b05      	ldr	r3, [pc, #20]	; (8001e88 <EXTI4_15_IRQHandler+0x58>)
 8001e74:	601a      	str	r2, [r3, #0]
  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001e76:	46c0      	nop			; (mov r8, r8)
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20000168 	.word	0x20000168
 8001e80:	20000118 	.word	0x20000118
 8001e84:	200001d4 	.word	0x200001d4
 8001e88:	200001c4 	.word	0x200001c4

08001e8c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e90:	4b07      	ldr	r3, [pc, #28]	; (8001eb0 <TIM2_IRQHandler+0x24>)
 8001e92:	0018      	movs	r0, r3
 8001e94:	f001 fb2e 	bl	80034f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  i++;
 8001e98:	4b06      	ldr	r3, [pc, #24]	; (8001eb4 <TIM2_IRQHandler+0x28>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	1c5a      	adds	r2, r3, #1
 8001e9e:	4b05      	ldr	r3, [pc, #20]	; (8001eb4 <TIM2_IRQHandler+0x28>)
 8001ea0:	601a      	str	r2, [r3, #0]
  flag = 0;
 8001ea2:	4b05      	ldr	r3, [pc, #20]	; (8001eb8 <TIM2_IRQHandler+0x2c>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM2_IRQn 1 */
}
 8001ea8:	46c0      	nop			; (mov r8, r8)
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	46c0      	nop			; (mov r8, r8)
 8001eb0:	200001d8 	.word	0x200001d8
 8001eb4:	20000160 	.word	0x20000160
 8001eb8:	20000164 	.word	0x20000164

08001ebc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001ec0:	4b0a      	ldr	r3, [pc, #40]	; (8001eec <TIM3_IRQHandler+0x30>)
 8001ec2:	0018      	movs	r0, r3
 8001ec4:	f001 fb16 	bl	80034f4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  min++;
 8001ec8:	4b09      	ldr	r3, [pc, #36]	; (8001ef0 <TIM3_IRQHandler+0x34>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	1c5a      	adds	r2, r3, #1
 8001ece:	4b08      	ldr	r3, [pc, #32]	; (8001ef0 <TIM3_IRQHandler+0x34>)
 8001ed0:	601a      	str	r2, [r3, #0]
  if (min == time_irri+1)
 8001ed2:	4b08      	ldr	r3, [pc, #32]	; (8001ef4 <TIM3_IRQHandler+0x38>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	1c5a      	adds	r2, r3, #1
 8001ed8:	4b05      	ldr	r3, [pc, #20]	; (8001ef0 <TIM3_IRQHandler+0x34>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d102      	bne.n	8001ee6 <TIM3_IRQHandler+0x2a>
  {
	  i = 0;
 8001ee0:	4b05      	ldr	r3, [pc, #20]	; (8001ef8 <TIM3_IRQHandler+0x3c>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	601a      	str	r2, [r3, #0]

  }
  /* USER CODE END TIM3_IRQn 1 */
}
 8001ee6:	46c0      	nop			; (mov r8, r8)
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	20000184 	.word	0x20000184
 8001ef0:	2000016c 	.word	0x2000016c
 8001ef4:	20000130 	.word	0x20000130
 8001ef8:	20000160 	.word	0x20000160

08001efc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8001f00:	4b17      	ldr	r3, [pc, #92]	; (8001f60 <SystemInit+0x64>)
 8001f02:	681a      	ldr	r2, [r3, #0]
 8001f04:	4b16      	ldr	r3, [pc, #88]	; (8001f60 <SystemInit+0x64>)
 8001f06:	2180      	movs	r1, #128	; 0x80
 8001f08:	0049      	lsls	r1, r1, #1
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8001f0e:	4b14      	ldr	r3, [pc, #80]	; (8001f60 <SystemInit+0x64>)
 8001f10:	68da      	ldr	r2, [r3, #12]
 8001f12:	4b13      	ldr	r3, [pc, #76]	; (8001f60 <SystemInit+0x64>)
 8001f14:	4913      	ldr	r1, [pc, #76]	; (8001f64 <SystemInit+0x68>)
 8001f16:	400a      	ands	r2, r1
 8001f18:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8001f1a:	4b11      	ldr	r3, [pc, #68]	; (8001f60 <SystemInit+0x64>)
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	4b10      	ldr	r3, [pc, #64]	; (8001f60 <SystemInit+0x64>)
 8001f20:	4911      	ldr	r1, [pc, #68]	; (8001f68 <SystemInit+0x6c>)
 8001f22:	400a      	ands	r2, r1
 8001f24:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001f26:	4b0e      	ldr	r3, [pc, #56]	; (8001f60 <SystemInit+0x64>)
 8001f28:	689a      	ldr	r2, [r3, #8]
 8001f2a:	4b0d      	ldr	r3, [pc, #52]	; (8001f60 <SystemInit+0x64>)
 8001f2c:	2101      	movs	r1, #1
 8001f2e:	438a      	bics	r2, r1
 8001f30:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8001f32:	4b0b      	ldr	r3, [pc, #44]	; (8001f60 <SystemInit+0x64>)
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	4b0a      	ldr	r3, [pc, #40]	; (8001f60 <SystemInit+0x64>)
 8001f38:	490c      	ldr	r1, [pc, #48]	; (8001f6c <SystemInit+0x70>)
 8001f3a:	400a      	ands	r2, r1
 8001f3c:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8001f3e:	4b08      	ldr	r3, [pc, #32]	; (8001f60 <SystemInit+0x64>)
 8001f40:	68da      	ldr	r2, [r3, #12]
 8001f42:	4b07      	ldr	r3, [pc, #28]	; (8001f60 <SystemInit+0x64>)
 8001f44:	490a      	ldr	r1, [pc, #40]	; (8001f70 <SystemInit+0x74>)
 8001f46:	400a      	ands	r2, r1
 8001f48:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001f4a:	4b05      	ldr	r3, [pc, #20]	; (8001f60 <SystemInit+0x64>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001f50:	4b08      	ldr	r3, [pc, #32]	; (8001f74 <SystemInit+0x78>)
 8001f52:	2280      	movs	r2, #128	; 0x80
 8001f54:	0512      	lsls	r2, r2, #20
 8001f56:	609a      	str	r2, [r3, #8]
#endif
}
 8001f58:	46c0      	nop			; (mov r8, r8)
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	46c0      	nop			; (mov r8, r8)
 8001f60:	40021000 	.word	0x40021000
 8001f64:	88ff400c 	.word	0x88ff400c
 8001f68:	fef6fff6 	.word	0xfef6fff6
 8001f6c:	fffbffff 	.word	0xfffbffff
 8001f70:	ff02ffff 	.word	0xff02ffff
 8001f74:	e000ed00 	.word	0xe000ed00

08001f78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001f78:	480d      	ldr	r0, [pc, #52]	; (8001fb0 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001f7a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8001f7c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001f7e:	e003      	b.n	8001f88 <LoopCopyDataInit>

08001f80 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001f80:	4b0c      	ldr	r3, [pc, #48]	; (8001fb4 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8001f82:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001f84:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001f86:	3104      	adds	r1, #4

08001f88 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8001f88:	480b      	ldr	r0, [pc, #44]	; (8001fb8 <LoopForever+0xa>)
  ldr  r3, =_edata
 8001f8a:	4b0c      	ldr	r3, [pc, #48]	; (8001fbc <LoopForever+0xe>)
  adds  r2, r0, r1
 8001f8c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001f8e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001f90:	d3f6      	bcc.n	8001f80 <CopyDataInit>
  ldr  r2, =_sbss
 8001f92:	4a0b      	ldr	r2, [pc, #44]	; (8001fc0 <LoopForever+0x12>)
  b  LoopFillZerobss
 8001f94:	e002      	b.n	8001f9c <LoopFillZerobss>

08001f96 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8001f96:	2300      	movs	r3, #0
  str  r3, [r2]
 8001f98:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f9a:	3204      	adds	r2, #4

08001f9c <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8001f9c:	4b09      	ldr	r3, [pc, #36]	; (8001fc4 <LoopForever+0x16>)
  cmp  r2, r3
 8001f9e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001fa0:	d3f9      	bcc.n	8001f96 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001fa2:	f7ff ffab 	bl	8001efc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001fa6:	f002 fa7b 	bl	80044a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001faa:	f7ff f92d 	bl	8001208 <main>

08001fae <LoopForever>:

LoopForever:
    b LoopForever
 8001fae:	e7fe      	b.n	8001fae <LoopForever>
   ldr   r0, =_estack
 8001fb0:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8001fb4:	080045cc 	.word	0x080045cc
  ldr  r0, =_sdata
 8001fb8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001fbc:	20000144 	.word	0x20000144
  ldr  r2, =_sbss
 8001fc0:	20000144 	.word	0x20000144
  ldr  r3, = _ebss
 8001fc4:	2000029c 	.word	0x2000029c

08001fc8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fc8:	e7fe      	b.n	8001fc8 <ADC1_COMP_IRQHandler>
	...

08001fcc <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fd2:	1dfb      	adds	r3, r7, #7
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001fd8:	4b0b      	ldr	r3, [pc, #44]	; (8002008 <HAL_Init+0x3c>)
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	4b0a      	ldr	r3, [pc, #40]	; (8002008 <HAL_Init+0x3c>)
 8001fde:	2140      	movs	r1, #64	; 0x40
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001fe4:	2000      	movs	r0, #0
 8001fe6:	f000 f811 	bl	800200c <HAL_InitTick>
 8001fea:	1e03      	subs	r3, r0, #0
 8001fec:	d003      	beq.n	8001ff6 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001fee:	1dfb      	adds	r3, r7, #7
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	701a      	strb	r2, [r3, #0]
 8001ff4:	e001      	b.n	8001ffa <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ff6:	f7ff fe75 	bl	8001ce4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ffa:	1dfb      	adds	r3, r7, #7
 8001ffc:	781b      	ldrb	r3, [r3, #0]
}
 8001ffe:	0018      	movs	r0, r3
 8002000:	46bd      	mov	sp, r7
 8002002:	b002      	add	sp, #8
 8002004:	bd80      	pop	{r7, pc}
 8002006:	46c0      	nop			; (mov r8, r8)
 8002008:	40022000 	.word	0x40022000

0800200c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002014:	230f      	movs	r3, #15
 8002016:	18fb      	adds	r3, r7, r3
 8002018:	2200      	movs	r2, #0
 800201a:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 800201c:	4b0f      	ldr	r3, [pc, #60]	; (800205c <HAL_InitTick+0x50>)
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	23fa      	movs	r3, #250	; 0xfa
 8002022:	0099      	lsls	r1, r3, #2
 8002024:	0010      	movs	r0, r2
 8002026:	f7fe f86f 	bl	8000108 <__udivsi3>
 800202a:	0003      	movs	r3, r0
 800202c:	0018      	movs	r0, r3
 800202e:	f000 f8fa 	bl	8002226 <HAL_SYSTICK_Config>
 8002032:	1e03      	subs	r3, r0, #0
 8002034:	d004      	beq.n	8002040 <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 8002036:	230f      	movs	r3, #15
 8002038:	18fb      	adds	r3, r7, r3
 800203a:	2201      	movs	r2, #1
 800203c:	701a      	strb	r2, [r3, #0]
 800203e:	e006      	b.n	800204e <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8002040:	6879      	ldr	r1, [r7, #4]
 8002042:	2301      	movs	r3, #1
 8002044:	425b      	negs	r3, r3
 8002046:	2200      	movs	r2, #0
 8002048:	0018      	movs	r0, r3
 800204a:	f000 f8c7 	bl	80021dc <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 800204e:	230f      	movs	r3, #15
 8002050:	18fb      	adds	r3, r7, r3
 8002052:	781b      	ldrb	r3, [r3, #0]
}
 8002054:	0018      	movs	r0, r3
 8002056:	46bd      	mov	sp, r7
 8002058:	b004      	add	sp, #16
 800205a:	bd80      	pop	{r7, pc}
 800205c:	20000140 	.word	0x20000140

08002060 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
  uwTick++;
 8002064:	4b03      	ldr	r3, [pc, #12]	; (8002074 <HAL_IncTick+0x14>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	1c5a      	adds	r2, r3, #1
 800206a:	4b02      	ldr	r3, [pc, #8]	; (8002074 <HAL_IncTick+0x14>)
 800206c:	601a      	str	r2, [r3, #0]
}
 800206e:	46c0      	nop			; (mov r8, r8)
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	20000298 	.word	0x20000298

08002078 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  return uwTick;
 800207c:	4b02      	ldr	r3, [pc, #8]	; (8002088 <HAL_GetTick+0x10>)
 800207e:	681b      	ldr	r3, [r3, #0]
}
 8002080:	0018      	movs	r0, r3
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	46c0      	nop			; (mov r8, r8)
 8002088:	20000298 	.word	0x20000298

0800208c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	0002      	movs	r2, r0
 8002094:	1dfb      	adds	r3, r7, #7
 8002096:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002098:	1dfb      	adds	r3, r7, #7
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	001a      	movs	r2, r3
 800209e:	231f      	movs	r3, #31
 80020a0:	401a      	ands	r2, r3
 80020a2:	4b04      	ldr	r3, [pc, #16]	; (80020b4 <NVIC_EnableIRQ+0x28>)
 80020a4:	2101      	movs	r1, #1
 80020a6:	4091      	lsls	r1, r2
 80020a8:	000a      	movs	r2, r1
 80020aa:	601a      	str	r2, [r3, #0]
}
 80020ac:	46c0      	nop			; (mov r8, r8)
 80020ae:	46bd      	mov	sp, r7
 80020b0:	b002      	add	sp, #8
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	e000e100 	.word	0xe000e100

080020b8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020b8:	b590      	push	{r4, r7, lr}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	0002      	movs	r2, r0
 80020c0:	6039      	str	r1, [r7, #0]
 80020c2:	1dfb      	adds	r3, r7, #7
 80020c4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 80020c6:	1dfb      	adds	r3, r7, #7
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	2b7f      	cmp	r3, #127	; 0x7f
 80020cc:	d932      	bls.n	8002134 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020ce:	4a2f      	ldr	r2, [pc, #188]	; (800218c <NVIC_SetPriority+0xd4>)
 80020d0:	1dfb      	adds	r3, r7, #7
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	0019      	movs	r1, r3
 80020d6:	230f      	movs	r3, #15
 80020d8:	400b      	ands	r3, r1
 80020da:	3b08      	subs	r3, #8
 80020dc:	089b      	lsrs	r3, r3, #2
 80020de:	3306      	adds	r3, #6
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	18d3      	adds	r3, r2, r3
 80020e4:	3304      	adds	r3, #4
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	1dfa      	adds	r2, r7, #7
 80020ea:	7812      	ldrb	r2, [r2, #0]
 80020ec:	0011      	movs	r1, r2
 80020ee:	2203      	movs	r2, #3
 80020f0:	400a      	ands	r2, r1
 80020f2:	00d2      	lsls	r2, r2, #3
 80020f4:	21ff      	movs	r1, #255	; 0xff
 80020f6:	4091      	lsls	r1, r2
 80020f8:	000a      	movs	r2, r1
 80020fa:	43d2      	mvns	r2, r2
 80020fc:	401a      	ands	r2, r3
 80020fe:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	019b      	lsls	r3, r3, #6
 8002104:	22ff      	movs	r2, #255	; 0xff
 8002106:	401a      	ands	r2, r3
 8002108:	1dfb      	adds	r3, r7, #7
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	0018      	movs	r0, r3
 800210e:	2303      	movs	r3, #3
 8002110:	4003      	ands	r3, r0
 8002112:	00db      	lsls	r3, r3, #3
 8002114:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002116:	481d      	ldr	r0, [pc, #116]	; (800218c <NVIC_SetPriority+0xd4>)
 8002118:	1dfb      	adds	r3, r7, #7
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	001c      	movs	r4, r3
 800211e:	230f      	movs	r3, #15
 8002120:	4023      	ands	r3, r4
 8002122:	3b08      	subs	r3, #8
 8002124:	089b      	lsrs	r3, r3, #2
 8002126:	430a      	orrs	r2, r1
 8002128:	3306      	adds	r3, #6
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	18c3      	adds	r3, r0, r3
 800212e:	3304      	adds	r3, #4
 8002130:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002132:	e027      	b.n	8002184 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002134:	4a16      	ldr	r2, [pc, #88]	; (8002190 <NVIC_SetPriority+0xd8>)
 8002136:	1dfb      	adds	r3, r7, #7
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	b25b      	sxtb	r3, r3
 800213c:	089b      	lsrs	r3, r3, #2
 800213e:	33c0      	adds	r3, #192	; 0xc0
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	589b      	ldr	r3, [r3, r2]
 8002144:	1dfa      	adds	r2, r7, #7
 8002146:	7812      	ldrb	r2, [r2, #0]
 8002148:	0011      	movs	r1, r2
 800214a:	2203      	movs	r2, #3
 800214c:	400a      	ands	r2, r1
 800214e:	00d2      	lsls	r2, r2, #3
 8002150:	21ff      	movs	r1, #255	; 0xff
 8002152:	4091      	lsls	r1, r2
 8002154:	000a      	movs	r2, r1
 8002156:	43d2      	mvns	r2, r2
 8002158:	401a      	ands	r2, r3
 800215a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	019b      	lsls	r3, r3, #6
 8002160:	22ff      	movs	r2, #255	; 0xff
 8002162:	401a      	ands	r2, r3
 8002164:	1dfb      	adds	r3, r7, #7
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	0018      	movs	r0, r3
 800216a:	2303      	movs	r3, #3
 800216c:	4003      	ands	r3, r0
 800216e:	00db      	lsls	r3, r3, #3
 8002170:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002172:	4807      	ldr	r0, [pc, #28]	; (8002190 <NVIC_SetPriority+0xd8>)
 8002174:	1dfb      	adds	r3, r7, #7
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	b25b      	sxtb	r3, r3
 800217a:	089b      	lsrs	r3, r3, #2
 800217c:	430a      	orrs	r2, r1
 800217e:	33c0      	adds	r3, #192	; 0xc0
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	501a      	str	r2, [r3, r0]
}
 8002184:	46c0      	nop			; (mov r8, r8)
 8002186:	46bd      	mov	sp, r7
 8002188:	b003      	add	sp, #12
 800218a:	bd90      	pop	{r4, r7, pc}
 800218c:	e000ed00 	.word	0xe000ed00
 8002190:	e000e100 	.word	0xe000e100

08002194 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	3b01      	subs	r3, #1
 80021a0:	4a0c      	ldr	r2, [pc, #48]	; (80021d4 <SysTick_Config+0x40>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d901      	bls.n	80021aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021a6:	2301      	movs	r3, #1
 80021a8:	e010      	b.n	80021cc <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021aa:	4b0b      	ldr	r3, [pc, #44]	; (80021d8 <SysTick_Config+0x44>)
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	3a01      	subs	r2, #1
 80021b0:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021b2:	2301      	movs	r3, #1
 80021b4:	425b      	negs	r3, r3
 80021b6:	2103      	movs	r1, #3
 80021b8:	0018      	movs	r0, r3
 80021ba:	f7ff ff7d 	bl	80020b8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021be:	4b06      	ldr	r3, [pc, #24]	; (80021d8 <SysTick_Config+0x44>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021c4:	4b04      	ldr	r3, [pc, #16]	; (80021d8 <SysTick_Config+0x44>)
 80021c6:	2207      	movs	r2, #7
 80021c8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021ca:	2300      	movs	r3, #0
}
 80021cc:	0018      	movs	r0, r3
 80021ce:	46bd      	mov	sp, r7
 80021d0:	b002      	add	sp, #8
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	00ffffff 	.word	0x00ffffff
 80021d8:	e000e010 	.word	0xe000e010

080021dc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	60b9      	str	r1, [r7, #8]
 80021e4:	607a      	str	r2, [r7, #4]
 80021e6:	210f      	movs	r1, #15
 80021e8:	187b      	adds	r3, r7, r1
 80021ea:	1c02      	adds	r2, r0, #0
 80021ec:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80021ee:	68ba      	ldr	r2, [r7, #8]
 80021f0:	187b      	adds	r3, r7, r1
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	b25b      	sxtb	r3, r3
 80021f6:	0011      	movs	r1, r2
 80021f8:	0018      	movs	r0, r3
 80021fa:	f7ff ff5d 	bl	80020b8 <NVIC_SetPriority>
}
 80021fe:	46c0      	nop			; (mov r8, r8)
 8002200:	46bd      	mov	sp, r7
 8002202:	b004      	add	sp, #16
 8002204:	bd80      	pop	{r7, pc}

08002206 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002206:	b580      	push	{r7, lr}
 8002208:	b082      	sub	sp, #8
 800220a:	af00      	add	r7, sp, #0
 800220c:	0002      	movs	r2, r0
 800220e:	1dfb      	adds	r3, r7, #7
 8002210:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002212:	1dfb      	adds	r3, r7, #7
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	b25b      	sxtb	r3, r3
 8002218:	0018      	movs	r0, r3
 800221a:	f7ff ff37 	bl	800208c <NVIC_EnableIRQ>
}
 800221e:	46c0      	nop			; (mov r8, r8)
 8002220:	46bd      	mov	sp, r7
 8002222:	b002      	add	sp, #8
 8002224:	bd80      	pop	{r7, pc}

08002226 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002226:	b580      	push	{r7, lr}
 8002228:	b082      	sub	sp, #8
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	0018      	movs	r0, r3
 8002232:	f7ff ffaf 	bl	8002194 <SysTick_Config>
 8002236:	0003      	movs	r3, r0
}
 8002238:	0018      	movs	r0, r3
 800223a:	46bd      	mov	sp, r7
 800223c:	b002      	add	sp, #8
 800223e:	bd80      	pop	{r7, pc}

08002240 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800224a:	2300      	movs	r3, #0
 800224c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800224e:	2300      	movs	r3, #0
 8002250:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002252:	2300      	movs	r3, #0
 8002254:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002256:	e155      	b.n	8002504 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2101      	movs	r1, #1
 800225e:	697a      	ldr	r2, [r7, #20]
 8002260:	4091      	lsls	r1, r2
 8002262:	000a      	movs	r2, r1
 8002264:	4013      	ands	r3, r2
 8002266:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d100      	bne.n	8002270 <HAL_GPIO_Init+0x30>
 800226e:	e146      	b.n	80024fe <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	2b02      	cmp	r3, #2
 8002276:	d003      	beq.n	8002280 <HAL_GPIO_Init+0x40>
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2b12      	cmp	r3, #18
 800227e:	d123      	bne.n	80022c8 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	08da      	lsrs	r2, r3, #3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	3208      	adds	r2, #8
 8002288:	0092      	lsls	r2, r2, #2
 800228a:	58d3      	ldr	r3, [r2, r3]
 800228c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	2207      	movs	r2, #7
 8002292:	4013      	ands	r3, r2
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	220f      	movs	r2, #15
 8002298:	409a      	lsls	r2, r3
 800229a:	0013      	movs	r3, r2
 800229c:	43da      	mvns	r2, r3
 800229e:	693b      	ldr	r3, [r7, #16]
 80022a0:	4013      	ands	r3, r2
 80022a2:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	691a      	ldr	r2, [r3, #16]
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	2107      	movs	r1, #7
 80022ac:	400b      	ands	r3, r1
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	409a      	lsls	r2, r3
 80022b2:	0013      	movs	r3, r2
 80022b4:	693a      	ldr	r2, [r7, #16]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	08da      	lsrs	r2, r3, #3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	3208      	adds	r2, #8
 80022c2:	0092      	lsls	r2, r2, #2
 80022c4:	6939      	ldr	r1, [r7, #16]
 80022c6:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d00b      	beq.n	80022e8 <HAL_GPIO_Init+0xa8>
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	2b02      	cmp	r3, #2
 80022d6:	d007      	beq.n	80022e8 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80022dc:	2b11      	cmp	r3, #17
 80022de:	d003      	beq.n	80022e8 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	2b12      	cmp	r3, #18
 80022e6:	d130      	bne.n	800234a <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	2203      	movs	r2, #3
 80022f4:	409a      	lsls	r2, r3
 80022f6:	0013      	movs	r3, r2
 80022f8:	43da      	mvns	r2, r3
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	4013      	ands	r3, r2
 80022fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	68da      	ldr	r2, [r3, #12]
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	005b      	lsls	r3, r3, #1
 8002308:	409a      	lsls	r2, r3
 800230a:	0013      	movs	r3, r2
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	4313      	orrs	r3, r2
 8002310:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	693a      	ldr	r2, [r7, #16]
 8002316:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800231e:	2201      	movs	r2, #1
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	409a      	lsls	r2, r3
 8002324:	0013      	movs	r3, r2
 8002326:	43da      	mvns	r2, r3
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	4013      	ands	r3, r2
 800232c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	091b      	lsrs	r3, r3, #4
 8002334:	2201      	movs	r2, #1
 8002336:	401a      	ands	r2, r3
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	409a      	lsls	r2, r3
 800233c:	0013      	movs	r3, r2
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	4313      	orrs	r3, r2
 8002342:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	693a      	ldr	r2, [r7, #16]
 8002348:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	2203      	movs	r2, #3
 8002356:	409a      	lsls	r2, r3
 8002358:	0013      	movs	r3, r2
 800235a:	43da      	mvns	r2, r3
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	4013      	ands	r3, r2
 8002360:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	2203      	movs	r2, #3
 8002368:	401a      	ands	r2, r3
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	409a      	lsls	r2, r3
 8002370:	0013      	movs	r3, r2
 8002372:	693a      	ldr	r2, [r7, #16]
 8002374:	4313      	orrs	r3, r2
 8002376:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	693a      	ldr	r2, [r7, #16]
 800237c:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	68db      	ldr	r3, [r3, #12]
 8002382:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	005b      	lsls	r3, r3, #1
 8002388:	2203      	movs	r2, #3
 800238a:	409a      	lsls	r2, r3
 800238c:	0013      	movs	r3, r2
 800238e:	43da      	mvns	r2, r3
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	4013      	ands	r3, r2
 8002394:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	689a      	ldr	r2, [r3, #8]
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	409a      	lsls	r2, r3
 80023a0:	0013      	movs	r3, r2
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	693a      	ldr	r2, [r7, #16]
 80023ac:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	685a      	ldr	r2, [r3, #4]
 80023b2:	2380      	movs	r3, #128	; 0x80
 80023b4:	055b      	lsls	r3, r3, #21
 80023b6:	4013      	ands	r3, r2
 80023b8:	d100      	bne.n	80023bc <HAL_GPIO_Init+0x17c>
 80023ba:	e0a0      	b.n	80024fe <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023bc:	4b57      	ldr	r3, [pc, #348]	; (800251c <HAL_GPIO_Init+0x2dc>)
 80023be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023c0:	4b56      	ldr	r3, [pc, #344]	; (800251c <HAL_GPIO_Init+0x2dc>)
 80023c2:	2101      	movs	r1, #1
 80023c4:	430a      	orrs	r2, r1
 80023c6:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 80023c8:	4a55      	ldr	r2, [pc, #340]	; (8002520 <HAL_GPIO_Init+0x2e0>)
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	089b      	lsrs	r3, r3, #2
 80023ce:	3302      	adds	r3, #2
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	589b      	ldr	r3, [r3, r2]
 80023d4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	2203      	movs	r2, #3
 80023da:	4013      	ands	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	220f      	movs	r2, #15
 80023e0:	409a      	lsls	r2, r3
 80023e2:	0013      	movs	r3, r2
 80023e4:	43da      	mvns	r2, r3
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	4013      	ands	r3, r2
 80023ea:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80023ec:	687a      	ldr	r2, [r7, #4]
 80023ee:	23a0      	movs	r3, #160	; 0xa0
 80023f0:	05db      	lsls	r3, r3, #23
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d01f      	beq.n	8002436 <HAL_GPIO_Init+0x1f6>
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	4a4a      	ldr	r2, [pc, #296]	; (8002524 <HAL_GPIO_Init+0x2e4>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	d019      	beq.n	8002432 <HAL_GPIO_Init+0x1f2>
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	4a49      	ldr	r2, [pc, #292]	; (8002528 <HAL_GPIO_Init+0x2e8>)
 8002402:	4293      	cmp	r3, r2
 8002404:	d013      	beq.n	800242e <HAL_GPIO_Init+0x1ee>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a48      	ldr	r2, [pc, #288]	; (800252c <HAL_GPIO_Init+0x2ec>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d00d      	beq.n	800242a <HAL_GPIO_Init+0x1ea>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	4a47      	ldr	r2, [pc, #284]	; (8002530 <HAL_GPIO_Init+0x2f0>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d007      	beq.n	8002426 <HAL_GPIO_Init+0x1e6>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	4a46      	ldr	r2, [pc, #280]	; (8002534 <HAL_GPIO_Init+0x2f4>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d101      	bne.n	8002422 <HAL_GPIO_Init+0x1e2>
 800241e:	2305      	movs	r3, #5
 8002420:	e00a      	b.n	8002438 <HAL_GPIO_Init+0x1f8>
 8002422:	2306      	movs	r3, #6
 8002424:	e008      	b.n	8002438 <HAL_GPIO_Init+0x1f8>
 8002426:	2304      	movs	r3, #4
 8002428:	e006      	b.n	8002438 <HAL_GPIO_Init+0x1f8>
 800242a:	2303      	movs	r3, #3
 800242c:	e004      	b.n	8002438 <HAL_GPIO_Init+0x1f8>
 800242e:	2302      	movs	r3, #2
 8002430:	e002      	b.n	8002438 <HAL_GPIO_Init+0x1f8>
 8002432:	2301      	movs	r3, #1
 8002434:	e000      	b.n	8002438 <HAL_GPIO_Init+0x1f8>
 8002436:	2300      	movs	r3, #0
 8002438:	697a      	ldr	r2, [r7, #20]
 800243a:	2103      	movs	r1, #3
 800243c:	400a      	ands	r2, r1
 800243e:	0092      	lsls	r2, r2, #2
 8002440:	4093      	lsls	r3, r2
 8002442:	693a      	ldr	r2, [r7, #16]
 8002444:	4313      	orrs	r3, r2
 8002446:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002448:	4935      	ldr	r1, [pc, #212]	; (8002520 <HAL_GPIO_Init+0x2e0>)
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	089b      	lsrs	r3, r3, #2
 800244e:	3302      	adds	r3, #2
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	693a      	ldr	r2, [r7, #16]
 8002454:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002456:	4b38      	ldr	r3, [pc, #224]	; (8002538 <HAL_GPIO_Init+0x2f8>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	43da      	mvns	r2, r3
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	4013      	ands	r3, r2
 8002464:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	685a      	ldr	r2, [r3, #4]
 800246a:	2380      	movs	r3, #128	; 0x80
 800246c:	025b      	lsls	r3, r3, #9
 800246e:	4013      	ands	r3, r2
 8002470:	d003      	beq.n	800247a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8002472:	693a      	ldr	r2, [r7, #16]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	4313      	orrs	r3, r2
 8002478:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800247a:	4b2f      	ldr	r3, [pc, #188]	; (8002538 <HAL_GPIO_Init+0x2f8>)
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002480:	4b2d      	ldr	r3, [pc, #180]	; (8002538 <HAL_GPIO_Init+0x2f8>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	43da      	mvns	r2, r3
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	4013      	ands	r3, r2
 800248e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685a      	ldr	r2, [r3, #4]
 8002494:	2380      	movs	r3, #128	; 0x80
 8002496:	029b      	lsls	r3, r3, #10
 8002498:	4013      	ands	r3, r2
 800249a:	d003      	beq.n	80024a4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 800249c:	693a      	ldr	r2, [r7, #16]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80024a4:	4b24      	ldr	r3, [pc, #144]	; (8002538 <HAL_GPIO_Init+0x2f8>)
 80024a6:	693a      	ldr	r2, [r7, #16]
 80024a8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024aa:	4b23      	ldr	r3, [pc, #140]	; (8002538 <HAL_GPIO_Init+0x2f8>)
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	43da      	mvns	r2, r3
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	4013      	ands	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685a      	ldr	r2, [r3, #4]
 80024be:	2380      	movs	r3, #128	; 0x80
 80024c0:	035b      	lsls	r3, r3, #13
 80024c2:	4013      	ands	r3, r2
 80024c4:	d003      	beq.n	80024ce <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80024c6:	693a      	ldr	r2, [r7, #16]
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80024ce:	4b1a      	ldr	r3, [pc, #104]	; (8002538 <HAL_GPIO_Init+0x2f8>)
 80024d0:	693a      	ldr	r2, [r7, #16]
 80024d2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80024d4:	4b18      	ldr	r3, [pc, #96]	; (8002538 <HAL_GPIO_Init+0x2f8>)
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	43da      	mvns	r2, r3
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	4013      	ands	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	685a      	ldr	r2, [r3, #4]
 80024e8:	2380      	movs	r3, #128	; 0x80
 80024ea:	039b      	lsls	r3, r3, #14
 80024ec:	4013      	ands	r3, r2
 80024ee:	d003      	beq.n	80024f8 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80024f8:	4b0f      	ldr	r3, [pc, #60]	; (8002538 <HAL_GPIO_Init+0x2f8>)
 80024fa:	693a      	ldr	r2, [r7, #16]
 80024fc:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	3301      	adds	r3, #1
 8002502:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	40da      	lsrs	r2, r3
 800250c:	1e13      	subs	r3, r2, #0
 800250e:	d000      	beq.n	8002512 <HAL_GPIO_Init+0x2d2>
 8002510:	e6a2      	b.n	8002258 <HAL_GPIO_Init+0x18>
  }
}
 8002512:	46c0      	nop			; (mov r8, r8)
 8002514:	46bd      	mov	sp, r7
 8002516:	b006      	add	sp, #24
 8002518:	bd80      	pop	{r7, pc}
 800251a:	46c0      	nop			; (mov r8, r8)
 800251c:	40021000 	.word	0x40021000
 8002520:	40010000 	.word	0x40010000
 8002524:	50000400 	.word	0x50000400
 8002528:	50000800 	.word	0x50000800
 800252c:	50000c00 	.word	0x50000c00
 8002530:	50001000 	.word	0x50001000
 8002534:	50001c00 	.word	0x50001c00
 8002538:	40010400 	.word	0x40010400

0800253c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	0008      	movs	r0, r1
 8002546:	0011      	movs	r1, r2
 8002548:	1cbb      	adds	r3, r7, #2
 800254a:	1c02      	adds	r2, r0, #0
 800254c:	801a      	strh	r2, [r3, #0]
 800254e:	1c7b      	adds	r3, r7, #1
 8002550:	1c0a      	adds	r2, r1, #0
 8002552:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8002554:	1c7b      	adds	r3, r7, #1
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d004      	beq.n	8002566 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800255c:	1cbb      	adds	r3, r7, #2
 800255e:	881a      	ldrh	r2, [r3, #0]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002564:	e003      	b.n	800256e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002566:	1cbb      	adds	r3, r7, #2
 8002568:	881a      	ldrh	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800256e:	46c0      	nop			; (mov r8, r8)
 8002570:	46bd      	mov	sp, r7
 8002572:	b002      	add	sp, #8
 8002574:	bd80      	pop	{r7, pc}
	...

08002578 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	0002      	movs	r2, r0
 8002580:	1dbb      	adds	r3, r7, #6
 8002582:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8002584:	4b09      	ldr	r3, [pc, #36]	; (80025ac <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002586:	695b      	ldr	r3, [r3, #20]
 8002588:	1dba      	adds	r2, r7, #6
 800258a:	8812      	ldrh	r2, [r2, #0]
 800258c:	4013      	ands	r3, r2
 800258e:	d008      	beq.n	80025a2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002590:	4b06      	ldr	r3, [pc, #24]	; (80025ac <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002592:	1dba      	adds	r2, r7, #6
 8002594:	8812      	ldrh	r2, [r2, #0]
 8002596:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002598:	1dbb      	adds	r3, r7, #6
 800259a:	881b      	ldrh	r3, [r3, #0]
 800259c:	0018      	movs	r0, r3
 800259e:	f000 f807 	bl	80025b0 <HAL_GPIO_EXTI_Callback>
  }
}
 80025a2:	46c0      	nop			; (mov r8, r8)
 80025a4:	46bd      	mov	sp, r7
 80025a6:	b002      	add	sp, #8
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	46c0      	nop			; (mov r8, r8)
 80025ac:	40010400 	.word	0x40010400

080025b0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	0002      	movs	r2, r0
 80025b8:	1dbb      	adds	r3, r7, #6
 80025ba:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 80025bc:	46c0      	nop			; (mov r8, r8)
 80025be:	46bd      	mov	sp, r7
 80025c0:	b002      	add	sp, #8
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025c4:	b5b0      	push	{r4, r5, r7, lr}
 80025c6:	b08a      	sub	sp, #40	; 0x28
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d102      	bne.n	80025d8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	f000 fbbc 	bl	8002d50 <HAL_RCC_OscConfig+0x78c>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025d8:	4bc8      	ldr	r3, [pc, #800]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	220c      	movs	r2, #12
 80025de:	4013      	ands	r3, r2
 80025e0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025e2:	4bc6      	ldr	r3, [pc, #792]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 80025e4:	68da      	ldr	r2, [r3, #12]
 80025e6:	2380      	movs	r3, #128	; 0x80
 80025e8:	025b      	lsls	r3, r3, #9
 80025ea:	4013      	ands	r3, r2
 80025ec:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2201      	movs	r2, #1
 80025f4:	4013      	ands	r3, r2
 80025f6:	d100      	bne.n	80025fa <HAL_RCC_OscConfig+0x36>
 80025f8:	e07e      	b.n	80026f8 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	2b08      	cmp	r3, #8
 80025fe:	d007      	beq.n	8002610 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002600:	69fb      	ldr	r3, [r7, #28]
 8002602:	2b0c      	cmp	r3, #12
 8002604:	d112      	bne.n	800262c <HAL_RCC_OscConfig+0x68>
 8002606:	69ba      	ldr	r2, [r7, #24]
 8002608:	2380      	movs	r3, #128	; 0x80
 800260a:	025b      	lsls	r3, r3, #9
 800260c:	429a      	cmp	r2, r3
 800260e:	d10d      	bne.n	800262c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002610:	4bba      	ldr	r3, [pc, #744]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	2380      	movs	r3, #128	; 0x80
 8002616:	029b      	lsls	r3, r3, #10
 8002618:	4013      	ands	r3, r2
 800261a:	d100      	bne.n	800261e <HAL_RCC_OscConfig+0x5a>
 800261c:	e06b      	b.n	80026f6 <HAL_RCC_OscConfig+0x132>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d167      	bne.n	80026f6 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	f000 fb92 	bl	8002d50 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	685a      	ldr	r2, [r3, #4]
 8002630:	2380      	movs	r3, #128	; 0x80
 8002632:	025b      	lsls	r3, r3, #9
 8002634:	429a      	cmp	r2, r3
 8002636:	d107      	bne.n	8002648 <HAL_RCC_OscConfig+0x84>
 8002638:	4bb0      	ldr	r3, [pc, #704]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	4baf      	ldr	r3, [pc, #700]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 800263e:	2180      	movs	r1, #128	; 0x80
 8002640:	0249      	lsls	r1, r1, #9
 8002642:	430a      	orrs	r2, r1
 8002644:	601a      	str	r2, [r3, #0]
 8002646:	e027      	b.n	8002698 <HAL_RCC_OscConfig+0xd4>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685a      	ldr	r2, [r3, #4]
 800264c:	23a0      	movs	r3, #160	; 0xa0
 800264e:	02db      	lsls	r3, r3, #11
 8002650:	429a      	cmp	r2, r3
 8002652:	d10e      	bne.n	8002672 <HAL_RCC_OscConfig+0xae>
 8002654:	4ba9      	ldr	r3, [pc, #676]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	4ba8      	ldr	r3, [pc, #672]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 800265a:	2180      	movs	r1, #128	; 0x80
 800265c:	02c9      	lsls	r1, r1, #11
 800265e:	430a      	orrs	r2, r1
 8002660:	601a      	str	r2, [r3, #0]
 8002662:	4ba6      	ldr	r3, [pc, #664]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	4ba5      	ldr	r3, [pc, #660]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 8002668:	2180      	movs	r1, #128	; 0x80
 800266a:	0249      	lsls	r1, r1, #9
 800266c:	430a      	orrs	r2, r1
 800266e:	601a      	str	r2, [r3, #0]
 8002670:	e012      	b.n	8002698 <HAL_RCC_OscConfig+0xd4>
 8002672:	4ba2      	ldr	r3, [pc, #648]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	4ba1      	ldr	r3, [pc, #644]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 8002678:	49a1      	ldr	r1, [pc, #644]	; (8002900 <HAL_RCC_OscConfig+0x33c>)
 800267a:	400a      	ands	r2, r1
 800267c:	601a      	str	r2, [r3, #0]
 800267e:	4b9f      	ldr	r3, [pc, #636]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	2380      	movs	r3, #128	; 0x80
 8002684:	025b      	lsls	r3, r3, #9
 8002686:	4013      	ands	r3, r2
 8002688:	60fb      	str	r3, [r7, #12]
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	4b9b      	ldr	r3, [pc, #620]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	4b9a      	ldr	r3, [pc, #616]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 8002692:	499c      	ldr	r1, [pc, #624]	; (8002904 <HAL_RCC_OscConfig+0x340>)
 8002694:	400a      	ands	r2, r1
 8002696:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d015      	beq.n	80026cc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026a0:	f7ff fcea 	bl	8002078 <HAL_GetTick>
 80026a4:	0003      	movs	r3, r0
 80026a6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80026a8:	e009      	b.n	80026be <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026aa:	f7ff fce5 	bl	8002078 <HAL_GetTick>
 80026ae:	0002      	movs	r2, r0
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	2b64      	cmp	r3, #100	; 0x64
 80026b6:	d902      	bls.n	80026be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	f000 fb49 	bl	8002d50 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80026be:	4b8f      	ldr	r3, [pc, #572]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	2380      	movs	r3, #128	; 0x80
 80026c4:	029b      	lsls	r3, r3, #10
 80026c6:	4013      	ands	r3, r2
 80026c8:	d0ef      	beq.n	80026aa <HAL_RCC_OscConfig+0xe6>
 80026ca:	e015      	b.n	80026f8 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026cc:	f7ff fcd4 	bl	8002078 <HAL_GetTick>
 80026d0:	0003      	movs	r3, r0
 80026d2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026d4:	e008      	b.n	80026e8 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026d6:	f7ff fccf 	bl	8002078 <HAL_GetTick>
 80026da:	0002      	movs	r2, r0
 80026dc:	697b      	ldr	r3, [r7, #20]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b64      	cmp	r3, #100	; 0x64
 80026e2:	d901      	bls.n	80026e8 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e333      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026e8:	4b84      	ldr	r3, [pc, #528]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	2380      	movs	r3, #128	; 0x80
 80026ee:	029b      	lsls	r3, r3, #10
 80026f0:	4013      	ands	r3, r2
 80026f2:	d1f0      	bne.n	80026d6 <HAL_RCC_OscConfig+0x112>
 80026f4:	e000      	b.n	80026f8 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026f6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2202      	movs	r2, #2
 80026fe:	4013      	ands	r3, r2
 8002700:	d100      	bne.n	8002704 <HAL_RCC_OscConfig+0x140>
 8002702:	e098      	b.n	8002836 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800270a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800270c:	2220      	movs	r2, #32
 800270e:	4013      	ands	r3, r2
 8002710:	d009      	beq.n	8002726 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002712:	4b7a      	ldr	r3, [pc, #488]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	4b79      	ldr	r3, [pc, #484]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 8002718:	2120      	movs	r1, #32
 800271a:	430a      	orrs	r2, r1
 800271c:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800271e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002720:	2220      	movs	r2, #32
 8002722:	4393      	bics	r3, r2
 8002724:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	2b04      	cmp	r3, #4
 800272a:	d005      	beq.n	8002738 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	2b0c      	cmp	r3, #12
 8002730:	d13d      	bne.n	80027ae <HAL_RCC_OscConfig+0x1ea>
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d13a      	bne.n	80027ae <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002738:	4b70      	ldr	r3, [pc, #448]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2204      	movs	r2, #4
 800273e:	4013      	ands	r3, r2
 8002740:	d004      	beq.n	800274c <HAL_RCC_OscConfig+0x188>
 8002742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002744:	2b00      	cmp	r3, #0
 8002746:	d101      	bne.n	800274c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e301      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800274c:	4b6b      	ldr	r3, [pc, #428]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	4a6d      	ldr	r2, [pc, #436]	; (8002908 <HAL_RCC_OscConfig+0x344>)
 8002752:	4013      	ands	r3, r2
 8002754:	0019      	movs	r1, r3
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	691b      	ldr	r3, [r3, #16]
 800275a:	021a      	lsls	r2, r3, #8
 800275c:	4b67      	ldr	r3, [pc, #412]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 800275e:	430a      	orrs	r2, r1
 8002760:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002762:	4b66      	ldr	r3, [pc, #408]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	2209      	movs	r2, #9
 8002768:	4393      	bics	r3, r2
 800276a:	0019      	movs	r1, r3
 800276c:	4b63      	ldr	r3, [pc, #396]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 800276e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002770:	430a      	orrs	r2, r1
 8002772:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002774:	f000 fc20 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 8002778:	0001      	movs	r1, r0
 800277a:	4b60      	ldr	r3, [pc, #384]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 800277c:	68db      	ldr	r3, [r3, #12]
 800277e:	091b      	lsrs	r3, r3, #4
 8002780:	220f      	movs	r2, #15
 8002782:	4013      	ands	r3, r2
 8002784:	4a61      	ldr	r2, [pc, #388]	; (800290c <HAL_RCC_OscConfig+0x348>)
 8002786:	5cd3      	ldrb	r3, [r2, r3]
 8002788:	000a      	movs	r2, r1
 800278a:	40da      	lsrs	r2, r3
 800278c:	4b60      	ldr	r3, [pc, #384]	; (8002910 <HAL_RCC_OscConfig+0x34c>)
 800278e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8002790:	2513      	movs	r5, #19
 8002792:	197c      	adds	r4, r7, r5
 8002794:	2000      	movs	r0, #0
 8002796:	f7ff fc39 	bl	800200c <HAL_InitTick>
 800279a:	0003      	movs	r3, r0
 800279c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800279e:	197b      	adds	r3, r7, r5
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d047      	beq.n	8002836 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80027a6:	2313      	movs	r3, #19
 80027a8:	18fb      	adds	r3, r7, r3
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	e2d0      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80027ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d027      	beq.n	8002804 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80027b4:	4b51      	ldr	r3, [pc, #324]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2209      	movs	r2, #9
 80027ba:	4393      	bics	r3, r2
 80027bc:	0019      	movs	r1, r3
 80027be:	4b4f      	ldr	r3, [pc, #316]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 80027c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027c2:	430a      	orrs	r2, r1
 80027c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c6:	f7ff fc57 	bl	8002078 <HAL_GetTick>
 80027ca:	0003      	movs	r3, r0
 80027cc:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027ce:	e008      	b.n	80027e2 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027d0:	f7ff fc52 	bl	8002078 <HAL_GetTick>
 80027d4:	0002      	movs	r2, r0
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d901      	bls.n	80027e2 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	e2b6      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027e2:	4b46      	ldr	r3, [pc, #280]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	2204      	movs	r2, #4
 80027e8:	4013      	ands	r3, r2
 80027ea:	d0f1      	beq.n	80027d0 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ec:	4b43      	ldr	r3, [pc, #268]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	4a45      	ldr	r2, [pc, #276]	; (8002908 <HAL_RCC_OscConfig+0x344>)
 80027f2:	4013      	ands	r3, r2
 80027f4:	0019      	movs	r1, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	021a      	lsls	r2, r3, #8
 80027fc:	4b3f      	ldr	r3, [pc, #252]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 80027fe:	430a      	orrs	r2, r1
 8002800:	605a      	str	r2, [r3, #4]
 8002802:	e018      	b.n	8002836 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002804:	4b3d      	ldr	r3, [pc, #244]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	4b3c      	ldr	r3, [pc, #240]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 800280a:	2101      	movs	r1, #1
 800280c:	438a      	bics	r2, r1
 800280e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002810:	f7ff fc32 	bl	8002078 <HAL_GetTick>
 8002814:	0003      	movs	r3, r0
 8002816:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002818:	e008      	b.n	800282c <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800281a:	f7ff fc2d 	bl	8002078 <HAL_GetTick>
 800281e:	0002      	movs	r2, r0
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b02      	cmp	r3, #2
 8002826:	d901      	bls.n	800282c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e291      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800282c:	4b33      	ldr	r3, [pc, #204]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	2204      	movs	r2, #4
 8002832:	4013      	ands	r3, r2
 8002834:	d1f1      	bne.n	800281a <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2210      	movs	r2, #16
 800283c:	4013      	ands	r3, r2
 800283e:	d100      	bne.n	8002842 <HAL_RCC_OscConfig+0x27e>
 8002840:	e09f      	b.n	8002982 <HAL_RCC_OscConfig+0x3be>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d13f      	bne.n	80028c8 <HAL_RCC_OscConfig+0x304>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002848:	4b2c      	ldr	r3, [pc, #176]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	2380      	movs	r3, #128	; 0x80
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	4013      	ands	r3, r2
 8002852:	d005      	beq.n	8002860 <HAL_RCC_OscConfig+0x29c>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	69db      	ldr	r3, [r3, #28]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d101      	bne.n	8002860 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e277      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002860:	4b26      	ldr	r3, [pc, #152]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	4a2b      	ldr	r2, [pc, #172]	; (8002914 <HAL_RCC_OscConfig+0x350>)
 8002866:	4013      	ands	r3, r2
 8002868:	0019      	movs	r1, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800286e:	4b23      	ldr	r3, [pc, #140]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 8002870:	430a      	orrs	r2, r1
 8002872:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002874:	4b21      	ldr	r3, [pc, #132]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	021b      	lsls	r3, r3, #8
 800287a:	0a19      	lsrs	r1, r3, #8
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6a1b      	ldr	r3, [r3, #32]
 8002880:	061a      	lsls	r2, r3, #24
 8002882:	4b1e      	ldr	r3, [pc, #120]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 8002884:	430a      	orrs	r2, r1
 8002886:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288c:	0b5b      	lsrs	r3, r3, #13
 800288e:	3301      	adds	r3, #1
 8002890:	2280      	movs	r2, #128	; 0x80
 8002892:	0212      	lsls	r2, r2, #8
 8002894:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002896:	4b19      	ldr	r3, [pc, #100]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 8002898:	68db      	ldr	r3, [r3, #12]
 800289a:	091b      	lsrs	r3, r3, #4
 800289c:	210f      	movs	r1, #15
 800289e:	400b      	ands	r3, r1
 80028a0:	491a      	ldr	r1, [pc, #104]	; (800290c <HAL_RCC_OscConfig+0x348>)
 80028a2:	5ccb      	ldrb	r3, [r1, r3]
 80028a4:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80028a6:	4b1a      	ldr	r3, [pc, #104]	; (8002910 <HAL_RCC_OscConfig+0x34c>)
 80028a8:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80028aa:	2513      	movs	r5, #19
 80028ac:	197c      	adds	r4, r7, r5
 80028ae:	2000      	movs	r0, #0
 80028b0:	f7ff fbac 	bl	800200c <HAL_InitTick>
 80028b4:	0003      	movs	r3, r0
 80028b6:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80028b8:	197b      	adds	r3, r7, r5
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d060      	beq.n	8002982 <HAL_RCC_OscConfig+0x3be>
        {
          return status;
 80028c0:	2313      	movs	r3, #19
 80028c2:	18fb      	adds	r3, r7, r3
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	e243      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	69db      	ldr	r3, [r3, #28]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d03e      	beq.n	800294e <HAL_RCC_OscConfig+0x38a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80028d0:	4b0a      	ldr	r3, [pc, #40]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	4b09      	ldr	r3, [pc, #36]	; (80028fc <HAL_RCC_OscConfig+0x338>)
 80028d6:	2180      	movs	r1, #128	; 0x80
 80028d8:	0049      	lsls	r1, r1, #1
 80028da:	430a      	orrs	r2, r1
 80028dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028de:	f7ff fbcb 	bl	8002078 <HAL_GetTick>
 80028e2:	0003      	movs	r3, r0
 80028e4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80028e6:	e017      	b.n	8002918 <HAL_RCC_OscConfig+0x354>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028e8:	f7ff fbc6 	bl	8002078 <HAL_GetTick>
 80028ec:	0002      	movs	r2, r0
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d910      	bls.n	8002918 <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e22a      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
 80028fa:	46c0      	nop			; (mov r8, r8)
 80028fc:	40021000 	.word	0x40021000
 8002900:	fffeffff 	.word	0xfffeffff
 8002904:	fffbffff 	.word	0xfffbffff
 8002908:	ffffe0ff 	.word	0xffffe0ff
 800290c:	08004550 	.word	0x08004550
 8002910:	20000140 	.word	0x20000140
 8002914:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002918:	4bc6      	ldr	r3, [pc, #792]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	2380      	movs	r3, #128	; 0x80
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	4013      	ands	r3, r2
 8002922:	d0e1      	beq.n	80028e8 <HAL_RCC_OscConfig+0x324>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002924:	4bc3      	ldr	r3, [pc, #780]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	4ac3      	ldr	r2, [pc, #780]	; (8002c38 <HAL_RCC_OscConfig+0x674>)
 800292a:	4013      	ands	r3, r2
 800292c:	0019      	movs	r1, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002932:	4bc0      	ldr	r3, [pc, #768]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002934:	430a      	orrs	r2, r1
 8002936:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002938:	4bbe      	ldr	r3, [pc, #760]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	021b      	lsls	r3, r3, #8
 800293e:	0a19      	lsrs	r1, r3, #8
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a1b      	ldr	r3, [r3, #32]
 8002944:	061a      	lsls	r2, r3, #24
 8002946:	4bbb      	ldr	r3, [pc, #748]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002948:	430a      	orrs	r2, r1
 800294a:	605a      	str	r2, [r3, #4]
 800294c:	e019      	b.n	8002982 <HAL_RCC_OscConfig+0x3be>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800294e:	4bb9      	ldr	r3, [pc, #740]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	4bb8      	ldr	r3, [pc, #736]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002954:	49b9      	ldr	r1, [pc, #740]	; (8002c3c <HAL_RCC_OscConfig+0x678>)
 8002956:	400a      	ands	r2, r1
 8002958:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800295a:	f7ff fb8d 	bl	8002078 <HAL_GetTick>
 800295e:	0003      	movs	r3, r0
 8002960:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002962:	e008      	b.n	8002976 <HAL_RCC_OscConfig+0x3b2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002964:	f7ff fb88 	bl	8002078 <HAL_GetTick>
 8002968:	0002      	movs	r2, r0
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	2b02      	cmp	r3, #2
 8002970:	d901      	bls.n	8002976 <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e1ec      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002976:	4baf      	ldr	r3, [pc, #700]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	2380      	movs	r3, #128	; 0x80
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	4013      	ands	r3, r2
 8002980:	d1f0      	bne.n	8002964 <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2208      	movs	r2, #8
 8002988:	4013      	ands	r3, r2
 800298a:	d036      	beq.n	80029fa <HAL_RCC_OscConfig+0x436>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	695b      	ldr	r3, [r3, #20]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d019      	beq.n	80029c8 <HAL_RCC_OscConfig+0x404>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002994:	4ba7      	ldr	r3, [pc, #668]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002996:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002998:	4ba6      	ldr	r3, [pc, #664]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 800299a:	2101      	movs	r1, #1
 800299c:	430a      	orrs	r2, r1
 800299e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029a0:	f7ff fb6a 	bl	8002078 <HAL_GetTick>
 80029a4:	0003      	movs	r3, r0
 80029a6:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80029a8:	e008      	b.n	80029bc <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029aa:	f7ff fb65 	bl	8002078 <HAL_GetTick>
 80029ae:	0002      	movs	r2, r0
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	2b02      	cmp	r3, #2
 80029b6:	d901      	bls.n	80029bc <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 80029b8:	2303      	movs	r3, #3
 80029ba:	e1c9      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80029bc:	4b9d      	ldr	r3, [pc, #628]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 80029be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029c0:	2202      	movs	r2, #2
 80029c2:	4013      	ands	r3, r2
 80029c4:	d0f1      	beq.n	80029aa <HAL_RCC_OscConfig+0x3e6>
 80029c6:	e018      	b.n	80029fa <HAL_RCC_OscConfig+0x436>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029c8:	4b9a      	ldr	r3, [pc, #616]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 80029ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80029cc:	4b99      	ldr	r3, [pc, #612]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 80029ce:	2101      	movs	r1, #1
 80029d0:	438a      	bics	r2, r1
 80029d2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029d4:	f7ff fb50 	bl	8002078 <HAL_GetTick>
 80029d8:	0003      	movs	r3, r0
 80029da:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80029dc:	e008      	b.n	80029f0 <HAL_RCC_OscConfig+0x42c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029de:	f7ff fb4b 	bl	8002078 <HAL_GetTick>
 80029e2:	0002      	movs	r2, r0
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d901      	bls.n	80029f0 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 80029ec:	2303      	movs	r3, #3
 80029ee:	e1af      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80029f0:	4b90      	ldr	r3, [pc, #576]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 80029f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029f4:	2202      	movs	r2, #2
 80029f6:	4013      	ands	r3, r2
 80029f8:	d1f1      	bne.n	80029de <HAL_RCC_OscConfig+0x41a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2204      	movs	r2, #4
 8002a00:	4013      	ands	r3, r2
 8002a02:	d100      	bne.n	8002a06 <HAL_RCC_OscConfig+0x442>
 8002a04:	e0af      	b.n	8002b66 <HAL_RCC_OscConfig+0x5a2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a06:	2323      	movs	r3, #35	; 0x23
 8002a08:	18fb      	adds	r3, r7, r3
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a0e:	4b89      	ldr	r3, [pc, #548]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002a10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a12:	2380      	movs	r3, #128	; 0x80
 8002a14:	055b      	lsls	r3, r3, #21
 8002a16:	4013      	ands	r3, r2
 8002a18:	d10a      	bne.n	8002a30 <HAL_RCC_OscConfig+0x46c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a1a:	4b86      	ldr	r3, [pc, #536]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002a1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a1e:	4b85      	ldr	r3, [pc, #532]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002a20:	2180      	movs	r1, #128	; 0x80
 8002a22:	0549      	lsls	r1, r1, #21
 8002a24:	430a      	orrs	r2, r1
 8002a26:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002a28:	2323      	movs	r3, #35	; 0x23
 8002a2a:	18fb      	adds	r3, r7, r3
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a30:	4b83      	ldr	r3, [pc, #524]	; (8002c40 <HAL_RCC_OscConfig+0x67c>)
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	2380      	movs	r3, #128	; 0x80
 8002a36:	005b      	lsls	r3, r3, #1
 8002a38:	4013      	ands	r3, r2
 8002a3a:	d11a      	bne.n	8002a72 <HAL_RCC_OscConfig+0x4ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a3c:	4b80      	ldr	r3, [pc, #512]	; (8002c40 <HAL_RCC_OscConfig+0x67c>)
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	4b7f      	ldr	r3, [pc, #508]	; (8002c40 <HAL_RCC_OscConfig+0x67c>)
 8002a42:	2180      	movs	r1, #128	; 0x80
 8002a44:	0049      	lsls	r1, r1, #1
 8002a46:	430a      	orrs	r2, r1
 8002a48:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a4a:	f7ff fb15 	bl	8002078 <HAL_GetTick>
 8002a4e:	0003      	movs	r3, r0
 8002a50:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a52:	e008      	b.n	8002a66 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a54:	f7ff fb10 	bl	8002078 <HAL_GetTick>
 8002a58:	0002      	movs	r2, r0
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b64      	cmp	r3, #100	; 0x64
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e174      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a66:	4b76      	ldr	r3, [pc, #472]	; (8002c40 <HAL_RCC_OscConfig+0x67c>)
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	2380      	movs	r3, #128	; 0x80
 8002a6c:	005b      	lsls	r3, r3, #1
 8002a6e:	4013      	ands	r3, r2
 8002a70:	d0f0      	beq.n	8002a54 <HAL_RCC_OscConfig+0x490>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	689a      	ldr	r2, [r3, #8]
 8002a76:	2380      	movs	r3, #128	; 0x80
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d107      	bne.n	8002a8e <HAL_RCC_OscConfig+0x4ca>
 8002a7e:	4b6d      	ldr	r3, [pc, #436]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002a80:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002a82:	4b6c      	ldr	r3, [pc, #432]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002a84:	2180      	movs	r1, #128	; 0x80
 8002a86:	0049      	lsls	r1, r1, #1
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	651a      	str	r2, [r3, #80]	; 0x50
 8002a8c:	e031      	b.n	8002af2 <HAL_RCC_OscConfig+0x52e>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d10c      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x4ec>
 8002a96:	4b67      	ldr	r3, [pc, #412]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002a98:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002a9a:	4b66      	ldr	r3, [pc, #408]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002a9c:	4967      	ldr	r1, [pc, #412]	; (8002c3c <HAL_RCC_OscConfig+0x678>)
 8002a9e:	400a      	ands	r2, r1
 8002aa0:	651a      	str	r2, [r3, #80]	; 0x50
 8002aa2:	4b64      	ldr	r3, [pc, #400]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002aa4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002aa6:	4b63      	ldr	r3, [pc, #396]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002aa8:	4966      	ldr	r1, [pc, #408]	; (8002c44 <HAL_RCC_OscConfig+0x680>)
 8002aaa:	400a      	ands	r2, r1
 8002aac:	651a      	str	r2, [r3, #80]	; 0x50
 8002aae:	e020      	b.n	8002af2 <HAL_RCC_OscConfig+0x52e>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	689a      	ldr	r2, [r3, #8]
 8002ab4:	23a0      	movs	r3, #160	; 0xa0
 8002ab6:	00db      	lsls	r3, r3, #3
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d10e      	bne.n	8002ada <HAL_RCC_OscConfig+0x516>
 8002abc:	4b5d      	ldr	r3, [pc, #372]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002abe:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ac0:	4b5c      	ldr	r3, [pc, #368]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002ac2:	2180      	movs	r1, #128	; 0x80
 8002ac4:	00c9      	lsls	r1, r1, #3
 8002ac6:	430a      	orrs	r2, r1
 8002ac8:	651a      	str	r2, [r3, #80]	; 0x50
 8002aca:	4b5a      	ldr	r3, [pc, #360]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002acc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ace:	4b59      	ldr	r3, [pc, #356]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002ad0:	2180      	movs	r1, #128	; 0x80
 8002ad2:	0049      	lsls	r1, r1, #1
 8002ad4:	430a      	orrs	r2, r1
 8002ad6:	651a      	str	r2, [r3, #80]	; 0x50
 8002ad8:	e00b      	b.n	8002af2 <HAL_RCC_OscConfig+0x52e>
 8002ada:	4b56      	ldr	r3, [pc, #344]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002adc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ade:	4b55      	ldr	r3, [pc, #340]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002ae0:	4956      	ldr	r1, [pc, #344]	; (8002c3c <HAL_RCC_OscConfig+0x678>)
 8002ae2:	400a      	ands	r2, r1
 8002ae4:	651a      	str	r2, [r3, #80]	; 0x50
 8002ae6:	4b53      	ldr	r3, [pc, #332]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002ae8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002aea:	4b52      	ldr	r3, [pc, #328]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002aec:	4955      	ldr	r1, [pc, #340]	; (8002c44 <HAL_RCC_OscConfig+0x680>)
 8002aee:	400a      	ands	r2, r1
 8002af0:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d015      	beq.n	8002b26 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002afa:	f7ff fabd 	bl	8002078 <HAL_GetTick>
 8002afe:	0003      	movs	r3, r0
 8002b00:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b02:	e009      	b.n	8002b18 <HAL_RCC_OscConfig+0x554>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b04:	f7ff fab8 	bl	8002078 <HAL_GetTick>
 8002b08:	0002      	movs	r2, r0
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	4a4e      	ldr	r2, [pc, #312]	; (8002c48 <HAL_RCC_OscConfig+0x684>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d901      	bls.n	8002b18 <HAL_RCC_OscConfig+0x554>
        {
          return HAL_TIMEOUT;
 8002b14:	2303      	movs	r3, #3
 8002b16:	e11b      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b18:	4b46      	ldr	r3, [pc, #280]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002b1a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b1c:	2380      	movs	r3, #128	; 0x80
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	4013      	ands	r3, r2
 8002b22:	d0ef      	beq.n	8002b04 <HAL_RCC_OscConfig+0x540>
 8002b24:	e014      	b.n	8002b50 <HAL_RCC_OscConfig+0x58c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b26:	f7ff faa7 	bl	8002078 <HAL_GetTick>
 8002b2a:	0003      	movs	r3, r0
 8002b2c:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002b2e:	e009      	b.n	8002b44 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b30:	f7ff faa2 	bl	8002078 <HAL_GetTick>
 8002b34:	0002      	movs	r2, r0
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	4a43      	ldr	r2, [pc, #268]	; (8002c48 <HAL_RCC_OscConfig+0x684>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d901      	bls.n	8002b44 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e105      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002b44:	4b3b      	ldr	r3, [pc, #236]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002b46:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b48:	2380      	movs	r3, #128	; 0x80
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	d1ef      	bne.n	8002b30 <HAL_RCC_OscConfig+0x56c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b50:	2323      	movs	r3, #35	; 0x23
 8002b52:	18fb      	adds	r3, r7, r3
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d105      	bne.n	8002b66 <HAL_RCC_OscConfig+0x5a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b5a:	4b36      	ldr	r3, [pc, #216]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002b5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b5e:	4b35      	ldr	r3, [pc, #212]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002b60:	493a      	ldr	r1, [pc, #232]	; (8002c4c <HAL_RCC_OscConfig+0x688>)
 8002b62:	400a      	ands	r2, r1
 8002b64:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	2220      	movs	r2, #32
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	d049      	beq.n	8002c04 <HAL_RCC_OscConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	699b      	ldr	r3, [r3, #24]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d026      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x602>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002b78:	4b2e      	ldr	r3, [pc, #184]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002b7a:	689a      	ldr	r2, [r3, #8]
 8002b7c:	4b2d      	ldr	r3, [pc, #180]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002b7e:	2101      	movs	r1, #1
 8002b80:	430a      	orrs	r2, r1
 8002b82:	609a      	str	r2, [r3, #8]
 8002b84:	4b2b      	ldr	r3, [pc, #172]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002b86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b88:	4b2a      	ldr	r3, [pc, #168]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002b8a:	2101      	movs	r1, #1
 8002b8c:	430a      	orrs	r2, r1
 8002b8e:	635a      	str	r2, [r3, #52]	; 0x34
 8002b90:	4b2f      	ldr	r3, [pc, #188]	; (8002c50 <HAL_RCC_OscConfig+0x68c>)
 8002b92:	6a1a      	ldr	r2, [r3, #32]
 8002b94:	4b2e      	ldr	r3, [pc, #184]	; (8002c50 <HAL_RCC_OscConfig+0x68c>)
 8002b96:	2180      	movs	r1, #128	; 0x80
 8002b98:	0189      	lsls	r1, r1, #6
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b9e:	f7ff fa6b 	bl	8002078 <HAL_GetTick>
 8002ba2:	0003      	movs	r3, r0
 8002ba4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002ba6:	e008      	b.n	8002bba <HAL_RCC_OscConfig+0x5f6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ba8:	f7ff fa66 	bl	8002078 <HAL_GetTick>
 8002bac:	0002      	movs	r2, r0
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d901      	bls.n	8002bba <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e0ca      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002bba:	4b1e      	ldr	r3, [pc, #120]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002bbc:	689b      	ldr	r3, [r3, #8]
 8002bbe:	2202      	movs	r2, #2
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	d0f1      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x5e4>
 8002bc4:	e01e      	b.n	8002c04 <HAL_RCC_OscConfig+0x640>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002bc6:	4b1b      	ldr	r3, [pc, #108]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002bc8:	689a      	ldr	r2, [r3, #8]
 8002bca:	4b1a      	ldr	r3, [pc, #104]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002bcc:	2101      	movs	r1, #1
 8002bce:	438a      	bics	r2, r1
 8002bd0:	609a      	str	r2, [r3, #8]
 8002bd2:	4b1f      	ldr	r3, [pc, #124]	; (8002c50 <HAL_RCC_OscConfig+0x68c>)
 8002bd4:	6a1a      	ldr	r2, [r3, #32]
 8002bd6:	4b1e      	ldr	r3, [pc, #120]	; (8002c50 <HAL_RCC_OscConfig+0x68c>)
 8002bd8:	491e      	ldr	r1, [pc, #120]	; (8002c54 <HAL_RCC_OscConfig+0x690>)
 8002bda:	400a      	ands	r2, r1
 8002bdc:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bde:	f7ff fa4b 	bl	8002078 <HAL_GetTick>
 8002be2:	0003      	movs	r3, r0
 8002be4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002be6:	e008      	b.n	8002bfa <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002be8:	f7ff fa46 	bl	8002078 <HAL_GetTick>
 8002bec:	0002      	movs	r2, r0
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d901      	bls.n	8002bfa <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e0aa      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002bfa:	4b0e      	ldr	r3, [pc, #56]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	2202      	movs	r2, #2
 8002c00:	4013      	ands	r3, r2
 8002c02:	d1f1      	bne.n	8002be8 <HAL_RCC_OscConfig+0x624>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d100      	bne.n	8002c0e <HAL_RCC_OscConfig+0x64a>
 8002c0c:	e09f      	b.n	8002d4e <HAL_RCC_OscConfig+0x78a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	2b0c      	cmp	r3, #12
 8002c12:	d100      	bne.n	8002c16 <HAL_RCC_OscConfig+0x652>
 8002c14:	e078      	b.n	8002d08 <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d159      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x70e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c1e:	4b05      	ldr	r3, [pc, #20]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	4b04      	ldr	r3, [pc, #16]	; (8002c34 <HAL_RCC_OscConfig+0x670>)
 8002c24:	490c      	ldr	r1, [pc, #48]	; (8002c58 <HAL_RCC_OscConfig+0x694>)
 8002c26:	400a      	ands	r2, r1
 8002c28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c2a:	f7ff fa25 	bl	8002078 <HAL_GetTick>
 8002c2e:	0003      	movs	r3, r0
 8002c30:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002c32:	e01c      	b.n	8002c6e <HAL_RCC_OscConfig+0x6aa>
 8002c34:	40021000 	.word	0x40021000
 8002c38:	ffff1fff 	.word	0xffff1fff
 8002c3c:	fffffeff 	.word	0xfffffeff
 8002c40:	40007000 	.word	0x40007000
 8002c44:	fffffbff 	.word	0xfffffbff
 8002c48:	00001388 	.word	0x00001388
 8002c4c:	efffffff 	.word	0xefffffff
 8002c50:	40010000 	.word	0x40010000
 8002c54:	ffffdfff 	.word	0xffffdfff
 8002c58:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c5c:	f7ff fa0c 	bl	8002078 <HAL_GetTick>
 8002c60:	0002      	movs	r2, r0
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d901      	bls.n	8002c6e <HAL_RCC_OscConfig+0x6aa>
          {
            return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e070      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002c6e:	4b3a      	ldr	r3, [pc, #232]	; (8002d58 <HAL_RCC_OscConfig+0x794>)
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	2380      	movs	r3, #128	; 0x80
 8002c74:	049b      	lsls	r3, r3, #18
 8002c76:	4013      	ands	r3, r2
 8002c78:	d1f0      	bne.n	8002c5c <HAL_RCC_OscConfig+0x698>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c7a:	4b37      	ldr	r3, [pc, #220]	; (8002d58 <HAL_RCC_OscConfig+0x794>)
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	4a37      	ldr	r2, [pc, #220]	; (8002d5c <HAL_RCC_OscConfig+0x798>)
 8002c80:	4013      	ands	r3, r2
 8002c82:	0019      	movs	r1, r3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c8c:	431a      	orrs	r2, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c92:	431a      	orrs	r2, r3
 8002c94:	4b30      	ldr	r3, [pc, #192]	; (8002d58 <HAL_RCC_OscConfig+0x794>)
 8002c96:	430a      	orrs	r2, r1
 8002c98:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c9a:	4b2f      	ldr	r3, [pc, #188]	; (8002d58 <HAL_RCC_OscConfig+0x794>)
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	4b2e      	ldr	r3, [pc, #184]	; (8002d58 <HAL_RCC_OscConfig+0x794>)
 8002ca0:	2180      	movs	r1, #128	; 0x80
 8002ca2:	0449      	lsls	r1, r1, #17
 8002ca4:	430a      	orrs	r2, r1
 8002ca6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca8:	f7ff f9e6 	bl	8002078 <HAL_GetTick>
 8002cac:	0003      	movs	r3, r0
 8002cae:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002cb0:	e008      	b.n	8002cc4 <HAL_RCC_OscConfig+0x700>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cb2:	f7ff f9e1 	bl	8002078 <HAL_GetTick>
 8002cb6:	0002      	movs	r2, r0
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d901      	bls.n	8002cc4 <HAL_RCC_OscConfig+0x700>
          {
            return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e045      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002cc4:	4b24      	ldr	r3, [pc, #144]	; (8002d58 <HAL_RCC_OscConfig+0x794>)
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	2380      	movs	r3, #128	; 0x80
 8002cca:	049b      	lsls	r3, r3, #18
 8002ccc:	4013      	ands	r3, r2
 8002cce:	d0f0      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x6ee>
 8002cd0:	e03d      	b.n	8002d4e <HAL_RCC_OscConfig+0x78a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cd2:	4b21      	ldr	r3, [pc, #132]	; (8002d58 <HAL_RCC_OscConfig+0x794>)
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	4b20      	ldr	r3, [pc, #128]	; (8002d58 <HAL_RCC_OscConfig+0x794>)
 8002cd8:	4921      	ldr	r1, [pc, #132]	; (8002d60 <HAL_RCC_OscConfig+0x79c>)
 8002cda:	400a      	ands	r2, r1
 8002cdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cde:	f7ff f9cb 	bl	8002078 <HAL_GetTick>
 8002ce2:	0003      	movs	r3, r0
 8002ce4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002ce6:	e008      	b.n	8002cfa <HAL_RCC_OscConfig+0x736>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ce8:	f7ff f9c6 	bl	8002078 <HAL_GetTick>
 8002cec:	0002      	movs	r2, r0
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	2b02      	cmp	r3, #2
 8002cf4:	d901      	bls.n	8002cfa <HAL_RCC_OscConfig+0x736>
          {
            return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e02a      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002cfa:	4b17      	ldr	r3, [pc, #92]	; (8002d58 <HAL_RCC_OscConfig+0x794>)
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	2380      	movs	r3, #128	; 0x80
 8002d00:	049b      	lsls	r3, r3, #18
 8002d02:	4013      	ands	r3, r2
 8002d04:	d1f0      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x724>
 8002d06:	e022      	b.n	8002d4e <HAL_RCC_OscConfig+0x78a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d101      	bne.n	8002d14 <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e01d      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002d14:	4b10      	ldr	r3, [pc, #64]	; (8002d58 <HAL_RCC_OscConfig+0x794>)
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	2380      	movs	r3, #128	; 0x80
 8002d1e:	025b      	lsls	r3, r3, #9
 8002d20:	401a      	ands	r2, r3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d10f      	bne.n	8002d4a <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002d2a:	69ba      	ldr	r2, [r7, #24]
 8002d2c:	23f0      	movs	r3, #240	; 0xf0
 8002d2e:	039b      	lsls	r3, r3, #14
 8002d30:	401a      	ands	r2, r3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d107      	bne.n	8002d4a <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002d3a:	69ba      	ldr	r2, [r7, #24]
 8002d3c:	23c0      	movs	r3, #192	; 0xc0
 8002d3e:	041b      	lsls	r3, r3, #16
 8002d40:	401a      	ands	r2, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d001      	beq.n	8002d4e <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e000      	b.n	8002d50 <HAL_RCC_OscConfig+0x78c>
        }
      }
    }
  }

  return HAL_OK;
 8002d4e:	2300      	movs	r3, #0
}
 8002d50:	0018      	movs	r0, r3
 8002d52:	46bd      	mov	sp, r7
 8002d54:	b00a      	add	sp, #40	; 0x28
 8002d56:	bdb0      	pop	{r4, r5, r7, pc}
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	ff02ffff 	.word	0xff02ffff
 8002d60:	feffffff 	.word	0xfeffffff

08002d64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d64:	b5b0      	push	{r4, r5, r7, lr}
 8002d66:	b084      	sub	sp, #16
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d101      	bne.n	8002d78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e10d      	b.n	8002f94 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d78:	4b88      	ldr	r3, [pc, #544]	; (8002f9c <HAL_RCC_ClockConfig+0x238>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	4013      	ands	r3, r2
 8002d80:	683a      	ldr	r2, [r7, #0]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d911      	bls.n	8002daa <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d86:	4b85      	ldr	r3, [pc, #532]	; (8002f9c <HAL_RCC_ClockConfig+0x238>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	4393      	bics	r3, r2
 8002d8e:	0019      	movs	r1, r3
 8002d90:	4b82      	ldr	r3, [pc, #520]	; (8002f9c <HAL_RCC_ClockConfig+0x238>)
 8002d92:	683a      	ldr	r2, [r7, #0]
 8002d94:	430a      	orrs	r2, r1
 8002d96:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d98:	4b80      	ldr	r3, [pc, #512]	; (8002f9c <HAL_RCC_ClockConfig+0x238>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	4013      	ands	r3, r2
 8002da0:	683a      	ldr	r2, [r7, #0]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d001      	beq.n	8002daa <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e0f4      	b.n	8002f94 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	2202      	movs	r2, #2
 8002db0:	4013      	ands	r3, r2
 8002db2:	d009      	beq.n	8002dc8 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002db4:	4b7a      	ldr	r3, [pc, #488]	; (8002fa0 <HAL_RCC_ClockConfig+0x23c>)
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	22f0      	movs	r2, #240	; 0xf0
 8002dba:	4393      	bics	r3, r2
 8002dbc:	0019      	movs	r1, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	689a      	ldr	r2, [r3, #8]
 8002dc2:	4b77      	ldr	r3, [pc, #476]	; (8002fa0 <HAL_RCC_ClockConfig+0x23c>)
 8002dc4:	430a      	orrs	r2, r1
 8002dc6:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	4013      	ands	r3, r2
 8002dd0:	d100      	bne.n	8002dd4 <HAL_RCC_ClockConfig+0x70>
 8002dd2:	e089      	b.n	8002ee8 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	2b02      	cmp	r3, #2
 8002dda:	d107      	bne.n	8002dec <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002ddc:	4b70      	ldr	r3, [pc, #448]	; (8002fa0 <HAL_RCC_ClockConfig+0x23c>)
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	2380      	movs	r3, #128	; 0x80
 8002de2:	029b      	lsls	r3, r3, #10
 8002de4:	4013      	ands	r3, r2
 8002de6:	d120      	bne.n	8002e2a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e0d3      	b.n	8002f94 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	2b03      	cmp	r3, #3
 8002df2:	d107      	bne.n	8002e04 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002df4:	4b6a      	ldr	r3, [pc, #424]	; (8002fa0 <HAL_RCC_ClockConfig+0x23c>)
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	2380      	movs	r3, #128	; 0x80
 8002dfa:	049b      	lsls	r3, r3, #18
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	d114      	bne.n	8002e2a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e0c7      	b.n	8002f94 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d106      	bne.n	8002e1a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002e0c:	4b64      	ldr	r3, [pc, #400]	; (8002fa0 <HAL_RCC_ClockConfig+0x23c>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2204      	movs	r2, #4
 8002e12:	4013      	ands	r3, r2
 8002e14:	d109      	bne.n	8002e2a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e0bc      	b.n	8002f94 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002e1a:	4b61      	ldr	r3, [pc, #388]	; (8002fa0 <HAL_RCC_ClockConfig+0x23c>)
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	2380      	movs	r3, #128	; 0x80
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	4013      	ands	r3, r2
 8002e24:	d101      	bne.n	8002e2a <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e0b4      	b.n	8002f94 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e2a:	4b5d      	ldr	r3, [pc, #372]	; (8002fa0 <HAL_RCC_ClockConfig+0x23c>)
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	2203      	movs	r2, #3
 8002e30:	4393      	bics	r3, r2
 8002e32:	0019      	movs	r1, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	685a      	ldr	r2, [r3, #4]
 8002e38:	4b59      	ldr	r3, [pc, #356]	; (8002fa0 <HAL_RCC_ClockConfig+0x23c>)
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e3e:	f7ff f91b 	bl	8002078 <HAL_GetTick>
 8002e42:	0003      	movs	r3, r0
 8002e44:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d111      	bne.n	8002e72 <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e4e:	e009      	b.n	8002e64 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e50:	f7ff f912 	bl	8002078 <HAL_GetTick>
 8002e54:	0002      	movs	r2, r0
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	4a52      	ldr	r2, [pc, #328]	; (8002fa4 <HAL_RCC_ClockConfig+0x240>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d901      	bls.n	8002e64 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8002e60:	2303      	movs	r3, #3
 8002e62:	e097      	b.n	8002f94 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e64:	4b4e      	ldr	r3, [pc, #312]	; (8002fa0 <HAL_RCC_ClockConfig+0x23c>)
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	220c      	movs	r2, #12
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	2b08      	cmp	r3, #8
 8002e6e:	d1ef      	bne.n	8002e50 <HAL_RCC_ClockConfig+0xec>
 8002e70:	e03a      	b.n	8002ee8 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	2b03      	cmp	r3, #3
 8002e78:	d111      	bne.n	8002e9e <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e7a:	e009      	b.n	8002e90 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e7c:	f7ff f8fc 	bl	8002078 <HAL_GetTick>
 8002e80:	0002      	movs	r2, r0
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	4a47      	ldr	r2, [pc, #284]	; (8002fa4 <HAL_RCC_ClockConfig+0x240>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d901      	bls.n	8002e90 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	e081      	b.n	8002f94 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e90:	4b43      	ldr	r3, [pc, #268]	; (8002fa0 <HAL_RCC_ClockConfig+0x23c>)
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	220c      	movs	r2, #12
 8002e96:	4013      	ands	r3, r2
 8002e98:	2b0c      	cmp	r3, #12
 8002e9a:	d1ef      	bne.n	8002e7c <HAL_RCC_ClockConfig+0x118>
 8002e9c:	e024      	b.n	8002ee8 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d11b      	bne.n	8002ede <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ea6:	e009      	b.n	8002ebc <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ea8:	f7ff f8e6 	bl	8002078 <HAL_GetTick>
 8002eac:	0002      	movs	r2, r0
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	4a3c      	ldr	r2, [pc, #240]	; (8002fa4 <HAL_RCC_ClockConfig+0x240>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d901      	bls.n	8002ebc <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	e06b      	b.n	8002f94 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ebc:	4b38      	ldr	r3, [pc, #224]	; (8002fa0 <HAL_RCC_ClockConfig+0x23c>)
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	220c      	movs	r2, #12
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	2b04      	cmp	r3, #4
 8002ec6:	d1ef      	bne.n	8002ea8 <HAL_RCC_ClockConfig+0x144>
 8002ec8:	e00e      	b.n	8002ee8 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eca:	f7ff f8d5 	bl	8002078 <HAL_GetTick>
 8002ece:	0002      	movs	r2, r0
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	4a33      	ldr	r2, [pc, #204]	; (8002fa4 <HAL_RCC_ClockConfig+0x240>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d901      	bls.n	8002ede <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e05a      	b.n	8002f94 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002ede:	4b30      	ldr	r3, [pc, #192]	; (8002fa0 <HAL_RCC_ClockConfig+0x23c>)
 8002ee0:	68db      	ldr	r3, [r3, #12]
 8002ee2:	220c      	movs	r2, #12
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	d1f0      	bne.n	8002eca <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ee8:	4b2c      	ldr	r3, [pc, #176]	; (8002f9c <HAL_RCC_ClockConfig+0x238>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2201      	movs	r2, #1
 8002eee:	4013      	ands	r3, r2
 8002ef0:	683a      	ldr	r2, [r7, #0]
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d211      	bcs.n	8002f1a <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ef6:	4b29      	ldr	r3, [pc, #164]	; (8002f9c <HAL_RCC_ClockConfig+0x238>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2201      	movs	r2, #1
 8002efc:	4393      	bics	r3, r2
 8002efe:	0019      	movs	r1, r3
 8002f00:	4b26      	ldr	r3, [pc, #152]	; (8002f9c <HAL_RCC_ClockConfig+0x238>)
 8002f02:	683a      	ldr	r2, [r7, #0]
 8002f04:	430a      	orrs	r2, r1
 8002f06:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f08:	4b24      	ldr	r3, [pc, #144]	; (8002f9c <HAL_RCC_ClockConfig+0x238>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	4013      	ands	r3, r2
 8002f10:	683a      	ldr	r2, [r7, #0]
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d001      	beq.n	8002f1a <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e03c      	b.n	8002f94 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2204      	movs	r2, #4
 8002f20:	4013      	ands	r3, r2
 8002f22:	d009      	beq.n	8002f38 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f24:	4b1e      	ldr	r3, [pc, #120]	; (8002fa0 <HAL_RCC_ClockConfig+0x23c>)
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	4a1f      	ldr	r2, [pc, #124]	; (8002fa8 <HAL_RCC_ClockConfig+0x244>)
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	0019      	movs	r1, r3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	68da      	ldr	r2, [r3, #12]
 8002f32:	4b1b      	ldr	r3, [pc, #108]	; (8002fa0 <HAL_RCC_ClockConfig+0x23c>)
 8002f34:	430a      	orrs	r2, r1
 8002f36:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2208      	movs	r2, #8
 8002f3e:	4013      	ands	r3, r2
 8002f40:	d00a      	beq.n	8002f58 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002f42:	4b17      	ldr	r3, [pc, #92]	; (8002fa0 <HAL_RCC_ClockConfig+0x23c>)
 8002f44:	68db      	ldr	r3, [r3, #12]
 8002f46:	4a19      	ldr	r2, [pc, #100]	; (8002fac <HAL_RCC_ClockConfig+0x248>)
 8002f48:	4013      	ands	r3, r2
 8002f4a:	0019      	movs	r1, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	691b      	ldr	r3, [r3, #16]
 8002f50:	00da      	lsls	r2, r3, #3
 8002f52:	4b13      	ldr	r3, [pc, #76]	; (8002fa0 <HAL_RCC_ClockConfig+0x23c>)
 8002f54:	430a      	orrs	r2, r1
 8002f56:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002f58:	f000 f82e 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 8002f5c:	0001      	movs	r1, r0
 8002f5e:	4b10      	ldr	r3, [pc, #64]	; (8002fa0 <HAL_RCC_ClockConfig+0x23c>)
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	091b      	lsrs	r3, r3, #4
 8002f64:	220f      	movs	r2, #15
 8002f66:	4013      	ands	r3, r2
 8002f68:	4a11      	ldr	r2, [pc, #68]	; (8002fb0 <HAL_RCC_ClockConfig+0x24c>)
 8002f6a:	5cd3      	ldrb	r3, [r2, r3]
 8002f6c:	000a      	movs	r2, r1
 8002f6e:	40da      	lsrs	r2, r3
 8002f70:	4b10      	ldr	r3, [pc, #64]	; (8002fb4 <HAL_RCC_ClockConfig+0x250>)
 8002f72:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8002f74:	250b      	movs	r5, #11
 8002f76:	197c      	adds	r4, r7, r5
 8002f78:	2000      	movs	r0, #0
 8002f7a:	f7ff f847 	bl	800200c <HAL_InitTick>
 8002f7e:	0003      	movs	r3, r0
 8002f80:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002f82:	197b      	adds	r3, r7, r5
 8002f84:	781b      	ldrb	r3, [r3, #0]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d003      	beq.n	8002f92 <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 8002f8a:	230b      	movs	r3, #11
 8002f8c:	18fb      	adds	r3, r7, r3
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	e000      	b.n	8002f94 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 8002f92:	2300      	movs	r3, #0
}
 8002f94:	0018      	movs	r0, r3
 8002f96:	46bd      	mov	sp, r7
 8002f98:	b004      	add	sp, #16
 8002f9a:	bdb0      	pop	{r4, r5, r7, pc}
 8002f9c:	40022000 	.word	0x40022000
 8002fa0:	40021000 	.word	0x40021000
 8002fa4:	00001388 	.word	0x00001388
 8002fa8:	fffff8ff 	.word	0xfffff8ff
 8002fac:	ffffc7ff 	.word	0xffffc7ff
 8002fb0:	08004550 	.word	0x08004550
 8002fb4:	20000140 	.word	0x20000140

08002fb8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b086      	sub	sp, #24
 8002fbc:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002fbe:	4b3b      	ldr	r3, [pc, #236]	; (80030ac <HAL_RCC_GetSysClockFreq+0xf4>)
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	220c      	movs	r2, #12
 8002fc8:	4013      	ands	r3, r2
 8002fca:	2b08      	cmp	r3, #8
 8002fcc:	d00e      	beq.n	8002fec <HAL_RCC_GetSysClockFreq+0x34>
 8002fce:	2b0c      	cmp	r3, #12
 8002fd0:	d00f      	beq.n	8002ff2 <HAL_RCC_GetSysClockFreq+0x3a>
 8002fd2:	2b04      	cmp	r3, #4
 8002fd4:	d157      	bne.n	8003086 <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002fd6:	4b35      	ldr	r3, [pc, #212]	; (80030ac <HAL_RCC_GetSysClockFreq+0xf4>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	2210      	movs	r2, #16
 8002fdc:	4013      	ands	r3, r2
 8002fde:	d002      	beq.n	8002fe6 <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002fe0:	4b33      	ldr	r3, [pc, #204]	; (80030b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002fe2:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002fe4:	e05d      	b.n	80030a2 <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 8002fe6:	4b33      	ldr	r3, [pc, #204]	; (80030b4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002fe8:	613b      	str	r3, [r7, #16]
      break;
 8002fea:	e05a      	b.n	80030a2 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002fec:	4b32      	ldr	r3, [pc, #200]	; (80030b8 <HAL_RCC_GetSysClockFreq+0x100>)
 8002fee:	613b      	str	r3, [r7, #16]
      break;
 8002ff0:	e057      	b.n	80030a2 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	0c9b      	lsrs	r3, r3, #18
 8002ff6:	220f      	movs	r2, #15
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	4a30      	ldr	r2, [pc, #192]	; (80030bc <HAL_RCC_GetSysClockFreq+0x104>)
 8002ffc:	5cd3      	ldrb	r3, [r2, r3]
 8002ffe:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	0d9b      	lsrs	r3, r3, #22
 8003004:	2203      	movs	r2, #3
 8003006:	4013      	ands	r3, r2
 8003008:	3301      	adds	r3, #1
 800300a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800300c:	4b27      	ldr	r3, [pc, #156]	; (80030ac <HAL_RCC_GetSysClockFreq+0xf4>)
 800300e:	68da      	ldr	r2, [r3, #12]
 8003010:	2380      	movs	r3, #128	; 0x80
 8003012:	025b      	lsls	r3, r3, #9
 8003014:	4013      	ands	r3, r2
 8003016:	d00f      	beq.n	8003038 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8003018:	68b9      	ldr	r1, [r7, #8]
 800301a:	000a      	movs	r2, r1
 800301c:	0152      	lsls	r2, r2, #5
 800301e:	1a52      	subs	r2, r2, r1
 8003020:	0193      	lsls	r3, r2, #6
 8003022:	1a9b      	subs	r3, r3, r2
 8003024:	00db      	lsls	r3, r3, #3
 8003026:	185b      	adds	r3, r3, r1
 8003028:	025b      	lsls	r3, r3, #9
 800302a:	6879      	ldr	r1, [r7, #4]
 800302c:	0018      	movs	r0, r3
 800302e:	f7fd f86b 	bl	8000108 <__udivsi3>
 8003032:	0003      	movs	r3, r0
 8003034:	617b      	str	r3, [r7, #20]
 8003036:	e023      	b.n	8003080 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003038:	4b1c      	ldr	r3, [pc, #112]	; (80030ac <HAL_RCC_GetSysClockFreq+0xf4>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2210      	movs	r2, #16
 800303e:	4013      	ands	r3, r2
 8003040:	d00f      	beq.n	8003062 <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8003042:	68b9      	ldr	r1, [r7, #8]
 8003044:	000a      	movs	r2, r1
 8003046:	0152      	lsls	r2, r2, #5
 8003048:	1a52      	subs	r2, r2, r1
 800304a:	0193      	lsls	r3, r2, #6
 800304c:	1a9b      	subs	r3, r3, r2
 800304e:	00db      	lsls	r3, r3, #3
 8003050:	185b      	adds	r3, r3, r1
 8003052:	021b      	lsls	r3, r3, #8
 8003054:	6879      	ldr	r1, [r7, #4]
 8003056:	0018      	movs	r0, r3
 8003058:	f7fd f856 	bl	8000108 <__udivsi3>
 800305c:	0003      	movs	r3, r0
 800305e:	617b      	str	r3, [r7, #20]
 8003060:	e00e      	b.n	8003080 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8003062:	68b9      	ldr	r1, [r7, #8]
 8003064:	000a      	movs	r2, r1
 8003066:	0152      	lsls	r2, r2, #5
 8003068:	1a52      	subs	r2, r2, r1
 800306a:	0193      	lsls	r3, r2, #6
 800306c:	1a9b      	subs	r3, r3, r2
 800306e:	00db      	lsls	r3, r3, #3
 8003070:	185b      	adds	r3, r3, r1
 8003072:	029b      	lsls	r3, r3, #10
 8003074:	6879      	ldr	r1, [r7, #4]
 8003076:	0018      	movs	r0, r3
 8003078:	f7fd f846 	bl	8000108 <__udivsi3>
 800307c:	0003      	movs	r3, r0
 800307e:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8003080:	697b      	ldr	r3, [r7, #20]
 8003082:	613b      	str	r3, [r7, #16]
      break;
 8003084:	e00d      	b.n	80030a2 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003086:	4b09      	ldr	r3, [pc, #36]	; (80030ac <HAL_RCC_GetSysClockFreq+0xf4>)
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	0b5b      	lsrs	r3, r3, #13
 800308c:	2207      	movs	r2, #7
 800308e:	4013      	ands	r3, r2
 8003090:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	3301      	adds	r3, #1
 8003096:	2280      	movs	r2, #128	; 0x80
 8003098:	0212      	lsls	r2, r2, #8
 800309a:	409a      	lsls	r2, r3
 800309c:	0013      	movs	r3, r2
 800309e:	613b      	str	r3, [r7, #16]
      break;
 80030a0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80030a2:	693b      	ldr	r3, [r7, #16]
}
 80030a4:	0018      	movs	r0, r3
 80030a6:	46bd      	mov	sp, r7
 80030a8:	b006      	add	sp, #24
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	40021000 	.word	0x40021000
 80030b0:	003d0900 	.word	0x003d0900
 80030b4:	00f42400 	.word	0x00f42400
 80030b8:	007a1200 	.word	0x007a1200
 80030bc:	08004568 	.word	0x08004568

080030c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030c4:	4b02      	ldr	r3, [pc, #8]	; (80030d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80030c6:	681b      	ldr	r3, [r3, #0]
}
 80030c8:	0018      	movs	r0, r3
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	46c0      	nop			; (mov r8, r8)
 80030d0:	20000140 	.word	0x20000140

080030d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80030d8:	f7ff fff2 	bl	80030c0 <HAL_RCC_GetHCLKFreq>
 80030dc:	0001      	movs	r1, r0
 80030de:	4b06      	ldr	r3, [pc, #24]	; (80030f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	0a1b      	lsrs	r3, r3, #8
 80030e4:	2207      	movs	r2, #7
 80030e6:	4013      	ands	r3, r2
 80030e8:	4a04      	ldr	r2, [pc, #16]	; (80030fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80030ea:	5cd3      	ldrb	r3, [r2, r3]
 80030ec:	40d9      	lsrs	r1, r3
 80030ee:	000b      	movs	r3, r1
}
 80030f0:	0018      	movs	r0, r3
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	46c0      	nop			; (mov r8, r8)
 80030f8:	40021000 	.word	0x40021000
 80030fc:	08004560 	.word	0x08004560

08003100 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003104:	f7ff ffdc 	bl	80030c0 <HAL_RCC_GetHCLKFreq>
 8003108:	0001      	movs	r1, r0
 800310a:	4b06      	ldr	r3, [pc, #24]	; (8003124 <HAL_RCC_GetPCLK2Freq+0x24>)
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	0adb      	lsrs	r3, r3, #11
 8003110:	2207      	movs	r2, #7
 8003112:	4013      	ands	r3, r2
 8003114:	4a04      	ldr	r2, [pc, #16]	; (8003128 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003116:	5cd3      	ldrb	r3, [r2, r3]
 8003118:	40d9      	lsrs	r1, r3
 800311a:	000b      	movs	r3, r1
}
 800311c:	0018      	movs	r0, r3
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	46c0      	nop			; (mov r8, r8)
 8003124:	40021000 	.word	0x40021000
 8003128:	08004560 	.word	0x08004560

0800312c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2220      	movs	r2, #32
 800313a:	4013      	ands	r3, r2
 800313c:	d106      	bne.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x20>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	2380      	movs	r3, #128	; 0x80
 8003144:	011b      	lsls	r3, r3, #4
 8003146:	4013      	ands	r3, r2
 8003148:	d100      	bne.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x20>
 800314a:	e0dd      	b.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 800314c:	2317      	movs	r3, #23
 800314e:	18fb      	adds	r3, r7, r3
 8003150:	2200      	movs	r2, #0
 8003152:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003154:	4ba4      	ldr	r3, [pc, #656]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003156:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003158:	2380      	movs	r3, #128	; 0x80
 800315a:	055b      	lsls	r3, r3, #21
 800315c:	4013      	ands	r3, r2
 800315e:	d10a      	bne.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003160:	4ba1      	ldr	r3, [pc, #644]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003162:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003164:	4ba0      	ldr	r3, [pc, #640]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003166:	2180      	movs	r1, #128	; 0x80
 8003168:	0549      	lsls	r1, r1, #21
 800316a:	430a      	orrs	r2, r1
 800316c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800316e:	2317      	movs	r3, #23
 8003170:	18fb      	adds	r3, r7, r3
 8003172:	2201      	movs	r2, #1
 8003174:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003176:	4b9d      	ldr	r3, [pc, #628]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	2380      	movs	r3, #128	; 0x80
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	4013      	ands	r3, r2
 8003180:	d11a      	bne.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003182:	4b9a      	ldr	r3, [pc, #616]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	4b99      	ldr	r3, [pc, #612]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8003188:	2180      	movs	r1, #128	; 0x80
 800318a:	0049      	lsls	r1, r1, #1
 800318c:	430a      	orrs	r2, r1
 800318e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003190:	f7fe ff72 	bl	8002078 <HAL_GetTick>
 8003194:	0003      	movs	r3, r0
 8003196:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003198:	e008      	b.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800319a:	f7fe ff6d 	bl	8002078 <HAL_GetTick>
 800319e:	0002      	movs	r2, r0
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	1ad3      	subs	r3, r2, r3
 80031a4:	2b64      	cmp	r3, #100	; 0x64
 80031a6:	d901      	bls.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80031a8:	2303      	movs	r3, #3
 80031aa:	e118      	b.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x2b2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031ac:	4b8f      	ldr	r3, [pc, #572]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	2380      	movs	r3, #128	; 0x80
 80031b2:	005b      	lsls	r3, r3, #1
 80031b4:	4013      	ands	r3, r2
 80031b6:	d0f0      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80031b8:	4b8b      	ldr	r3, [pc, #556]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	23c0      	movs	r3, #192	; 0xc0
 80031be:	039b      	lsls	r3, r3, #14
 80031c0:	4013      	ands	r3, r2
 80031c2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685a      	ldr	r2, [r3, #4]
 80031c8:	23c0      	movs	r3, #192	; 0xc0
 80031ca:	039b      	lsls	r3, r3, #14
 80031cc:	4013      	ands	r3, r2
 80031ce:	68fa      	ldr	r2, [r7, #12]
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d107      	bne.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	23c0      	movs	r3, #192	; 0xc0
 80031da:	039b      	lsls	r3, r3, #14
 80031dc:	4013      	ands	r3, r2
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d013      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685a      	ldr	r2, [r3, #4]
 80031e8:	23c0      	movs	r3, #192	; 0xc0
 80031ea:	029b      	lsls	r3, r3, #10
 80031ec:	401a      	ands	r2, r3
 80031ee:	23c0      	movs	r3, #192	; 0xc0
 80031f0:	029b      	lsls	r3, r3, #10
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d10a      	bne.n	800320c <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80031f6:	4b7c      	ldr	r3, [pc, #496]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	2380      	movs	r3, #128	; 0x80
 80031fc:	029b      	lsls	r3, r3, #10
 80031fe:	401a      	ands	r2, r3
 8003200:	2380      	movs	r3, #128	; 0x80
 8003202:	029b      	lsls	r3, r3, #10
 8003204:	429a      	cmp	r2, r3
 8003206:	d101      	bne.n	800320c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e0e8      	b.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800320c:	4b76      	ldr	r3, [pc, #472]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800320e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003210:	23c0      	movs	r3, #192	; 0xc0
 8003212:	029b      	lsls	r3, r3, #10
 8003214:	4013      	ands	r3, r2
 8003216:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d049      	beq.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x186>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685a      	ldr	r2, [r3, #4]
 8003222:	23c0      	movs	r3, #192	; 0xc0
 8003224:	029b      	lsls	r3, r3, #10
 8003226:	4013      	ands	r3, r2
 8003228:	68fa      	ldr	r2, [r7, #12]
 800322a:	429a      	cmp	r2, r3
 800322c:	d004      	beq.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2220      	movs	r2, #32
 8003234:	4013      	ands	r3, r2
 8003236:	d10d      	bne.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	689a      	ldr	r2, [r3, #8]
 800323c:	23c0      	movs	r3, #192	; 0xc0
 800323e:	029b      	lsls	r3, r3, #10
 8003240:	4013      	ands	r3, r2
 8003242:	68fa      	ldr	r2, [r7, #12]
 8003244:	429a      	cmp	r2, r3
 8003246:	d034      	beq.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	2380      	movs	r3, #128	; 0x80
 800324e:	011b      	lsls	r3, r3, #4
 8003250:	4013      	ands	r3, r2
 8003252:	d02e      	beq.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003254:	4b64      	ldr	r3, [pc, #400]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003256:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003258:	4a65      	ldr	r2, [pc, #404]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800325a:	4013      	ands	r3, r2
 800325c:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800325e:	4b62      	ldr	r3, [pc, #392]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003260:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003262:	4b61      	ldr	r3, [pc, #388]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003264:	2180      	movs	r1, #128	; 0x80
 8003266:	0309      	lsls	r1, r1, #12
 8003268:	430a      	orrs	r2, r1
 800326a:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800326c:	4b5e      	ldr	r3, [pc, #376]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800326e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003270:	4b5d      	ldr	r3, [pc, #372]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003272:	4960      	ldr	r1, [pc, #384]	; (80033f4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003274:	400a      	ands	r2, r1
 8003276:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8003278:	4b5b      	ldr	r3, [pc, #364]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800327e:	68fa      	ldr	r2, [r7, #12]
 8003280:	2380      	movs	r3, #128	; 0x80
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	4013      	ands	r3, r2
 8003286:	d014      	beq.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003288:	f7fe fef6 	bl	8002078 <HAL_GetTick>
 800328c:	0003      	movs	r3, r0
 800328e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003290:	e009      	b.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003292:	f7fe fef1 	bl	8002078 <HAL_GetTick>
 8003296:	0002      	movs	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	4a56      	ldr	r2, [pc, #344]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d901      	bls.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e09b      	b.n	80033de <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80032a6:	4b50      	ldr	r3, [pc, #320]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80032a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80032aa:	2380      	movs	r3, #128	; 0x80
 80032ac:	009b      	lsls	r3, r3, #2
 80032ae:	4013      	ands	r3, r2
 80032b0:	d0ef      	beq.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	685a      	ldr	r2, [r3, #4]
 80032b6:	23c0      	movs	r3, #192	; 0xc0
 80032b8:	029b      	lsls	r3, r3, #10
 80032ba:	401a      	ands	r2, r3
 80032bc:	23c0      	movs	r3, #192	; 0xc0
 80032be:	029b      	lsls	r3, r3, #10
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d10c      	bne.n	80032de <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 80032c4:	4b48      	ldr	r3, [pc, #288]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a4c      	ldr	r2, [pc, #304]	; (80033fc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80032ca:	4013      	ands	r3, r2
 80032cc:	0019      	movs	r1, r3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685a      	ldr	r2, [r3, #4]
 80032d2:	23c0      	movs	r3, #192	; 0xc0
 80032d4:	039b      	lsls	r3, r3, #14
 80032d6:	401a      	ands	r2, r3
 80032d8:	4b43      	ldr	r3, [pc, #268]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80032da:	430a      	orrs	r2, r1
 80032dc:	601a      	str	r2, [r3, #0]
 80032de:	4b42      	ldr	r3, [pc, #264]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80032e0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	685a      	ldr	r2, [r3, #4]
 80032e6:	23c0      	movs	r3, #192	; 0xc0
 80032e8:	029b      	lsls	r3, r3, #10
 80032ea:	401a      	ands	r2, r3
 80032ec:	4b3e      	ldr	r3, [pc, #248]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80032ee:	430a      	orrs	r2, r1
 80032f0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80032f2:	2317      	movs	r3, #23
 80032f4:	18fb      	adds	r3, r7, r3
 80032f6:	781b      	ldrb	r3, [r3, #0]
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d105      	bne.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032fc:	4b3a      	ldr	r3, [pc, #232]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80032fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003300:	4b39      	ldr	r3, [pc, #228]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003302:	493f      	ldr	r1, [pc, #252]	; (8003400 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8003304:	400a      	ands	r2, r1
 8003306:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2201      	movs	r2, #1
 800330e:	4013      	ands	r3, r2
 8003310:	d009      	beq.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003312:	4b35      	ldr	r3, [pc, #212]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003316:	2203      	movs	r2, #3
 8003318:	4393      	bics	r3, r2
 800331a:	0019      	movs	r1, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	68da      	ldr	r2, [r3, #12]
 8003320:	4b31      	ldr	r3, [pc, #196]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003322:	430a      	orrs	r2, r1
 8003324:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	2202      	movs	r2, #2
 800332c:	4013      	ands	r3, r2
 800332e:	d009      	beq.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003330:	4b2d      	ldr	r3, [pc, #180]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003332:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003334:	220c      	movs	r2, #12
 8003336:	4393      	bics	r3, r2
 8003338:	0019      	movs	r1, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	691a      	ldr	r2, [r3, #16]
 800333e:	4b2a      	ldr	r3, [pc, #168]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003340:	430a      	orrs	r2, r1
 8003342:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	2204      	movs	r2, #4
 800334a:	4013      	ands	r3, r2
 800334c:	d009      	beq.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800334e:	4b26      	ldr	r3, [pc, #152]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 8003350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003352:	4a2c      	ldr	r2, [pc, #176]	; (8003404 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8003354:	4013      	ands	r3, r2
 8003356:	0019      	movs	r1, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	695a      	ldr	r2, [r3, #20]
 800335c:	4b22      	ldr	r3, [pc, #136]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800335e:	430a      	orrs	r2, r1
 8003360:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	2208      	movs	r2, #8
 8003368:	4013      	ands	r3, r2
 800336a:	d009      	beq.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800336c:	4b1e      	ldr	r3, [pc, #120]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800336e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003370:	4a25      	ldr	r2, [pc, #148]	; (8003408 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8003372:	4013      	ands	r3, r2
 8003374:	0019      	movs	r1, r3
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	699a      	ldr	r2, [r3, #24]
 800337a:	4b1b      	ldr	r3, [pc, #108]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800337c:	430a      	orrs	r2, r1
 800337e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	2380      	movs	r3, #128	; 0x80
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	4013      	ands	r3, r2
 800338a:	d009      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800338c:	4b16      	ldr	r3, [pc, #88]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800338e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003390:	4a17      	ldr	r2, [pc, #92]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003392:	4013      	ands	r3, r2
 8003394:	0019      	movs	r1, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	69da      	ldr	r2, [r3, #28]
 800339a:	4b13      	ldr	r3, [pc, #76]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800339c:	430a      	orrs	r2, r1
 800339e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	2240      	movs	r2, #64	; 0x40
 80033a6:	4013      	ands	r3, r2
 80033a8:	d009      	beq.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80033aa:	4b0f      	ldr	r3, [pc, #60]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80033ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ae:	4a17      	ldr	r2, [pc, #92]	; (800340c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80033b0:	4013      	ands	r3, r2
 80033b2:	0019      	movs	r1, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033b8:	4b0b      	ldr	r3, [pc, #44]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80033ba:	430a      	orrs	r2, r1
 80033bc:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	2280      	movs	r2, #128	; 0x80
 80033c4:	4013      	ands	r3, r2
 80033c6:	d009      	beq.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80033c8:	4b07      	ldr	r3, [pc, #28]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80033ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033cc:	4a10      	ldr	r2, [pc, #64]	; (8003410 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80033ce:	4013      	ands	r3, r2
 80033d0:	0019      	movs	r1, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6a1a      	ldr	r2, [r3, #32]
 80033d6:	4b04      	ldr	r3, [pc, #16]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 80033d8:	430a      	orrs	r2, r1
 80033da:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80033dc:	2300      	movs	r3, #0
}
 80033de:	0018      	movs	r0, r3
 80033e0:	46bd      	mov	sp, r7
 80033e2:	b006      	add	sp, #24
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	46c0      	nop			; (mov r8, r8)
 80033e8:	40021000 	.word	0x40021000
 80033ec:	40007000 	.word	0x40007000
 80033f0:	fffcffff 	.word	0xfffcffff
 80033f4:	fff7ffff 	.word	0xfff7ffff
 80033f8:	00001388 	.word	0x00001388
 80033fc:	ffcfffff 	.word	0xffcfffff
 8003400:	efffffff 	.word	0xefffffff
 8003404:	fffff3ff 	.word	0xfffff3ff
 8003408:	ffffcfff 	.word	0xffffcfff
 800340c:	fbffffff 	.word	0xfbffffff
 8003410:	fff3ffff 	.word	0xfff3ffff

08003414 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d101      	bne.n	8003426 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e01e      	b.n	8003464 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2239      	movs	r2, #57	; 0x39
 800342a:	5c9b      	ldrb	r3, [r3, r2]
 800342c:	b2db      	uxtb	r3, r3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d107      	bne.n	8003442 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2238      	movs	r2, #56	; 0x38
 8003436:	2100      	movs	r1, #0
 8003438:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	0018      	movs	r0, r3
 800343e:	f7fe fc65 	bl	8001d0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2239      	movs	r2, #57	; 0x39
 8003446:	2102      	movs	r1, #2
 8003448:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	3304      	adds	r3, #4
 8003452:	0019      	movs	r1, r3
 8003454:	0010      	movs	r0, r2
 8003456:	f000 fa1b 	bl	8003890 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2239      	movs	r2, #57	; 0x39
 800345e:	2101      	movs	r1, #1
 8003460:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003462:	2300      	movs	r3, #0
}
 8003464:	0018      	movs	r0, r3
 8003466:	46bd      	mov	sp, r7
 8003468:	b002      	add	sp, #8
 800346a:	bd80      	pop	{r7, pc}

0800346c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b084      	sub	sp, #16
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68da      	ldr	r2, [r3, #12]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2101      	movs	r1, #1
 8003480:	430a      	orrs	r2, r1
 8003482:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	2207      	movs	r2, #7
 800348c:	4013      	ands	r3, r2
 800348e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2b06      	cmp	r3, #6
 8003494:	d007      	beq.n	80034a6 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2101      	movs	r1, #1
 80034a2:	430a      	orrs	r2, r1
 80034a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80034a6:	2300      	movs	r3, #0
}
 80034a8:	0018      	movs	r0, r3
 80034aa:	46bd      	mov	sp, r7
 80034ac:	b004      	add	sp, #16
 80034ae:	bd80      	pop	{r7, pc}

080034b0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b082      	sub	sp, #8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	68da      	ldr	r2, [r3, #12]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2101      	movs	r1, #1
 80034c4:	438a      	bics	r2, r1
 80034c6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	6a1b      	ldr	r3, [r3, #32]
 80034ce:	4a08      	ldr	r2, [pc, #32]	; (80034f0 <HAL_TIM_Base_Stop_IT+0x40>)
 80034d0:	4013      	ands	r3, r2
 80034d2:	d107      	bne.n	80034e4 <HAL_TIM_Base_Stop_IT+0x34>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2101      	movs	r1, #1
 80034e0:	438a      	bics	r2, r1
 80034e2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80034e4:	2300      	movs	r3, #0
}
 80034e6:	0018      	movs	r0, r3
 80034e8:	46bd      	mov	sp, r7
 80034ea:	b002      	add	sp, #8
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	46c0      	nop			; (mov r8, r8)
 80034f0:	00001111 	.word	0x00001111

080034f4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	691b      	ldr	r3, [r3, #16]
 8003502:	2202      	movs	r2, #2
 8003504:	4013      	ands	r3, r2
 8003506:	2b02      	cmp	r3, #2
 8003508:	d124      	bne.n	8003554 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	2202      	movs	r2, #2
 8003512:	4013      	ands	r3, r2
 8003514:	2b02      	cmp	r3, #2
 8003516:	d11d      	bne.n	8003554 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2203      	movs	r2, #3
 800351e:	4252      	negs	r2, r2
 8003520:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2201      	movs	r2, #1
 8003526:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	699b      	ldr	r3, [r3, #24]
 800352e:	2203      	movs	r2, #3
 8003530:	4013      	ands	r3, r2
 8003532:	d004      	beq.n	800353e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	0018      	movs	r0, r3
 8003538:	f000 f992 	bl	8003860 <HAL_TIM_IC_CaptureCallback>
 800353c:	e007      	b.n	800354e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	0018      	movs	r0, r3
 8003542:	f000 f985 	bl	8003850 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	0018      	movs	r0, r3
 800354a:	f000 f991 	bl	8003870 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	691b      	ldr	r3, [r3, #16]
 800355a:	2204      	movs	r2, #4
 800355c:	4013      	ands	r3, r2
 800355e:	2b04      	cmp	r3, #4
 8003560:	d125      	bne.n	80035ae <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	2204      	movs	r2, #4
 800356a:	4013      	ands	r3, r2
 800356c:	2b04      	cmp	r3, #4
 800356e:	d11e      	bne.n	80035ae <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2205      	movs	r2, #5
 8003576:	4252      	negs	r2, r2
 8003578:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2202      	movs	r2, #2
 800357e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	699a      	ldr	r2, [r3, #24]
 8003586:	23c0      	movs	r3, #192	; 0xc0
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	4013      	ands	r3, r2
 800358c:	d004      	beq.n	8003598 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	0018      	movs	r0, r3
 8003592:	f000 f965 	bl	8003860 <HAL_TIM_IC_CaptureCallback>
 8003596:	e007      	b.n	80035a8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	0018      	movs	r0, r3
 800359c:	f000 f958 	bl	8003850 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	0018      	movs	r0, r3
 80035a4:	f000 f964 	bl	8003870 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	691b      	ldr	r3, [r3, #16]
 80035b4:	2208      	movs	r2, #8
 80035b6:	4013      	ands	r3, r2
 80035b8:	2b08      	cmp	r3, #8
 80035ba:	d124      	bne.n	8003606 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	2208      	movs	r2, #8
 80035c4:	4013      	ands	r3, r2
 80035c6:	2b08      	cmp	r3, #8
 80035c8:	d11d      	bne.n	8003606 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2209      	movs	r2, #9
 80035d0:	4252      	negs	r2, r2
 80035d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2204      	movs	r2, #4
 80035d8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	69db      	ldr	r3, [r3, #28]
 80035e0:	2203      	movs	r2, #3
 80035e2:	4013      	ands	r3, r2
 80035e4:	d004      	beq.n	80035f0 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	0018      	movs	r0, r3
 80035ea:	f000 f939 	bl	8003860 <HAL_TIM_IC_CaptureCallback>
 80035ee:	e007      	b.n	8003600 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	0018      	movs	r0, r3
 80035f4:	f000 f92c 	bl	8003850 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	0018      	movs	r0, r3
 80035fc:	f000 f938 	bl	8003870 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2200      	movs	r2, #0
 8003604:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	2210      	movs	r2, #16
 800360e:	4013      	ands	r3, r2
 8003610:	2b10      	cmp	r3, #16
 8003612:	d125      	bne.n	8003660 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	2210      	movs	r2, #16
 800361c:	4013      	ands	r3, r2
 800361e:	2b10      	cmp	r3, #16
 8003620:	d11e      	bne.n	8003660 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	2211      	movs	r2, #17
 8003628:	4252      	negs	r2, r2
 800362a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2208      	movs	r2, #8
 8003630:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	69da      	ldr	r2, [r3, #28]
 8003638:	23c0      	movs	r3, #192	; 0xc0
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	4013      	ands	r3, r2
 800363e:	d004      	beq.n	800364a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	0018      	movs	r0, r3
 8003644:	f000 f90c 	bl	8003860 <HAL_TIM_IC_CaptureCallback>
 8003648:	e007      	b.n	800365a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	0018      	movs	r0, r3
 800364e:	f000 f8ff 	bl	8003850 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	0018      	movs	r0, r3
 8003656:	f000 f90b 	bl	8003870 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	691b      	ldr	r3, [r3, #16]
 8003666:	2201      	movs	r2, #1
 8003668:	4013      	ands	r3, r2
 800366a:	2b01      	cmp	r3, #1
 800366c:	d10f      	bne.n	800368e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	2201      	movs	r2, #1
 8003676:	4013      	ands	r3, r2
 8003678:	2b01      	cmp	r3, #1
 800367a:	d108      	bne.n	800368e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	2202      	movs	r2, #2
 8003682:	4252      	negs	r2, r2
 8003684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	0018      	movs	r0, r3
 800368a:	f000 f8d9 	bl	8003840 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	2240      	movs	r2, #64	; 0x40
 8003696:	4013      	ands	r3, r2
 8003698:	2b40      	cmp	r3, #64	; 0x40
 800369a:	d10f      	bne.n	80036bc <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	2240      	movs	r2, #64	; 0x40
 80036a4:	4013      	ands	r3, r2
 80036a6:	2b40      	cmp	r3, #64	; 0x40
 80036a8:	d108      	bne.n	80036bc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2241      	movs	r2, #65	; 0x41
 80036b0:	4252      	negs	r2, r2
 80036b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	0018      	movs	r0, r3
 80036b8:	f000 f8e2 	bl	8003880 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80036bc:	46c0      	nop			; (mov r8, r8)
 80036be:	46bd      	mov	sp, r7
 80036c0:	b002      	add	sp, #8
 80036c2:	bd80      	pop	{r7, pc}

080036c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b084      	sub	sp, #16
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2238      	movs	r2, #56	; 0x38
 80036d2:	5c9b      	ldrb	r3, [r3, r2]
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d101      	bne.n	80036dc <HAL_TIM_ConfigClockSource+0x18>
 80036d8:	2302      	movs	r3, #2
 80036da:	e0ab      	b.n	8003834 <HAL_TIM_ConfigClockSource+0x170>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2238      	movs	r2, #56	; 0x38
 80036e0:	2101      	movs	r1, #1
 80036e2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2239      	movs	r2, #57	; 0x39
 80036e8:	2102      	movs	r1, #2
 80036ea:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2277      	movs	r2, #119	; 0x77
 80036f8:	4393      	bics	r3, r2
 80036fa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	4a4f      	ldr	r2, [pc, #316]	; (800383c <HAL_TIM_ConfigClockSource+0x178>)
 8003700:	4013      	ands	r3, r2
 8003702:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	68fa      	ldr	r2, [r7, #12]
 800370a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2b40      	cmp	r3, #64	; 0x40
 8003712:	d100      	bne.n	8003716 <HAL_TIM_ConfigClockSource+0x52>
 8003714:	e06b      	b.n	80037ee <HAL_TIM_ConfigClockSource+0x12a>
 8003716:	d80e      	bhi.n	8003736 <HAL_TIM_ConfigClockSource+0x72>
 8003718:	2b10      	cmp	r3, #16
 800371a:	d100      	bne.n	800371e <HAL_TIM_ConfigClockSource+0x5a>
 800371c:	e077      	b.n	800380e <HAL_TIM_ConfigClockSource+0x14a>
 800371e:	d803      	bhi.n	8003728 <HAL_TIM_ConfigClockSource+0x64>
 8003720:	2b00      	cmp	r3, #0
 8003722:	d100      	bne.n	8003726 <HAL_TIM_ConfigClockSource+0x62>
 8003724:	e073      	b.n	800380e <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003726:	e07c      	b.n	8003822 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8003728:	2b20      	cmp	r3, #32
 800372a:	d100      	bne.n	800372e <HAL_TIM_ConfigClockSource+0x6a>
 800372c:	e06f      	b.n	800380e <HAL_TIM_ConfigClockSource+0x14a>
 800372e:	2b30      	cmp	r3, #48	; 0x30
 8003730:	d100      	bne.n	8003734 <HAL_TIM_ConfigClockSource+0x70>
 8003732:	e06c      	b.n	800380e <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8003734:	e075      	b.n	8003822 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8003736:	2b70      	cmp	r3, #112	; 0x70
 8003738:	d00e      	beq.n	8003758 <HAL_TIM_ConfigClockSource+0x94>
 800373a:	d804      	bhi.n	8003746 <HAL_TIM_ConfigClockSource+0x82>
 800373c:	2b50      	cmp	r3, #80	; 0x50
 800373e:	d036      	beq.n	80037ae <HAL_TIM_ConfigClockSource+0xea>
 8003740:	2b60      	cmp	r3, #96	; 0x60
 8003742:	d044      	beq.n	80037ce <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8003744:	e06d      	b.n	8003822 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8003746:	2280      	movs	r2, #128	; 0x80
 8003748:	0152      	lsls	r2, r2, #5
 800374a:	4293      	cmp	r3, r2
 800374c:	d068      	beq.n	8003820 <HAL_TIM_ConfigClockSource+0x15c>
 800374e:	2280      	movs	r2, #128	; 0x80
 8003750:	0192      	lsls	r2, r2, #6
 8003752:	4293      	cmp	r3, r2
 8003754:	d017      	beq.n	8003786 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8003756:	e064      	b.n	8003822 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6818      	ldr	r0, [r3, #0]
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	6899      	ldr	r1, [r3, #8]
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685a      	ldr	r2, [r3, #4]
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	f000 f96a 	bl	8003a40 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2277      	movs	r2, #119	; 0x77
 8003778:	4313      	orrs	r3, r2
 800377a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	68fa      	ldr	r2, [r7, #12]
 8003782:	609a      	str	r2, [r3, #8]
      break;
 8003784:	e04d      	b.n	8003822 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6818      	ldr	r0, [r3, #0]
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	6899      	ldr	r1, [r3, #8]
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	685a      	ldr	r2, [r3, #4]
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	f000 f953 	bl	8003a40 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	689a      	ldr	r2, [r3, #8]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	2180      	movs	r1, #128	; 0x80
 80037a6:	01c9      	lsls	r1, r1, #7
 80037a8:	430a      	orrs	r2, r1
 80037aa:	609a      	str	r2, [r3, #8]
      break;
 80037ac:	e039      	b.n	8003822 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6818      	ldr	r0, [r3, #0]
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	6859      	ldr	r1, [r3, #4]
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	001a      	movs	r2, r3
 80037bc:	f000 f8c6 	bl	800394c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2150      	movs	r1, #80	; 0x50
 80037c6:	0018      	movs	r0, r3
 80037c8:	f000 f920 	bl	8003a0c <TIM_ITRx_SetConfig>
      break;
 80037cc:	e029      	b.n	8003822 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6818      	ldr	r0, [r3, #0]
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	6859      	ldr	r1, [r3, #4]
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	001a      	movs	r2, r3
 80037dc:	f000 f8e4 	bl	80039a8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2160      	movs	r1, #96	; 0x60
 80037e6:	0018      	movs	r0, r3
 80037e8:	f000 f910 	bl	8003a0c <TIM_ITRx_SetConfig>
      break;
 80037ec:	e019      	b.n	8003822 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6818      	ldr	r0, [r3, #0]
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	6859      	ldr	r1, [r3, #4]
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	001a      	movs	r2, r3
 80037fc:	f000 f8a6 	bl	800394c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2140      	movs	r1, #64	; 0x40
 8003806:	0018      	movs	r0, r3
 8003808:	f000 f900 	bl	8003a0c <TIM_ITRx_SetConfig>
      break;
 800380c:	e009      	b.n	8003822 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	0019      	movs	r1, r3
 8003818:	0010      	movs	r0, r2
 800381a:	f000 f8f7 	bl	8003a0c <TIM_ITRx_SetConfig>
      break;
 800381e:	e000      	b.n	8003822 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8003820:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2239      	movs	r2, #57	; 0x39
 8003826:	2101      	movs	r1, #1
 8003828:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2238      	movs	r2, #56	; 0x38
 800382e:	2100      	movs	r1, #0
 8003830:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003832:	2300      	movs	r3, #0
}
 8003834:	0018      	movs	r0, r3
 8003836:	46bd      	mov	sp, r7
 8003838:	b004      	add	sp, #16
 800383a:	bd80      	pop	{r7, pc}
 800383c:	ffff00ff 	.word	0xffff00ff

08003840 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003848:	46c0      	nop			; (mov r8, r8)
 800384a:	46bd      	mov	sp, r7
 800384c:	b002      	add	sp, #8
 800384e:	bd80      	pop	{r7, pc}

08003850 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003858:	46c0      	nop			; (mov r8, r8)
 800385a:	46bd      	mov	sp, r7
 800385c:	b002      	add	sp, #8
 800385e:	bd80      	pop	{r7, pc}

08003860 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003868:	46c0      	nop			; (mov r8, r8)
 800386a:	46bd      	mov	sp, r7
 800386c:	b002      	add	sp, #8
 800386e:	bd80      	pop	{r7, pc}

08003870 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b082      	sub	sp, #8
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003878:	46c0      	nop			; (mov r8, r8)
 800387a:	46bd      	mov	sp, r7
 800387c:	b002      	add	sp, #8
 800387e:	bd80      	pop	{r7, pc}

08003880 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b082      	sub	sp, #8
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003888:	46c0      	nop			; (mov r8, r8)
 800388a:	46bd      	mov	sp, r7
 800388c:	b002      	add	sp, #8
 800388e:	bd80      	pop	{r7, pc}

08003890 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	2380      	movs	r3, #128	; 0x80
 80038a4:	05db      	lsls	r3, r3, #23
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d00b      	beq.n	80038c2 <TIM_Base_SetConfig+0x32>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a23      	ldr	r2, [pc, #140]	; (800393c <TIM_Base_SetConfig+0xac>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d007      	beq.n	80038c2 <TIM_Base_SetConfig+0x32>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a22      	ldr	r2, [pc, #136]	; (8003940 <TIM_Base_SetConfig+0xb0>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d003      	beq.n	80038c2 <TIM_Base_SetConfig+0x32>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a21      	ldr	r2, [pc, #132]	; (8003944 <TIM_Base_SetConfig+0xb4>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d108      	bne.n	80038d4 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2270      	movs	r2, #112	; 0x70
 80038c6:	4393      	bics	r3, r2
 80038c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	68fa      	ldr	r2, [r7, #12]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038d4:	687a      	ldr	r2, [r7, #4]
 80038d6:	2380      	movs	r3, #128	; 0x80
 80038d8:	05db      	lsls	r3, r3, #23
 80038da:	429a      	cmp	r2, r3
 80038dc:	d00b      	beq.n	80038f6 <TIM_Base_SetConfig+0x66>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a16      	ldr	r2, [pc, #88]	; (800393c <TIM_Base_SetConfig+0xac>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d007      	beq.n	80038f6 <TIM_Base_SetConfig+0x66>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a15      	ldr	r2, [pc, #84]	; (8003940 <TIM_Base_SetConfig+0xb0>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d003      	beq.n	80038f6 <TIM_Base_SetConfig+0x66>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a14      	ldr	r2, [pc, #80]	; (8003944 <TIM_Base_SetConfig+0xb4>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d108      	bne.n	8003908 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	4a13      	ldr	r2, [pc, #76]	; (8003948 <TIM_Base_SetConfig+0xb8>)
 80038fa:	4013      	ands	r3, r2
 80038fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	68db      	ldr	r3, [r3, #12]
 8003902:	68fa      	ldr	r2, [r7, #12]
 8003904:	4313      	orrs	r3, r2
 8003906:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2280      	movs	r2, #128	; 0x80
 800390c:	4393      	bics	r3, r2
 800390e:	001a      	movs	r2, r3
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	691b      	ldr	r3, [r3, #16]
 8003914:	4313      	orrs	r3, r2
 8003916:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	68fa      	ldr	r2, [r7, #12]
 800391c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	689a      	ldr	r2, [r3, #8]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2201      	movs	r2, #1
 8003932:	615a      	str	r2, [r3, #20]
}
 8003934:	46c0      	nop			; (mov r8, r8)
 8003936:	46bd      	mov	sp, r7
 8003938:	b004      	add	sp, #16
 800393a:	bd80      	pop	{r7, pc}
 800393c:	40000400 	.word	0x40000400
 8003940:	40010800 	.word	0x40010800
 8003944:	40011400 	.word	0x40011400
 8003948:	fffffcff 	.word	0xfffffcff

0800394c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b086      	sub	sp, #24
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6a1b      	ldr	r3, [r3, #32]
 8003962:	2201      	movs	r2, #1
 8003964:	4393      	bics	r3, r2
 8003966:	001a      	movs	r2, r3
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	699b      	ldr	r3, [r3, #24]
 8003970:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	22f0      	movs	r2, #240	; 0xf0
 8003976:	4393      	bics	r3, r2
 8003978:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	011b      	lsls	r3, r3, #4
 800397e:	693a      	ldr	r2, [r7, #16]
 8003980:	4313      	orrs	r3, r2
 8003982:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	220a      	movs	r2, #10
 8003988:	4393      	bics	r3, r2
 800398a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800398c:	697a      	ldr	r2, [r7, #20]
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	4313      	orrs	r3, r2
 8003992:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	697a      	ldr	r2, [r7, #20]
 800399e:	621a      	str	r2, [r3, #32]
}
 80039a0:	46c0      	nop			; (mov r8, r8)
 80039a2:	46bd      	mov	sp, r7
 80039a4:	b006      	add	sp, #24
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	60b9      	str	r1, [r7, #8]
 80039b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6a1b      	ldr	r3, [r3, #32]
 80039b8:	2210      	movs	r2, #16
 80039ba:	4393      	bics	r3, r2
 80039bc:	001a      	movs	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	4a0d      	ldr	r2, [pc, #52]	; (8003a08 <TIM_TI2_ConfigInputStage+0x60>)
 80039d2:	4013      	ands	r3, r2
 80039d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	031b      	lsls	r3, r3, #12
 80039da:	697a      	ldr	r2, [r7, #20]
 80039dc:	4313      	orrs	r3, r2
 80039de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	22a0      	movs	r2, #160	; 0xa0
 80039e4:	4393      	bics	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	011b      	lsls	r3, r3, #4
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	697a      	ldr	r2, [r7, #20]
 80039f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	693a      	ldr	r2, [r7, #16]
 80039fc:	621a      	str	r2, [r3, #32]
}
 80039fe:	46c0      	nop			; (mov r8, r8)
 8003a00:	46bd      	mov	sp, r7
 8003a02:	b006      	add	sp, #24
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	46c0      	nop			; (mov r8, r8)
 8003a08:	ffff0fff 	.word	0xffff0fff

08003a0c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b084      	sub	sp, #16
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2270      	movs	r2, #112	; 0x70
 8003a20:	4393      	bics	r3, r2
 8003a22:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a24:	683a      	ldr	r2, [r7, #0]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	2207      	movs	r2, #7
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	68fa      	ldr	r2, [r7, #12]
 8003a34:	609a      	str	r2, [r3, #8]
}
 8003a36:	46c0      	nop			; (mov r8, r8)
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	b004      	add	sp, #16
 8003a3c:	bd80      	pop	{r7, pc}
	...

08003a40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b086      	sub	sp, #24
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	60f8      	str	r0, [r7, #12]
 8003a48:	60b9      	str	r1, [r7, #8]
 8003a4a:	607a      	str	r2, [r7, #4]
 8003a4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	4a09      	ldr	r2, [pc, #36]	; (8003a7c <TIM_ETR_SetConfig+0x3c>)
 8003a58:	4013      	ands	r3, r2
 8003a5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	021a      	lsls	r2, r3, #8
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	431a      	orrs	r2, r3
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	697a      	ldr	r2, [r7, #20]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	697a      	ldr	r2, [r7, #20]
 8003a72:	609a      	str	r2, [r3, #8]
}
 8003a74:	46c0      	nop			; (mov r8, r8)
 8003a76:	46bd      	mov	sp, r7
 8003a78:	b006      	add	sp, #24
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	ffff00ff 	.word	0xffff00ff

08003a80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2238      	movs	r2, #56	; 0x38
 8003a8e:	5c9b      	ldrb	r3, [r3, r2]
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d101      	bne.n	8003a98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003a94:	2302      	movs	r3, #2
 8003a96:	e032      	b.n	8003afe <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2238      	movs	r2, #56	; 0x38
 8003a9c:	2101      	movs	r1, #1
 8003a9e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2239      	movs	r2, #57	; 0x39
 8003aa4:	2102      	movs	r1, #2
 8003aa6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2270      	movs	r2, #112	; 0x70
 8003abc:	4393      	bics	r3, r2
 8003abe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	2280      	movs	r2, #128	; 0x80
 8003ace:	4393      	bics	r3, r2
 8003ad0:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	68ba      	ldr	r2, [r7, #8]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	68fa      	ldr	r2, [r7, #12]
 8003ae2:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	68ba      	ldr	r2, [r7, #8]
 8003aea:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2239      	movs	r2, #57	; 0x39
 8003af0:	2101      	movs	r1, #1
 8003af2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2238      	movs	r2, #56	; 0x38
 8003af8:	2100      	movs	r1, #0
 8003afa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003afc:	2300      	movs	r3, #0
}
 8003afe:	0018      	movs	r0, r3
 8003b00:	46bd      	mov	sp, r7
 8003b02:	b004      	add	sp, #16
 8003b04:	bd80      	pop	{r7, pc}
	...

08003b08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b082      	sub	sp, #8
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d101      	bne.n	8003b1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e044      	b.n	8003ba4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d107      	bne.n	8003b32 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2270      	movs	r2, #112	; 0x70
 8003b26:	2100      	movs	r1, #0
 8003b28:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	0018      	movs	r0, r3
 8003b2e:	f7fe f921 	bl	8001d74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2224      	movs	r2, #36	; 0x24
 8003b36:	675a      	str	r2, [r3, #116]	; 0x74

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	2101      	movs	r1, #1
 8003b44:	438a      	bics	r2, r1
 8003b46:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	0018      	movs	r0, r3
 8003b4c:	f000 f830 	bl	8003bb0 <UART_SetConfig>
 8003b50:	0003      	movs	r3, r0
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d101      	bne.n	8003b5a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e024      	b.n	8003ba4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d003      	beq.n	8003b6a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	0018      	movs	r0, r3
 8003b66:	f000 fb57 	bl	8004218 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	685a      	ldr	r2, [r3, #4]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	490d      	ldr	r1, [pc, #52]	; (8003bac <HAL_UART_Init+0xa4>)
 8003b76:	400a      	ands	r2, r1
 8003b78:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	689a      	ldr	r2, [r3, #8]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	212a      	movs	r1, #42	; 0x2a
 8003b86:	438a      	bics	r2, r1
 8003b88:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2101      	movs	r1, #1
 8003b96:	430a      	orrs	r2, r1
 8003b98:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	0018      	movs	r0, r3
 8003b9e:	f000 fbef 	bl	8004380 <UART_CheckIdleState>
 8003ba2:	0003      	movs	r3, r0
}
 8003ba4:	0018      	movs	r0, r3
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	b002      	add	sp, #8
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	ffffb7ff 	.word	0xffffb7ff

08003bb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003bb0:	b5b0      	push	{r4, r5, r7, lr}
 8003bb2:	b08e      	sub	sp, #56	; 0x38
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8003bb8:	231b      	movs	r3, #27
 8003bba:	2218      	movs	r2, #24
 8003bbc:	4694      	mov	ip, r2
 8003bbe:	44bc      	add	ip, r7
 8003bc0:	4463      	add	r3, ip
 8003bc2:	2210      	movs	r2, #16
 8003bc4:	701a      	strb	r2, [r3, #0]
  uint32_t usartdiv                   = 0x00000000U;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef ret               = HAL_OK;
 8003bca:	2313      	movs	r3, #19
 8003bcc:	2218      	movs	r2, #24
 8003bce:	4694      	mov	ip, r2
 8003bd0:	44bc      	add	ip, r7
 8003bd2:	4463      	add	r3, ip
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	701a      	strb	r2, [r3, #0]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	627b      	str	r3, [r7, #36]	; 0x24
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003bdc:	69fb      	ldr	r3, [r7, #28]
 8003bde:	689a      	ldr	r2, [r3, #8]
 8003be0:	69fb      	ldr	r3, [r7, #28]
 8003be2:	691b      	ldr	r3, [r3, #16]
 8003be4:	431a      	orrs	r2, r3
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	431a      	orrs	r2, r3
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	69db      	ldr	r3, [r3, #28]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4aca      	ldr	r2, [pc, #808]	; (8003f24 <UART_SetConfig+0x374>)
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	0019      	movs	r1, r3
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c06:	430a      	orrs	r2, r1
 8003c08:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	4ac5      	ldr	r2, [pc, #788]	; (8003f28 <UART_SetConfig+0x378>)
 8003c12:	4013      	ands	r3, r2
 8003c14:	0019      	movs	r1, r3
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	68da      	ldr	r2, [r3, #12]
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4abf      	ldr	r2, [pc, #764]	; (8003f2c <UART_SetConfig+0x37c>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d004      	beq.n	8003c3c <UART_SetConfig+0x8c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	6a1b      	ldr	r3, [r3, #32]
 8003c36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003c3c:	69fb      	ldr	r3, [r7, #28]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	4abb      	ldr	r2, [pc, #748]	; (8003f30 <UART_SetConfig+0x380>)
 8003c44:	4013      	ands	r3, r2
 8003c46:	0019      	movs	r1, r3
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c4e:	430a      	orrs	r2, r1
 8003c50:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4ab7      	ldr	r2, [pc, #732]	; (8003f34 <UART_SetConfig+0x384>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d134      	bne.n	8003cc6 <UART_SetConfig+0x116>
 8003c5c:	4bb6      	ldr	r3, [pc, #728]	; (8003f38 <UART_SetConfig+0x388>)
 8003c5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c60:	2203      	movs	r2, #3
 8003c62:	4013      	ands	r3, r2
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d015      	beq.n	8003c94 <UART_SetConfig+0xe4>
 8003c68:	d304      	bcc.n	8003c74 <UART_SetConfig+0xc4>
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d00a      	beq.n	8003c84 <UART_SetConfig+0xd4>
 8003c6e:	2b03      	cmp	r3, #3
 8003c70:	d018      	beq.n	8003ca4 <UART_SetConfig+0xf4>
 8003c72:	e01f      	b.n	8003cb4 <UART_SetConfig+0x104>
 8003c74:	231b      	movs	r3, #27
 8003c76:	2218      	movs	r2, #24
 8003c78:	4694      	mov	ip, r2
 8003c7a:	44bc      	add	ip, r7
 8003c7c:	4463      	add	r3, ip
 8003c7e:	2201      	movs	r2, #1
 8003c80:	701a      	strb	r2, [r3, #0]
 8003c82:	e0c5      	b.n	8003e10 <UART_SetConfig+0x260>
 8003c84:	231b      	movs	r3, #27
 8003c86:	2218      	movs	r2, #24
 8003c88:	4694      	mov	ip, r2
 8003c8a:	44bc      	add	ip, r7
 8003c8c:	4463      	add	r3, ip
 8003c8e:	2202      	movs	r2, #2
 8003c90:	701a      	strb	r2, [r3, #0]
 8003c92:	e0bd      	b.n	8003e10 <UART_SetConfig+0x260>
 8003c94:	231b      	movs	r3, #27
 8003c96:	2218      	movs	r2, #24
 8003c98:	4694      	mov	ip, r2
 8003c9a:	44bc      	add	ip, r7
 8003c9c:	4463      	add	r3, ip
 8003c9e:	2204      	movs	r2, #4
 8003ca0:	701a      	strb	r2, [r3, #0]
 8003ca2:	e0b5      	b.n	8003e10 <UART_SetConfig+0x260>
 8003ca4:	231b      	movs	r3, #27
 8003ca6:	2218      	movs	r2, #24
 8003ca8:	4694      	mov	ip, r2
 8003caa:	44bc      	add	ip, r7
 8003cac:	4463      	add	r3, ip
 8003cae:	2208      	movs	r2, #8
 8003cb0:	701a      	strb	r2, [r3, #0]
 8003cb2:	e0ad      	b.n	8003e10 <UART_SetConfig+0x260>
 8003cb4:	231b      	movs	r3, #27
 8003cb6:	2218      	movs	r2, #24
 8003cb8:	4694      	mov	ip, r2
 8003cba:	44bc      	add	ip, r7
 8003cbc:	4463      	add	r3, ip
 8003cbe:	2210      	movs	r2, #16
 8003cc0:	701a      	strb	r2, [r3, #0]
 8003cc2:	46c0      	nop			; (mov r8, r8)
 8003cc4:	e0a4      	b.n	8003e10 <UART_SetConfig+0x260>
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a9c      	ldr	r2, [pc, #624]	; (8003f3c <UART_SetConfig+0x38c>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d137      	bne.n	8003d40 <UART_SetConfig+0x190>
 8003cd0:	4b99      	ldr	r3, [pc, #612]	; (8003f38 <UART_SetConfig+0x388>)
 8003cd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cd4:	220c      	movs	r2, #12
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	2b04      	cmp	r3, #4
 8003cda:	d018      	beq.n	8003d0e <UART_SetConfig+0x15e>
 8003cdc:	d802      	bhi.n	8003ce4 <UART_SetConfig+0x134>
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d005      	beq.n	8003cee <UART_SetConfig+0x13e>
 8003ce2:	e024      	b.n	8003d2e <UART_SetConfig+0x17e>
 8003ce4:	2b08      	cmp	r3, #8
 8003ce6:	d00a      	beq.n	8003cfe <UART_SetConfig+0x14e>
 8003ce8:	2b0c      	cmp	r3, #12
 8003cea:	d018      	beq.n	8003d1e <UART_SetConfig+0x16e>
 8003cec:	e01f      	b.n	8003d2e <UART_SetConfig+0x17e>
 8003cee:	231b      	movs	r3, #27
 8003cf0:	2218      	movs	r2, #24
 8003cf2:	4694      	mov	ip, r2
 8003cf4:	44bc      	add	ip, r7
 8003cf6:	4463      	add	r3, ip
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	701a      	strb	r2, [r3, #0]
 8003cfc:	e088      	b.n	8003e10 <UART_SetConfig+0x260>
 8003cfe:	231b      	movs	r3, #27
 8003d00:	2218      	movs	r2, #24
 8003d02:	4694      	mov	ip, r2
 8003d04:	44bc      	add	ip, r7
 8003d06:	4463      	add	r3, ip
 8003d08:	2202      	movs	r2, #2
 8003d0a:	701a      	strb	r2, [r3, #0]
 8003d0c:	e080      	b.n	8003e10 <UART_SetConfig+0x260>
 8003d0e:	231b      	movs	r3, #27
 8003d10:	2218      	movs	r2, #24
 8003d12:	4694      	mov	ip, r2
 8003d14:	44bc      	add	ip, r7
 8003d16:	4463      	add	r3, ip
 8003d18:	2204      	movs	r2, #4
 8003d1a:	701a      	strb	r2, [r3, #0]
 8003d1c:	e078      	b.n	8003e10 <UART_SetConfig+0x260>
 8003d1e:	231b      	movs	r3, #27
 8003d20:	2218      	movs	r2, #24
 8003d22:	4694      	mov	ip, r2
 8003d24:	44bc      	add	ip, r7
 8003d26:	4463      	add	r3, ip
 8003d28:	2208      	movs	r2, #8
 8003d2a:	701a      	strb	r2, [r3, #0]
 8003d2c:	e070      	b.n	8003e10 <UART_SetConfig+0x260>
 8003d2e:	231b      	movs	r3, #27
 8003d30:	2218      	movs	r2, #24
 8003d32:	4694      	mov	ip, r2
 8003d34:	44bc      	add	ip, r7
 8003d36:	4463      	add	r3, ip
 8003d38:	2210      	movs	r2, #16
 8003d3a:	701a      	strb	r2, [r3, #0]
 8003d3c:	46c0      	nop			; (mov r8, r8)
 8003d3e:	e067      	b.n	8003e10 <UART_SetConfig+0x260>
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a7e      	ldr	r2, [pc, #504]	; (8003f40 <UART_SetConfig+0x390>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d107      	bne.n	8003d5a <UART_SetConfig+0x1aa>
 8003d4a:	231b      	movs	r3, #27
 8003d4c:	2218      	movs	r2, #24
 8003d4e:	4694      	mov	ip, r2
 8003d50:	44bc      	add	ip, r7
 8003d52:	4463      	add	r3, ip
 8003d54:	2200      	movs	r2, #0
 8003d56:	701a      	strb	r2, [r3, #0]
 8003d58:	e05a      	b.n	8003e10 <UART_SetConfig+0x260>
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a79      	ldr	r2, [pc, #484]	; (8003f44 <UART_SetConfig+0x394>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d107      	bne.n	8003d74 <UART_SetConfig+0x1c4>
 8003d64:	231b      	movs	r3, #27
 8003d66:	2218      	movs	r2, #24
 8003d68:	4694      	mov	ip, r2
 8003d6a:	44bc      	add	ip, r7
 8003d6c:	4463      	add	r3, ip
 8003d6e:	2200      	movs	r2, #0
 8003d70:	701a      	strb	r2, [r3, #0]
 8003d72:	e04d      	b.n	8003e10 <UART_SetConfig+0x260>
 8003d74:	69fb      	ldr	r3, [r7, #28]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a6c      	ldr	r2, [pc, #432]	; (8003f2c <UART_SetConfig+0x37c>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d141      	bne.n	8003e02 <UART_SetConfig+0x252>
 8003d7e:	4b6e      	ldr	r3, [pc, #440]	; (8003f38 <UART_SetConfig+0x388>)
 8003d80:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d82:	23c0      	movs	r3, #192	; 0xc0
 8003d84:	011b      	lsls	r3, r3, #4
 8003d86:	4013      	ands	r3, r2
 8003d88:	2280      	movs	r2, #128	; 0x80
 8003d8a:	00d2      	lsls	r2, r2, #3
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d01f      	beq.n	8003dd0 <UART_SetConfig+0x220>
 8003d90:	2280      	movs	r2, #128	; 0x80
 8003d92:	00d2      	lsls	r2, r2, #3
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d802      	bhi.n	8003d9e <UART_SetConfig+0x1ee>
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d009      	beq.n	8003db0 <UART_SetConfig+0x200>
 8003d9c:	e028      	b.n	8003df0 <UART_SetConfig+0x240>
 8003d9e:	2280      	movs	r2, #128	; 0x80
 8003da0:	0112      	lsls	r2, r2, #4
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d00c      	beq.n	8003dc0 <UART_SetConfig+0x210>
 8003da6:	22c0      	movs	r2, #192	; 0xc0
 8003da8:	0112      	lsls	r2, r2, #4
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d018      	beq.n	8003de0 <UART_SetConfig+0x230>
 8003dae:	e01f      	b.n	8003df0 <UART_SetConfig+0x240>
 8003db0:	231b      	movs	r3, #27
 8003db2:	2218      	movs	r2, #24
 8003db4:	4694      	mov	ip, r2
 8003db6:	44bc      	add	ip, r7
 8003db8:	4463      	add	r3, ip
 8003dba:	2200      	movs	r2, #0
 8003dbc:	701a      	strb	r2, [r3, #0]
 8003dbe:	e027      	b.n	8003e10 <UART_SetConfig+0x260>
 8003dc0:	231b      	movs	r3, #27
 8003dc2:	2218      	movs	r2, #24
 8003dc4:	4694      	mov	ip, r2
 8003dc6:	44bc      	add	ip, r7
 8003dc8:	4463      	add	r3, ip
 8003dca:	2202      	movs	r2, #2
 8003dcc:	701a      	strb	r2, [r3, #0]
 8003dce:	e01f      	b.n	8003e10 <UART_SetConfig+0x260>
 8003dd0:	231b      	movs	r3, #27
 8003dd2:	2218      	movs	r2, #24
 8003dd4:	4694      	mov	ip, r2
 8003dd6:	44bc      	add	ip, r7
 8003dd8:	4463      	add	r3, ip
 8003dda:	2204      	movs	r2, #4
 8003ddc:	701a      	strb	r2, [r3, #0]
 8003dde:	e017      	b.n	8003e10 <UART_SetConfig+0x260>
 8003de0:	231b      	movs	r3, #27
 8003de2:	2218      	movs	r2, #24
 8003de4:	4694      	mov	ip, r2
 8003de6:	44bc      	add	ip, r7
 8003de8:	4463      	add	r3, ip
 8003dea:	2208      	movs	r2, #8
 8003dec:	701a      	strb	r2, [r3, #0]
 8003dee:	e00f      	b.n	8003e10 <UART_SetConfig+0x260>
 8003df0:	231b      	movs	r3, #27
 8003df2:	2218      	movs	r2, #24
 8003df4:	4694      	mov	ip, r2
 8003df6:	44bc      	add	ip, r7
 8003df8:	4463      	add	r3, ip
 8003dfa:	2210      	movs	r2, #16
 8003dfc:	701a      	strb	r2, [r3, #0]
 8003dfe:	46c0      	nop			; (mov r8, r8)
 8003e00:	e006      	b.n	8003e10 <UART_SetConfig+0x260>
 8003e02:	231b      	movs	r3, #27
 8003e04:	2218      	movs	r2, #24
 8003e06:	4694      	mov	ip, r2
 8003e08:	44bc      	add	ip, r7
 8003e0a:	4463      	add	r3, ip
 8003e0c:	2210      	movs	r2, #16
 8003e0e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a45      	ldr	r2, [pc, #276]	; (8003f2c <UART_SetConfig+0x37c>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d000      	beq.n	8003e1c <UART_SetConfig+0x26c>
 8003e1a:	e09d      	b.n	8003f58 <UART_SetConfig+0x3a8>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003e1c:	231b      	movs	r3, #27
 8003e1e:	2218      	movs	r2, #24
 8003e20:	4694      	mov	ip, r2
 8003e22:	44bc      	add	ip, r7
 8003e24:	4463      	add	r3, ip
 8003e26:	781b      	ldrb	r3, [r3, #0]
 8003e28:	2b02      	cmp	r3, #2
 8003e2a:	d00d      	beq.n	8003e48 <UART_SetConfig+0x298>
 8003e2c:	dc02      	bgt.n	8003e34 <UART_SetConfig+0x284>
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d005      	beq.n	8003e3e <UART_SetConfig+0x28e>
 8003e32:	e01d      	b.n	8003e70 <UART_SetConfig+0x2c0>
 8003e34:	2b04      	cmp	r3, #4
 8003e36:	d012      	beq.n	8003e5e <UART_SetConfig+0x2ae>
 8003e38:	2b08      	cmp	r3, #8
 8003e3a:	d015      	beq.n	8003e68 <UART_SetConfig+0x2b8>
 8003e3c:	e018      	b.n	8003e70 <UART_SetConfig+0x2c0>
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003e3e:	f7ff f949 	bl	80030d4 <HAL_RCC_GetPCLK1Freq>
 8003e42:	0003      	movs	r3, r0
 8003e44:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003e46:	e01b      	b.n	8003e80 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003e48:	4b3b      	ldr	r3, [pc, #236]	; (8003f38 <UART_SetConfig+0x388>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	2210      	movs	r2, #16
 8003e4e:	4013      	ands	r3, r2
 8003e50:	d002      	beq.n	8003e58 <UART_SetConfig+0x2a8>
        {
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 8003e52:	4b3d      	ldr	r3, [pc, #244]	; (8003f48 <UART_SetConfig+0x398>)
 8003e54:	627b      	str	r3, [r7, #36]	; 0x24
        }
        else
        {
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
        }
        break;
 8003e56:	e013      	b.n	8003e80 <UART_SetConfig+0x2d0>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003e58:	4b3c      	ldr	r3, [pc, #240]	; (8003f4c <UART_SetConfig+0x39c>)
 8003e5a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003e5c:	e010      	b.n	8003e80 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003e5e:	f7ff f8ab 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 8003e62:	0003      	movs	r3, r0
 8003e64:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003e66:	e00b      	b.n	8003e80 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003e68:	2380      	movs	r3, #128	; 0x80
 8003e6a:	021b      	lsls	r3, r3, #8
 8003e6c:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003e6e:	e007      	b.n	8003e80 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003e70:	2313      	movs	r3, #19
 8003e72:	2218      	movs	r2, #24
 8003e74:	4694      	mov	ip, r2
 8003e76:	44bc      	add	ip, r7
 8003e78:	4463      	add	r3, ip
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	701a      	strb	r2, [r3, #0]
        break;
 8003e7e:	46c0      	nop			; (mov r8, r8)
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8003e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d100      	bne.n	8003e88 <UART_SetConfig+0x2d8>
 8003e86:	e1a6      	b.n	80041d6 <UART_SetConfig+0x626>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	685a      	ldr	r2, [r3, #4]
 8003e8c:	0013      	movs	r3, r2
 8003e8e:	005b      	lsls	r3, r3, #1
 8003e90:	189b      	adds	r3, r3, r2
 8003e92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d305      	bcc.n	8003ea4 <UART_SetConfig+0x2f4>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003e98:	69fb      	ldr	r3, [r7, #28]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003e9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d907      	bls.n	8003eb4 <UART_SetConfig+0x304>
      {
        ret = HAL_ERROR;
 8003ea4:	2313      	movs	r3, #19
 8003ea6:	2218      	movs	r2, #24
 8003ea8:	4694      	mov	ip, r2
 8003eaa:	44bc      	add	ip, r7
 8003eac:	4463      	add	r3, ip
 8003eae:	2201      	movs	r2, #1
 8003eb0:	701a      	strb	r2, [r3, #0]
 8003eb2:	e190      	b.n	80041d6 <UART_SetConfig+0x626>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8003eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb6:	613b      	str	r3, [r7, #16]
 8003eb8:	2300      	movs	r3, #0
 8003eba:	617b      	str	r3, [r7, #20]
 8003ebc:	6939      	ldr	r1, [r7, #16]
 8003ebe:	697a      	ldr	r2, [r7, #20]
 8003ec0:	000b      	movs	r3, r1
 8003ec2:	0e1b      	lsrs	r3, r3, #24
 8003ec4:	0010      	movs	r0, r2
 8003ec6:	0205      	lsls	r5, r0, #8
 8003ec8:	431d      	orrs	r5, r3
 8003eca:	000b      	movs	r3, r1
 8003ecc:	021c      	lsls	r4, r3, #8
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	085b      	lsrs	r3, r3, #1
 8003ed4:	60bb      	str	r3, [r7, #8]
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	60fb      	str	r3, [r7, #12]
 8003eda:	68b8      	ldr	r0, [r7, #8]
 8003edc:	68f9      	ldr	r1, [r7, #12]
 8003ede:	1900      	adds	r0, r0, r4
 8003ee0:	4169      	adcs	r1, r5
 8003ee2:	69fb      	ldr	r3, [r7, #28]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	603b      	str	r3, [r7, #0]
 8003ee8:	2300      	movs	r3, #0
 8003eea:	607b      	str	r3, [r7, #4]
 8003eec:	683a      	ldr	r2, [r7, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f7fc fa80 	bl	80003f4 <__aeabi_uldivmod>
 8003ef4:	0003      	movs	r3, r0
 8003ef6:	000c      	movs	r4, r1
 8003ef8:	62fb      	str	r3, [r7, #44]	; 0x2c

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003efc:	4a14      	ldr	r2, [pc, #80]	; (8003f50 <UART_SetConfig+0x3a0>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d908      	bls.n	8003f14 <UART_SetConfig+0x364>
 8003f02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f04:	4a13      	ldr	r2, [pc, #76]	; (8003f54 <UART_SetConfig+0x3a4>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d804      	bhi.n	8003f14 <UART_SetConfig+0x364>
        {
          huart->Instance->BRR = usartdiv;
 8003f0a:	69fb      	ldr	r3, [r7, #28]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f10:	60da      	str	r2, [r3, #12]
 8003f12:	e160      	b.n	80041d6 <UART_SetConfig+0x626>
        }
        else
        {
          ret = HAL_ERROR;
 8003f14:	2313      	movs	r3, #19
 8003f16:	2218      	movs	r2, #24
 8003f18:	4694      	mov	ip, r2
 8003f1a:	44bc      	add	ip, r7
 8003f1c:	4463      	add	r3, ip
 8003f1e:	2201      	movs	r2, #1
 8003f20:	701a      	strb	r2, [r3, #0]
 8003f22:	e158      	b.n	80041d6 <UART_SetConfig+0x626>
 8003f24:	efff69f3 	.word	0xefff69f3
 8003f28:	ffffcfff 	.word	0xffffcfff
 8003f2c:	40004800 	.word	0x40004800
 8003f30:	fffff4ff 	.word	0xfffff4ff
 8003f34:	40013800 	.word	0x40013800
 8003f38:	40021000 	.word	0x40021000
 8003f3c:	40004400 	.word	0x40004400
 8003f40:	40004c00 	.word	0x40004c00
 8003f44:	40005000 	.word	0x40005000
 8003f48:	003d0900 	.word	0x003d0900
 8003f4c:	00f42400 	.word	0x00f42400
 8003f50:	000002ff 	.word	0x000002ff
 8003f54:	000fffff 	.word	0x000fffff
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f58:	69fb      	ldr	r3, [r7, #28]
 8003f5a:	69da      	ldr	r2, [r3, #28]
 8003f5c:	2380      	movs	r3, #128	; 0x80
 8003f5e:	021b      	lsls	r3, r3, #8
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d000      	beq.n	8003f66 <UART_SetConfig+0x3b6>
 8003f64:	e0a9      	b.n	80040ba <UART_SetConfig+0x50a>
  {
    switch (clocksource)
 8003f66:	231b      	movs	r3, #27
 8003f68:	2218      	movs	r2, #24
 8003f6a:	4694      	mov	ip, r2
 8003f6c:	44bc      	add	ip, r7
 8003f6e:	4463      	add	r3, ip
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	2b08      	cmp	r3, #8
 8003f74:	d86d      	bhi.n	8004052 <UART_SetConfig+0x4a2>
 8003f76:	009a      	lsls	r2, r3, #2
 8003f78:	4b9f      	ldr	r3, [pc, #636]	; (80041f8 <UART_SetConfig+0x648>)
 8003f7a:	18d3      	adds	r3, r2, r3
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003f80:	f7ff f8a8 	bl	80030d4 <HAL_RCC_GetPCLK1Freq>
 8003f84:	0003      	movs	r3, r0
 8003f86:	005a      	lsls	r2, r3, #1
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	085b      	lsrs	r3, r3, #1
 8003f8e:	18d2      	adds	r2, r2, r3
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	0019      	movs	r1, r3
 8003f96:	0010      	movs	r0, r2
 8003f98:	f7fc f8b6 	bl	8000108 <__udivsi3>
 8003f9c:	0003      	movs	r3, r0
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003fa2:	e05e      	b.n	8004062 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003fa4:	f7ff f8ac 	bl	8003100 <HAL_RCC_GetPCLK2Freq>
 8003fa8:	0003      	movs	r3, r0
 8003faa:	005a      	lsls	r2, r3, #1
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	085b      	lsrs	r3, r3, #1
 8003fb2:	18d2      	adds	r2, r2, r3
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	0019      	movs	r1, r3
 8003fba:	0010      	movs	r0, r2
 8003fbc:	f7fc f8a4 	bl	8000108 <__udivsi3>
 8003fc0:	0003      	movs	r3, r0
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003fc6:	e04c      	b.n	8004062 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003fc8:	4b8c      	ldr	r3, [pc, #560]	; (80041fc <UART_SetConfig+0x64c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2210      	movs	r2, #16
 8003fce:	4013      	ands	r3, r2
 8003fd0:	d00e      	beq.n	8003ff0 <UART_SetConfig+0x440>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	085b      	lsrs	r3, r3, #1
 8003fd8:	4a89      	ldr	r2, [pc, #548]	; (8004200 <UART_SetConfig+0x650>)
 8003fda:	189a      	adds	r2, r3, r2
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	0019      	movs	r1, r3
 8003fe2:	0010      	movs	r0, r2
 8003fe4:	f7fc f890 	bl	8000108 <__udivsi3>
 8003fe8:	0003      	movs	r3, r0
 8003fea:	b29b      	uxth	r3, r3
 8003fec:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 8003fee:	e038      	b.n	8004062 <UART_SetConfig+0x4b2>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	085b      	lsrs	r3, r3, #1
 8003ff6:	4a83      	ldr	r2, [pc, #524]	; (8004204 <UART_SetConfig+0x654>)
 8003ff8:	189a      	adds	r2, r3, r2
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	0019      	movs	r1, r3
 8004000:	0010      	movs	r0, r2
 8004002:	f7fc f881 	bl	8000108 <__udivsi3>
 8004006:	0003      	movs	r3, r0
 8004008:	b29b      	uxth	r3, r3
 800400a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800400c:	e029      	b.n	8004062 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800400e:	f7fe ffd3 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 8004012:	0003      	movs	r3, r0
 8004014:	005a      	lsls	r2, r3, #1
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	085b      	lsrs	r3, r3, #1
 800401c:	18d2      	adds	r2, r2, r3
 800401e:	69fb      	ldr	r3, [r7, #28]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	0019      	movs	r1, r3
 8004024:	0010      	movs	r0, r2
 8004026:	f7fc f86f 	bl	8000108 <__udivsi3>
 800402a:	0003      	movs	r3, r0
 800402c:	b29b      	uxth	r3, r3
 800402e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004030:	e017      	b.n	8004062 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	085b      	lsrs	r3, r3, #1
 8004038:	2280      	movs	r2, #128	; 0x80
 800403a:	0252      	lsls	r2, r2, #9
 800403c:	189a      	adds	r2, r3, r2
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	0019      	movs	r1, r3
 8004044:	0010      	movs	r0, r2
 8004046:	f7fc f85f 	bl	8000108 <__udivsi3>
 800404a:	0003      	movs	r3, r0
 800404c:	b29b      	uxth	r3, r3
 800404e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004050:	e007      	b.n	8004062 <UART_SetConfig+0x4b2>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004052:	2313      	movs	r3, #19
 8004054:	2218      	movs	r2, #24
 8004056:	4694      	mov	ip, r2
 8004058:	44bc      	add	ip, r7
 800405a:	4463      	add	r3, ip
 800405c:	2201      	movs	r2, #1
 800405e:	701a      	strb	r2, [r3, #0]
        break;
 8004060:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004062:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004064:	2b0f      	cmp	r3, #15
 8004066:	d920      	bls.n	80040aa <UART_SetConfig+0x4fa>
 8004068:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800406a:	4a67      	ldr	r2, [pc, #412]	; (8004208 <UART_SetConfig+0x658>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d81c      	bhi.n	80040aa <UART_SetConfig+0x4fa>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004072:	b29a      	uxth	r2, r3
 8004074:	200a      	movs	r0, #10
 8004076:	2418      	movs	r4, #24
 8004078:	193b      	adds	r3, r7, r4
 800407a:	181b      	adds	r3, r3, r0
 800407c:	210f      	movs	r1, #15
 800407e:	438a      	bics	r2, r1
 8004080:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004084:	085b      	lsrs	r3, r3, #1
 8004086:	b29b      	uxth	r3, r3
 8004088:	2207      	movs	r2, #7
 800408a:	4013      	ands	r3, r2
 800408c:	b299      	uxth	r1, r3
 800408e:	193b      	adds	r3, r7, r4
 8004090:	181b      	adds	r3, r3, r0
 8004092:	193a      	adds	r2, r7, r4
 8004094:	1812      	adds	r2, r2, r0
 8004096:	8812      	ldrh	r2, [r2, #0]
 8004098:	430a      	orrs	r2, r1
 800409a:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 800409c:	69fb      	ldr	r3, [r7, #28]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	193a      	adds	r2, r7, r4
 80040a2:	1812      	adds	r2, r2, r0
 80040a4:	8812      	ldrh	r2, [r2, #0]
 80040a6:	60da      	str	r2, [r3, #12]
 80040a8:	e095      	b.n	80041d6 <UART_SetConfig+0x626>
    }
    else
    {
      ret = HAL_ERROR;
 80040aa:	2313      	movs	r3, #19
 80040ac:	2218      	movs	r2, #24
 80040ae:	4694      	mov	ip, r2
 80040b0:	44bc      	add	ip, r7
 80040b2:	4463      	add	r3, ip
 80040b4:	2201      	movs	r2, #1
 80040b6:	701a      	strb	r2, [r3, #0]
 80040b8:	e08d      	b.n	80041d6 <UART_SetConfig+0x626>
    }
  }
  else
  {
    switch (clocksource)
 80040ba:	231b      	movs	r3, #27
 80040bc:	2218      	movs	r2, #24
 80040be:	4694      	mov	ip, r2
 80040c0:	44bc      	add	ip, r7
 80040c2:	4463      	add	r3, ip
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	2b08      	cmp	r3, #8
 80040c8:	d86a      	bhi.n	80041a0 <UART_SetConfig+0x5f0>
 80040ca:	009a      	lsls	r2, r3, #2
 80040cc:	4b4f      	ldr	r3, [pc, #316]	; (800420c <UART_SetConfig+0x65c>)
 80040ce:	18d3      	adds	r3, r2, r3
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80040d4:	f7fe fffe 	bl	80030d4 <HAL_RCC_GetPCLK1Freq>
 80040d8:	0002      	movs	r2, r0
 80040da:	69fb      	ldr	r3, [r7, #28]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	085b      	lsrs	r3, r3, #1
 80040e0:	18d2      	adds	r2, r2, r3
 80040e2:	69fb      	ldr	r3, [r7, #28]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	0019      	movs	r1, r3
 80040e8:	0010      	movs	r0, r2
 80040ea:	f7fc f80d 	bl	8000108 <__udivsi3>
 80040ee:	0003      	movs	r3, r0
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80040f4:	e05c      	b.n	80041b0 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80040f6:	f7ff f803 	bl	8003100 <HAL_RCC_GetPCLK2Freq>
 80040fa:	0002      	movs	r2, r0
 80040fc:	69fb      	ldr	r3, [r7, #28]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	085b      	lsrs	r3, r3, #1
 8004102:	18d2      	adds	r2, r2, r3
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	0019      	movs	r1, r3
 800410a:	0010      	movs	r0, r2
 800410c:	f7fb fffc 	bl	8000108 <__udivsi3>
 8004110:	0003      	movs	r3, r0
 8004112:	b29b      	uxth	r3, r3
 8004114:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004116:	e04b      	b.n	80041b0 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004118:	4b38      	ldr	r3, [pc, #224]	; (80041fc <UART_SetConfig+0x64c>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2210      	movs	r2, #16
 800411e:	4013      	ands	r3, r2
 8004120:	d00e      	beq.n	8004140 <UART_SetConfig+0x590>
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8004122:	69fb      	ldr	r3, [r7, #28]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	085b      	lsrs	r3, r3, #1
 8004128:	4a39      	ldr	r2, [pc, #228]	; (8004210 <UART_SetConfig+0x660>)
 800412a:	189a      	adds	r2, r3, r2
 800412c:	69fb      	ldr	r3, [r7, #28]
 800412e:	685b      	ldr	r3, [r3, #4]
 8004130:	0019      	movs	r1, r3
 8004132:	0010      	movs	r0, r2
 8004134:	f7fb ffe8 	bl	8000108 <__udivsi3>
 8004138:	0003      	movs	r3, r0
 800413a:	b29b      	uxth	r3, r3
 800413c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
        }
        break;
 800413e:	e037      	b.n	80041b0 <UART_SetConfig+0x600>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004140:	69fb      	ldr	r3, [r7, #28]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	085b      	lsrs	r3, r3, #1
 8004146:	4a33      	ldr	r2, [pc, #204]	; (8004214 <UART_SetConfig+0x664>)
 8004148:	189a      	adds	r2, r3, r2
 800414a:	69fb      	ldr	r3, [r7, #28]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	0019      	movs	r1, r3
 8004150:	0010      	movs	r0, r2
 8004152:	f7fb ffd9 	bl	8000108 <__udivsi3>
 8004156:	0003      	movs	r3, r0
 8004158:	b29b      	uxth	r3, r3
 800415a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800415c:	e028      	b.n	80041b0 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800415e:	f7fe ff2b 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 8004162:	0002      	movs	r2, r0
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	085b      	lsrs	r3, r3, #1
 800416a:	18d2      	adds	r2, r2, r3
 800416c:	69fb      	ldr	r3, [r7, #28]
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	0019      	movs	r1, r3
 8004172:	0010      	movs	r0, r2
 8004174:	f7fb ffc8 	bl	8000108 <__udivsi3>
 8004178:	0003      	movs	r3, r0
 800417a:	b29b      	uxth	r3, r3
 800417c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800417e:	e017      	b.n	80041b0 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004180:	69fb      	ldr	r3, [r7, #28]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	085b      	lsrs	r3, r3, #1
 8004186:	2280      	movs	r2, #128	; 0x80
 8004188:	0212      	lsls	r2, r2, #8
 800418a:	189a      	adds	r2, r3, r2
 800418c:	69fb      	ldr	r3, [r7, #28]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	0019      	movs	r1, r3
 8004192:	0010      	movs	r0, r2
 8004194:	f7fb ffb8 	bl	8000108 <__udivsi3>
 8004198:	0003      	movs	r3, r0
 800419a:	b29b      	uxth	r3, r3
 800419c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800419e:	e007      	b.n	80041b0 <UART_SetConfig+0x600>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80041a0:	2313      	movs	r3, #19
 80041a2:	2218      	movs	r2, #24
 80041a4:	4694      	mov	ip, r2
 80041a6:	44bc      	add	ip, r7
 80041a8:	4463      	add	r3, ip
 80041aa:	2201      	movs	r2, #1
 80041ac:	701a      	strb	r2, [r3, #0]
        break;
 80041ae:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041b2:	2b0f      	cmp	r3, #15
 80041b4:	d908      	bls.n	80041c8 <UART_SetConfig+0x618>
 80041b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041b8:	4a13      	ldr	r2, [pc, #76]	; (8004208 <UART_SetConfig+0x658>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d804      	bhi.n	80041c8 <UART_SetConfig+0x618>
    {
      huart->Instance->BRR = usartdiv;
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80041c4:	60da      	str	r2, [r3, #12]
 80041c6:	e006      	b.n	80041d6 <UART_SetConfig+0x626>
    }
    else
    {
      ret = HAL_ERROR;
 80041c8:	2313      	movs	r3, #19
 80041ca:	2218      	movs	r2, #24
 80041cc:	4694      	mov	ip, r2
 80041ce:	44bc      	add	ip, r7
 80041d0:	4463      	add	r3, ip
 80041d2:	2201      	movs	r2, #1
 80041d4:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	2200      	movs	r2, #0
 80041da:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80041dc:	69fb      	ldr	r3, [r7, #28]
 80041de:	2200      	movs	r2, #0
 80041e0:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80041e2:	2313      	movs	r3, #19
 80041e4:	2218      	movs	r2, #24
 80041e6:	4694      	mov	ip, r2
 80041e8:	44bc      	add	ip, r7
 80041ea:	4463      	add	r3, ip
 80041ec:	781b      	ldrb	r3, [r3, #0]
}
 80041ee:	0018      	movs	r0, r3
 80041f0:	46bd      	mov	sp, r7
 80041f2:	b00e      	add	sp, #56	; 0x38
 80041f4:	bdb0      	pop	{r4, r5, r7, pc}
 80041f6:	46c0      	nop			; (mov r8, r8)
 80041f8:	08004574 	.word	0x08004574
 80041fc:	40021000 	.word	0x40021000
 8004200:	007a1200 	.word	0x007a1200
 8004204:	01e84800 	.word	0x01e84800
 8004208:	0000ffff 	.word	0x0000ffff
 800420c:	08004598 	.word	0x08004598
 8004210:	003d0900 	.word	0x003d0900
 8004214:	00f42400 	.word	0x00f42400

08004218 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b082      	sub	sp, #8
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004224:	2201      	movs	r2, #1
 8004226:	4013      	ands	r3, r2
 8004228:	d00b      	beq.n	8004242 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	4a4a      	ldr	r2, [pc, #296]	; (800435c <UART_AdvFeatureConfig+0x144>)
 8004232:	4013      	ands	r3, r2
 8004234:	0019      	movs	r1, r3
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	430a      	orrs	r2, r1
 8004240:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004246:	2202      	movs	r2, #2
 8004248:	4013      	ands	r3, r2
 800424a:	d00b      	beq.n	8004264 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	4a43      	ldr	r2, [pc, #268]	; (8004360 <UART_AdvFeatureConfig+0x148>)
 8004254:	4013      	ands	r3, r2
 8004256:	0019      	movs	r1, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	430a      	orrs	r2, r1
 8004262:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004268:	2204      	movs	r2, #4
 800426a:	4013      	ands	r3, r2
 800426c:	d00b      	beq.n	8004286 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	4a3b      	ldr	r2, [pc, #236]	; (8004364 <UART_AdvFeatureConfig+0x14c>)
 8004276:	4013      	ands	r3, r2
 8004278:	0019      	movs	r1, r3
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	430a      	orrs	r2, r1
 8004284:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800428a:	2208      	movs	r2, #8
 800428c:	4013      	ands	r3, r2
 800428e:	d00b      	beq.n	80042a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	4a34      	ldr	r2, [pc, #208]	; (8004368 <UART_AdvFeatureConfig+0x150>)
 8004298:	4013      	ands	r3, r2
 800429a:	0019      	movs	r1, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	430a      	orrs	r2, r1
 80042a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ac:	2210      	movs	r2, #16
 80042ae:	4013      	ands	r3, r2
 80042b0:	d00b      	beq.n	80042ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	4a2c      	ldr	r2, [pc, #176]	; (800436c <UART_AdvFeatureConfig+0x154>)
 80042ba:	4013      	ands	r3, r2
 80042bc:	0019      	movs	r1, r3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	430a      	orrs	r2, r1
 80042c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ce:	2220      	movs	r2, #32
 80042d0:	4013      	ands	r3, r2
 80042d2:	d00b      	beq.n	80042ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	4a25      	ldr	r2, [pc, #148]	; (8004370 <UART_AdvFeatureConfig+0x158>)
 80042dc:	4013      	ands	r3, r2
 80042de:	0019      	movs	r1, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	430a      	orrs	r2, r1
 80042ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f0:	2240      	movs	r2, #64	; 0x40
 80042f2:	4013      	ands	r3, r2
 80042f4:	d01d      	beq.n	8004332 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	4a1d      	ldr	r2, [pc, #116]	; (8004374 <UART_AdvFeatureConfig+0x15c>)
 80042fe:	4013      	ands	r3, r2
 8004300:	0019      	movs	r1, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	430a      	orrs	r2, r1
 800430c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004312:	2380      	movs	r3, #128	; 0x80
 8004314:	035b      	lsls	r3, r3, #13
 8004316:	429a      	cmp	r2, r3
 8004318:	d10b      	bne.n	8004332 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	4a15      	ldr	r2, [pc, #84]	; (8004378 <UART_AdvFeatureConfig+0x160>)
 8004322:	4013      	ands	r3, r2
 8004324:	0019      	movs	r1, r3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	430a      	orrs	r2, r1
 8004330:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004336:	2280      	movs	r2, #128	; 0x80
 8004338:	4013      	ands	r3, r2
 800433a:	d00b      	beq.n	8004354 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	4a0e      	ldr	r2, [pc, #56]	; (800437c <UART_AdvFeatureConfig+0x164>)
 8004344:	4013      	ands	r3, r2
 8004346:	0019      	movs	r1, r3
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	430a      	orrs	r2, r1
 8004352:	605a      	str	r2, [r3, #4]
  }
}
 8004354:	46c0      	nop			; (mov r8, r8)
 8004356:	46bd      	mov	sp, r7
 8004358:	b002      	add	sp, #8
 800435a:	bd80      	pop	{r7, pc}
 800435c:	fffdffff 	.word	0xfffdffff
 8004360:	fffeffff 	.word	0xfffeffff
 8004364:	fffbffff 	.word	0xfffbffff
 8004368:	ffff7fff 	.word	0xffff7fff
 800436c:	ffffefff 	.word	0xffffefff
 8004370:	ffffdfff 	.word	0xffffdfff
 8004374:	ffefffff 	.word	0xffefffff
 8004378:	ff9fffff 	.word	0xff9fffff
 800437c:	fff7ffff 	.word	0xfff7ffff

08004380 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b086      	sub	sp, #24
 8004384:	af02      	add	r7, sp, #8
 8004386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2200      	movs	r2, #0
 800438c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800438e:	f7fd fe73 	bl	8002078 <HAL_GetTick>
 8004392:	0003      	movs	r3, r0
 8004394:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2208      	movs	r2, #8
 800439e:	4013      	ands	r3, r2
 80043a0:	2b08      	cmp	r3, #8
 80043a2:	d10d      	bne.n	80043c0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043a4:	68fa      	ldr	r2, [r7, #12]
 80043a6:	2380      	movs	r3, #128	; 0x80
 80043a8:	0399      	lsls	r1, r3, #14
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	4b16      	ldr	r3, [pc, #88]	; (8004408 <UART_CheckIdleState+0x88>)
 80043ae:	9300      	str	r3, [sp, #0]
 80043b0:	0013      	movs	r3, r2
 80043b2:	2200      	movs	r2, #0
 80043b4:	f000 f82a 	bl	800440c <UART_WaitOnFlagUntilTimeout>
 80043b8:	1e03      	subs	r3, r0, #0
 80043ba:	d001      	beq.n	80043c0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043bc:	2303      	movs	r3, #3
 80043be:	e01f      	b.n	8004400 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	2204      	movs	r2, #4
 80043c8:	4013      	ands	r3, r2
 80043ca:	2b04      	cmp	r3, #4
 80043cc:	d10d      	bne.n	80043ea <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	2380      	movs	r3, #128	; 0x80
 80043d2:	03d9      	lsls	r1, r3, #15
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	4b0c      	ldr	r3, [pc, #48]	; (8004408 <UART_CheckIdleState+0x88>)
 80043d8:	9300      	str	r3, [sp, #0]
 80043da:	0013      	movs	r3, r2
 80043dc:	2200      	movs	r2, #0
 80043de:	f000 f815 	bl	800440c <UART_WaitOnFlagUntilTimeout>
 80043e2:	1e03      	subs	r3, r0, #0
 80043e4:	d001      	beq.n	80043ea <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	e00a      	b.n	8004400 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2220      	movs	r2, #32
 80043ee:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2220      	movs	r2, #32
 80043f4:	679a      	str	r2, [r3, #120]	; 0x78

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2270      	movs	r2, #112	; 0x70
 80043fa:	2100      	movs	r1, #0
 80043fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80043fe:	2300      	movs	r3, #0
}
 8004400:	0018      	movs	r0, r3
 8004402:	46bd      	mov	sp, r7
 8004404:	b004      	add	sp, #16
 8004406:	bd80      	pop	{r7, pc}
 8004408:	01ffffff 	.word	0x01ffffff

0800440c <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	603b      	str	r3, [r7, #0]
 8004418:	1dfb      	adds	r3, r7, #7
 800441a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800441c:	e029      	b.n	8004472 <UART_WaitOnFlagUntilTimeout+0x66>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800441e:	69bb      	ldr	r3, [r7, #24]
 8004420:	3301      	adds	r3, #1
 8004422:	d026      	beq.n	8004472 <UART_WaitOnFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004424:	f7fd fe28 	bl	8002078 <HAL_GetTick>
 8004428:	0002      	movs	r2, r0
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	69ba      	ldr	r2, [r7, #24]
 8004430:	429a      	cmp	r2, r3
 8004432:	d302      	bcc.n	800443a <UART_WaitOnFlagUntilTimeout+0x2e>
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d11b      	bne.n	8004472 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4915      	ldr	r1, [pc, #84]	; (800449c <UART_WaitOnFlagUntilTimeout+0x90>)
 8004446:	400a      	ands	r2, r1
 8004448:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	689a      	ldr	r2, [r3, #8]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	2101      	movs	r1, #1
 8004456:	438a      	bics	r2, r1
 8004458:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2220      	movs	r2, #32
 800445e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2220      	movs	r2, #32
 8004464:	679a      	str	r2, [r3, #120]	; 0x78

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2270      	movs	r2, #112	; 0x70
 800446a:	2100      	movs	r1, #0
 800446c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e00f      	b.n	8004492 <UART_WaitOnFlagUntilTimeout+0x86>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	69db      	ldr	r3, [r3, #28]
 8004478:	68ba      	ldr	r2, [r7, #8]
 800447a:	4013      	ands	r3, r2
 800447c:	68ba      	ldr	r2, [r7, #8]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	425a      	negs	r2, r3
 8004482:	4153      	adcs	r3, r2
 8004484:	b2db      	uxtb	r3, r3
 8004486:	001a      	movs	r2, r3
 8004488:	1dfb      	adds	r3, r7, #7
 800448a:	781b      	ldrb	r3, [r3, #0]
 800448c:	429a      	cmp	r2, r3
 800448e:	d0c6      	beq.n	800441e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004490:	2300      	movs	r3, #0
}
 8004492:	0018      	movs	r0, r3
 8004494:	46bd      	mov	sp, r7
 8004496:	b004      	add	sp, #16
 8004498:	bd80      	pop	{r7, pc}
 800449a:	46c0      	nop			; (mov r8, r8)
 800449c:	fffffe5f 	.word	0xfffffe5f

080044a0 <__libc_init_array>:
 80044a0:	b570      	push	{r4, r5, r6, lr}
 80044a2:	2600      	movs	r6, #0
 80044a4:	4d0c      	ldr	r5, [pc, #48]	; (80044d8 <__libc_init_array+0x38>)
 80044a6:	4c0d      	ldr	r4, [pc, #52]	; (80044dc <__libc_init_array+0x3c>)
 80044a8:	1b64      	subs	r4, r4, r5
 80044aa:	10a4      	asrs	r4, r4, #2
 80044ac:	42a6      	cmp	r6, r4
 80044ae:	d109      	bne.n	80044c4 <__libc_init_array+0x24>
 80044b0:	2600      	movs	r6, #0
 80044b2:	f000 f821 	bl	80044f8 <_init>
 80044b6:	4d0a      	ldr	r5, [pc, #40]	; (80044e0 <__libc_init_array+0x40>)
 80044b8:	4c0a      	ldr	r4, [pc, #40]	; (80044e4 <__libc_init_array+0x44>)
 80044ba:	1b64      	subs	r4, r4, r5
 80044bc:	10a4      	asrs	r4, r4, #2
 80044be:	42a6      	cmp	r6, r4
 80044c0:	d105      	bne.n	80044ce <__libc_init_array+0x2e>
 80044c2:	bd70      	pop	{r4, r5, r6, pc}
 80044c4:	00b3      	lsls	r3, r6, #2
 80044c6:	58eb      	ldr	r3, [r5, r3]
 80044c8:	4798      	blx	r3
 80044ca:	3601      	adds	r6, #1
 80044cc:	e7ee      	b.n	80044ac <__libc_init_array+0xc>
 80044ce:	00b3      	lsls	r3, r6, #2
 80044d0:	58eb      	ldr	r3, [r5, r3]
 80044d2:	4798      	blx	r3
 80044d4:	3601      	adds	r6, #1
 80044d6:	e7f2      	b.n	80044be <__libc_init_array+0x1e>
 80044d8:	080045c4 	.word	0x080045c4
 80044dc:	080045c4 	.word	0x080045c4
 80044e0:	080045c4 	.word	0x080045c4
 80044e4:	080045c8 	.word	0x080045c8

080044e8 <memset>:
 80044e8:	0003      	movs	r3, r0
 80044ea:	1812      	adds	r2, r2, r0
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d100      	bne.n	80044f2 <memset+0xa>
 80044f0:	4770      	bx	lr
 80044f2:	7019      	strb	r1, [r3, #0]
 80044f4:	3301      	adds	r3, #1
 80044f6:	e7f9      	b.n	80044ec <memset+0x4>

080044f8 <_init>:
 80044f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044fa:	46c0      	nop			; (mov r8, r8)
 80044fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044fe:	bc08      	pop	{r3}
 8004500:	469e      	mov	lr, r3
 8004502:	4770      	bx	lr

08004504 <_fini>:
 8004504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004506:	46c0      	nop			; (mov r8, r8)
 8004508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800450a:	bc08      	pop	{r3}
 800450c:	469e      	mov	lr, r3
 800450e:	4770      	bx	lr
