// Seed: 1344452410
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [1 : -1] id_5 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd47
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output supply0 id_2;
  input wire _id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2
  );
  logic [7:0] id_5;
  ;
  assign id_2 = -1;
  assign id_5[-1] = id_1 ? id_5[id_1] : 1 ? -1 - -1'b0 : -1 ? -1'b0 : 1 ? 1 : id_1 ? id_1#(
      .id_1(1'd0)
  ) : 1'h0;
  wire id_6;
  wire id_7;
endmodule
