Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug  2 21:25:00 2018
| Host         : DESKTOP-T6GBLFK running 64-bit major release  (build 9200)
| Command      : report_drc -file ck_wrapper_vhdl_drc_routed.rpt -pb ck_wrapper_vhdl_drc_routed.pb -rpx ck_wrapper_vhdl_drc_routed.rpx
| Design       : ck_wrapper_vhdl
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 1          |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
| ZPS7-1      | Warning  | PS7 block required                                          | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net cd2/cwire is a gated clock net sourced by a combinational pin cd2//i_/i_/O, cell cd2//i_/i_. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT cd2//i_/i_ is driving clock pin of 23 cells. This could lead to large hold time violations. First few involved cells are:
    cs2/GENSHIFT[6].SHIFTX/Q_reg {FDCE}
    cs2/GENSHIFT[1].SHIFTX/Q_reg {FDCE}
    cs2/GENSHIFT[0].SHIFTX/Q_reg {FDCE}
    cs2/SHIFTOUT/Q_reg {FDCE}
    cs2/GENSHIFT[2].SHIFTX/Q_reg {FDCE}

Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


