Simulator report for timeoutTest
Tue Jul 21 22:10:55 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 ms       ;
; Simulation Netlist Size     ; 116 nodes    ;
; Simulation Coverage         ;      99.24 % ;
; Total Number of Transitions ; 1143351      ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; FLEX10K      ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      99.24 % ;
; Total nodes checked                                 ; 116          ;
; Total output ports checked                          ; 131          ;
; Total output ports with complete 1/0-value coverage ; 130          ;
; Total output ports with no 1/0-value coverage       ; 0            ;
; Total output ports with no 1-value coverage         ; 0            ;
; Total output ports with no 0-value coverage         ; 1            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                 ; Output Port Name                                                                                               ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+
; |timeoutTest|Tout4                                                                                        ; |timeoutTest|Tout4                                                                                             ; pin_out          ;
; |timeoutTest|CLOCK                                                                                        ; |timeoutTest|CLOCK                                                                                             ; out              ;
; |timeoutTest|Tout5                                                                                        ; |timeoutTest|Tout5                                                                                             ; pin_out          ;
; |timeoutTest|Tout6                                                                                        ; |timeoutTest|Tout6                                                                                             ; pin_out          ;
; |timeoutTest|Tout7                                                                                        ; |timeoutTest|Tout7                                                                                             ; pin_out          ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[14] ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[14]                 ; data_out1        ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[14] ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT ; cout             ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[13] ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[13]                 ; data_out1        ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[13] ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT ; cout             ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[12] ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[12]                 ; data_out1        ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[12] ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT ; cout             ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[11] ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[11]                 ; data_out1        ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[11] ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT ; cout             ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[10] ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[10]                 ; data_out1        ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[10] ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT ; cout             ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[9]                  ; data_out1        ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT  ; cout             ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[8]                  ; data_out1        ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT  ; cout             ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[7]                  ; data_out1        ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT  ; cout             ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6]                  ; data_out1        ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT  ; cout             ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[5]                  ; data_out1        ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT  ; cout             ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[4]                  ; data_out1        ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT  ; cout             ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[3]                  ; data_out1        ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT  ; cout             ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[2]                  ; data_out1        ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT  ; cout             ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[1]                  ; data_out1        ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT  ; cout             ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[0]                  ; data_out1        ;
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT  ; cout             ;
; |timeoutTest|timeout_logic:inst|result~0                                                                  ; |timeoutTest|timeout_logic:inst|result~0                                                                       ; out              ;
; |timeoutTest|timeout_logic:inst|result~1                                                                  ; |timeoutTest|timeout_logic:inst|result~1                                                                       ; out              ;
; |timeoutTest|timeout_logic:inst|result~2                                                                  ; |timeoutTest|timeout_logic:inst|result~2                                                                       ; out              ;
; |timeoutTest|timeout_logic:inst|result[2]                                                                 ; |timeoutTest|timeout_logic:inst|result[2]                                                                      ; out              ;
; |timeoutTest|timeout_logic:inst|result[1]                                                                 ; |timeoutTest|timeout_logic:inst|result[1]                                                                      ; out              ;
; |timeoutTest|timeout_logic:inst|result[0]                                                                 ; |timeoutTest|timeout_logic:inst|result[0]                                                                      ; out              ;
; |timeoutTest|timeout_logic:inst|LessThan0~0                                                               ; |timeoutTest|timeout_logic:inst|LessThan0~0                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~1                                                               ; |timeoutTest|timeout_logic:inst|LessThan0~1                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~2                                                               ; |timeoutTest|timeout_logic:inst|LessThan0~2                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~3                                                               ; |timeoutTest|timeout_logic:inst|LessThan0~3                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~4                                                               ; |timeoutTest|timeout_logic:inst|LessThan0~4                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~5                                                               ; |timeoutTest|timeout_logic:inst|LessThan0~5                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~6                                                               ; |timeoutTest|timeout_logic:inst|LessThan0~6                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~7                                                               ; |timeoutTest|timeout_logic:inst|LessThan0~7                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~8                                                               ; |timeoutTest|timeout_logic:inst|LessThan0~8                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~9                                                               ; |timeoutTest|timeout_logic:inst|LessThan0~9                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~10                                                              ; |timeoutTest|timeout_logic:inst|LessThan0~10                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~11                                                              ; |timeoutTest|timeout_logic:inst|LessThan0~11                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~12                                                              ; |timeoutTest|timeout_logic:inst|LessThan0~12                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~13                                                              ; |timeoutTest|timeout_logic:inst|LessThan0~13                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~14                                                              ; |timeoutTest|timeout_logic:inst|LessThan0~14                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~15                                                              ; |timeoutTest|timeout_logic:inst|LessThan0~15                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~16                                                              ; |timeoutTest|timeout_logic:inst|LessThan0~16                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~17                                                              ; |timeoutTest|timeout_logic:inst|LessThan0~17                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~18                                                              ; |timeoutTest|timeout_logic:inst|LessThan0~18                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~19                                                              ; |timeoutTest|timeout_logic:inst|LessThan0~19                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~20                                                              ; |timeoutTest|timeout_logic:inst|LessThan0~20                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~21                                                              ; |timeoutTest|timeout_logic:inst|LessThan0~21                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan0~22                                                              ; |timeoutTest|timeout_logic:inst|LessThan0~22                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~0                                                               ; |timeoutTest|timeout_logic:inst|LessThan1~0                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~1                                                               ; |timeoutTest|timeout_logic:inst|LessThan1~1                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~2                                                               ; |timeoutTest|timeout_logic:inst|LessThan1~2                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~3                                                               ; |timeoutTest|timeout_logic:inst|LessThan1~3                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~4                                                               ; |timeoutTest|timeout_logic:inst|LessThan1~4                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~5                                                               ; |timeoutTest|timeout_logic:inst|LessThan1~5                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~6                                                               ; |timeoutTest|timeout_logic:inst|LessThan1~6                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~7                                                               ; |timeoutTest|timeout_logic:inst|LessThan1~7                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~8                                                               ; |timeoutTest|timeout_logic:inst|LessThan1~8                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~9                                                               ; |timeoutTest|timeout_logic:inst|LessThan1~9                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~10                                                              ; |timeoutTest|timeout_logic:inst|LessThan1~10                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~11                                                              ; |timeoutTest|timeout_logic:inst|LessThan1~11                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~12                                                              ; |timeoutTest|timeout_logic:inst|LessThan1~12                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~13                                                              ; |timeoutTest|timeout_logic:inst|LessThan1~13                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~14                                                              ; |timeoutTest|timeout_logic:inst|LessThan1~14                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~15                                                              ; |timeoutTest|timeout_logic:inst|LessThan1~15                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~16                                                              ; |timeoutTest|timeout_logic:inst|LessThan1~16                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~17                                                              ; |timeoutTest|timeout_logic:inst|LessThan1~17                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~18                                                              ; |timeoutTest|timeout_logic:inst|LessThan1~18                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~19                                                              ; |timeoutTest|timeout_logic:inst|LessThan1~19                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~20                                                              ; |timeoutTest|timeout_logic:inst|LessThan1~20                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan1~21                                                              ; |timeoutTest|timeout_logic:inst|LessThan1~21                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~0                                                               ; |timeoutTest|timeout_logic:inst|LessThan2~0                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~1                                                               ; |timeoutTest|timeout_logic:inst|LessThan2~1                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~2                                                               ; |timeoutTest|timeout_logic:inst|LessThan2~2                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~3                                                               ; |timeoutTest|timeout_logic:inst|LessThan2~3                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~4                                                               ; |timeoutTest|timeout_logic:inst|LessThan2~4                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~5                                                               ; |timeoutTest|timeout_logic:inst|LessThan2~5                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~6                                                               ; |timeoutTest|timeout_logic:inst|LessThan2~6                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~7                                                               ; |timeoutTest|timeout_logic:inst|LessThan2~7                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~8                                                               ; |timeoutTest|timeout_logic:inst|LessThan2~8                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~9                                                               ; |timeoutTest|timeout_logic:inst|LessThan2~9                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~10                                                              ; |timeoutTest|timeout_logic:inst|LessThan2~10                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~11                                                              ; |timeoutTest|timeout_logic:inst|LessThan2~11                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~12                                                              ; |timeoutTest|timeout_logic:inst|LessThan2~12                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~13                                                              ; |timeoutTest|timeout_logic:inst|LessThan2~13                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~14                                                              ; |timeoutTest|timeout_logic:inst|LessThan2~14                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~15                                                              ; |timeoutTest|timeout_logic:inst|LessThan2~15                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~16                                                              ; |timeoutTest|timeout_logic:inst|LessThan2~16                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~17                                                              ; |timeoutTest|timeout_logic:inst|LessThan2~17                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~18                                                              ; |timeoutTest|timeout_logic:inst|LessThan2~18                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~19                                                              ; |timeoutTest|timeout_logic:inst|LessThan2~19                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~20                                                              ; |timeoutTest|timeout_logic:inst|LessThan2~20                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan2~21                                                              ; |timeoutTest|timeout_logic:inst|LessThan2~21                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~0                                                               ; |timeoutTest|timeout_logic:inst|LessThan3~0                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~1                                                               ; |timeoutTest|timeout_logic:inst|LessThan3~1                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~2                                                               ; |timeoutTest|timeout_logic:inst|LessThan3~2                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~3                                                               ; |timeoutTest|timeout_logic:inst|LessThan3~3                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~4                                                               ; |timeoutTest|timeout_logic:inst|LessThan3~4                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~5                                                               ; |timeoutTest|timeout_logic:inst|LessThan3~5                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~6                                                               ; |timeoutTest|timeout_logic:inst|LessThan3~6                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~7                                                               ; |timeoutTest|timeout_logic:inst|LessThan3~7                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~8                                                               ; |timeoutTest|timeout_logic:inst|LessThan3~8                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~9                                                               ; |timeoutTest|timeout_logic:inst|LessThan3~9                                                                    ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~10                                                              ; |timeoutTest|timeout_logic:inst|LessThan3~10                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~11                                                              ; |timeoutTest|timeout_logic:inst|LessThan3~11                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~12                                                              ; |timeoutTest|timeout_logic:inst|LessThan3~12                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~13                                                              ; |timeoutTest|timeout_logic:inst|LessThan3~13                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~14                                                              ; |timeoutTest|timeout_logic:inst|LessThan3~14                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~15                                                              ; |timeoutTest|timeout_logic:inst|LessThan3~15                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~16                                                              ; |timeoutTest|timeout_logic:inst|LessThan3~16                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~17                                                              ; |timeoutTest|timeout_logic:inst|LessThan3~17                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~18                                                              ; |timeoutTest|timeout_logic:inst|LessThan3~18                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~19                                                              ; |timeoutTest|timeout_logic:inst|LessThan3~19                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~20                                                              ; |timeoutTest|timeout_logic:inst|LessThan3~20                                                                   ; out0             ;
; |timeoutTest|timeout_logic:inst|LessThan3~21                                                              ; |timeoutTest|timeout_logic:inst|LessThan3~21                                                                   ; out0             ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------+
; Missing 1-Value Coverage                        ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                 ; Output Port Name                                                                               ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+
; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|counter_cell[15] ; |timeoutTest|cont:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[15] ; data_out1        ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Jul 21 22:10:47 2015
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off timeoutTest -c timeoutTest
Info: Using vector source file "C:/Users/TEMP.MICROPRO03.001/Desktop/MICRO1/timeoutTest/timeoutTest.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      99.24 %
Info: Number of transitions in simulation is 1143351
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 141 megabytes
    Info: Processing ended: Tue Jul 21 22:10:56 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


