// Seed: 676147366
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output tri id_2,
    output tri id_3,
    output supply0 id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri id_7,
    input supply1 id_8,
    input uwire id_9,
    output tri0 id_10
);
  assign module_1.id_5 = 0;
  wire  id_12;
  logic id_13;
  ;
  logic id_14;
  parameter id_15 = -1;
  logic id_16 = 1;
endmodule
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output tri0 id_2,
    input tri0 flow,
    input uwire id_4,
    input supply1 id_5,
    input tri module_1,
    output tri0 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_7,
      id_2,
      id_7,
      id_0,
      id_1,
      id_7,
      id_0,
      id_5,
      id_2
  );
endmodule
