$date
	Fri May 06 20:57:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fulladder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
1$
1#
1"
1!
$end
#20
0"
0$
0#
#40
1"
0!
1#
#60
0"
0%
0#
#80
