Classic Timing Analyzer report for BODEM4BIT
Thu Mar 28 13:45:24 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                       ;
+------------------------------+-------+---------------+------------------------------------------------+--------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.150 ns                                       ; Enable ; inst2 ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.446 ns                                       ; inst3  ; Q[1]  ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.556 ns                                      ; Enable ; inst1 ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst1  ; inst2 ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                               ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst1 ; inst2 ; Clock      ; Clock    ; None                        ; None                      ; 1.210 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst3 ; inst2 ; Clock      ; Clock    ; None                        ; None                      ; 1.065 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst  ; inst1 ; Clock      ; Clock    ; None                        ; None                      ; 1.043 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst  ; inst3 ; Clock      ; Clock    ; None                        ; None                      ; 1.040 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst  ; inst2 ; Clock      ; Clock    ; None                        ; None                      ; 0.931 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst3 ; inst1 ; Clock      ; Clock    ; None                        ; None                      ; 0.729 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst2 ; inst2 ; Clock      ; Clock    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst1 ; inst1 ; Clock      ; Clock    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst3 ; inst3 ; Clock      ; Clock    ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; inst  ; inst  ; Clock      ; Clock    ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+--------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To    ; To Clock ;
+-------+--------------+------------+--------+-------+----------+
; N/A   ; None         ; 2.150 ns   ; Enable ; inst2 ; Clock    ;
; N/A   ; None         ; 1.790 ns   ; Enable ; inst3 ; Clock    ;
; N/A   ; None         ; 1.790 ns   ; Enable ; inst  ; Clock    ;
; N/A   ; None         ; 1.786 ns   ; Enable ; inst1 ; Clock    ;
+-------+--------------+------------+--------+-------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+-------+------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To   ; From Clock ;
+-------+--------------+------------+-------+------+------------+
; N/A   ; None         ; 6.446 ns   ; inst3 ; Q[1] ; Clock      ;
; N/A   ; None         ; 6.428 ns   ; inst1 ; Q[2] ; Clock      ;
; N/A   ; None         ; 6.421 ns   ; inst2 ; Q[3] ; Clock      ;
; N/A   ; None         ; 6.272 ns   ; inst  ; Q[0] ; Clock      ;
+-------+--------------+------------+-------+------+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+--------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To    ; To Clock ;
+---------------+-------------+-----------+--------+-------+----------+
; N/A           ; None        ; -1.556 ns ; Enable ; inst1 ; Clock    ;
; N/A           ; None        ; -1.560 ns ; Enable ; inst3 ; Clock    ;
; N/A           ; None        ; -1.560 ns ; Enable ; inst  ; Clock    ;
; N/A           ; None        ; -1.920 ns ; Enable ; inst2 ; Clock    ;
+---------------+-------------+-----------+--------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 28 13:45:24 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BODEM4BIT -c BODEM4BIT --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" Internal fmax is restricted to 420.17 MHz between source register "inst1" and destination register "inst2"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.210 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y2_N11; Fanout = 3; REG Node = 'inst1'
            Info: 2: + IC(0.326 ns) + CELL(0.410 ns) = 0.736 ns; Loc. = LCCOMB_X1_Y2_N0; Fanout = 1; COMB Node = 'inst9'
            Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 1.126 ns; Loc. = LCCOMB_X1_Y2_N8; Fanout = 1; COMB Node = 'inst2~0'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.210 ns; Loc. = LCFF_X1_Y2_N9; Fanout = 2; REG Node = 'inst2'
            Info: Total cell delay = 0.644 ns ( 53.22 % )
            Info: Total interconnect delay = 0.566 ns ( 46.78 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clock" to destination register is 2.877 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clock~clkctrl'
                Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X1_Y2_N9; Fanout = 2; REG Node = 'inst2'
                Info: Total cell delay = 1.526 ns ( 53.04 % )
                Info: Total interconnect delay = 1.351 ns ( 46.96 % )
            Info: - Longest clock path from clock "Clock" to source register is 2.877 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clock~clkctrl'
                Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X1_Y2_N11; Fanout = 3; REG Node = 'inst1'
                Info: Total cell delay = 1.526 ns ( 53.04 % )
                Info: Total interconnect delay = 1.351 ns ( 46.96 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "inst2" (data pin = "Enable", clock pin = "Clock") is 2.150 ns
    Info: + Longest pin to register delay is 5.063 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 4; PIN Node = 'Enable'
        Info: 2: + IC(3.237 ns) + CELL(0.393 ns) = 4.589 ns; Loc. = LCCOMB_X1_Y2_N0; Fanout = 1; COMB Node = 'inst9'
        Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 4.979 ns; Loc. = LCCOMB_X1_Y2_N8; Fanout = 1; COMB Node = 'inst2~0'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 5.063 ns; Loc. = LCFF_X1_Y2_N9; Fanout = 2; REG Node = 'inst2'
        Info: Total cell delay = 1.586 ns ( 31.33 % )
        Info: Total interconnect delay = 3.477 ns ( 68.67 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.877 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X1_Y2_N9; Fanout = 2; REG Node = 'inst2'
        Info: Total cell delay = 1.526 ns ( 53.04 % )
        Info: Total interconnect delay = 1.351 ns ( 46.96 % )
Info: tco from clock "Clock" to destination pin "Q[1]" through register "inst3" is 6.446 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.877 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X1_Y2_N21; Fanout = 4; REG Node = 'inst3'
        Info: Total cell delay = 1.526 ns ( 53.04 % )
        Info: Total interconnect delay = 1.351 ns ( 46.96 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.319 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y2_N21; Fanout = 4; REG Node = 'inst3'
        Info: 2: + IC(0.707 ns) + CELL(2.612 ns) = 3.319 ns; Loc. = PIN_AC7; Fanout = 0; PIN Node = 'Q[1]'
        Info: Total cell delay = 2.612 ns ( 78.70 % )
        Info: Total interconnect delay = 0.707 ns ( 21.30 % )
Info: th for register "inst1" (data pin = "Enable", clock pin = "Clock") is -1.556 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.877 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X1_Y2_N11; Fanout = 3; REG Node = 'inst1'
        Info: Total cell delay = 1.526 ns ( 53.04 % )
        Info: Total interconnect delay = 1.351 ns ( 46.96 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 4.699 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 4; PIN Node = 'Enable'
        Info: 2: + IC(3.237 ns) + CELL(0.419 ns) = 4.615 ns; Loc. = LCCOMB_X1_Y2_N10; Fanout = 1; COMB Node = 'inst1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 4.699 ns; Loc. = LCFF_X1_Y2_N11; Fanout = 3; REG Node = 'inst1'
        Info: Total cell delay = 1.462 ns ( 31.11 % )
        Info: Total interconnect delay = 3.237 ns ( 68.89 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Thu Mar 28 13:45:24 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


