simSeconds 0.057315386293
simTicks 57315435930.74049
finalTick 399849954498801.6
simFreq 999998000000.0
hostSeconds 218.03462309999998
hostTickRate 266127401.919247
hostMemory 52585844.435720004
simInsts 109999798.89730398
simOps 119117073.14318003
hostInstRate 511744.001555
hostOpRate 553935.112607
system.clk_domain.clock 999.9980000000002
system.cpu_clk_domain.clock 499.9990000000001
system.cpu_voltage_domain.voltage 0.9999980000000002
system.l2.demandHits::switch_cpus.inst 62311.38277600001
system.l2.demandHits::switch_cpus.data 466172.5903000001
system.l2.demandHits::total 528483.973076
system.l2.overallHits::switch_cpus.inst 62311.38277600001
system.l2.overallHits::switch_cpus.data 466172.5903000001
system.l2.overallHits::total 528483.973076
system.l2.demandMisses::cpu.inst 3.2423719999999996
system.l2.demandMisses::cpu.data 3.8544929999999993
system.l2.demandMisses::switch_cpus.inst 320.303962
system.l2.demandMisses::switch_cpus.data 50314.788581999994
system.l2.demandMisses::total 50635.08308400001
system.l2.overallMisses::cpu.inst 3.2423719999999996
system.l2.overallMisses::cpu.data 3.8544929999999993
system.l2.overallMisses::switch_cpus.inst 320.303962
system.l2.overallMisses::switch_cpus.data 50314.788581999994
system.l2.overallMisses::total 50635.08308400001
system.l2.demandMissLatency::switch_cpus.inst 27121815.6245
system.l2.demandMissLatency::switch_cpus.data 4420440606.358999
system.l2.demandMissLatency::total 4447561630.1385
system.l2.overallMissLatency::switch_cpus.inst 27121815.6245
system.l2.overallMissLatency::switch_cpus.data 4420440606.358999
system.l2.overallMissLatency::total 4447561630.1385
system.l2.demandAccesses::cpu.inst 3.2423719999999996
system.l2.demandAccesses::cpu.data 3.8544929999999993
system.l2.demandAccesses::switch_cpus.inst 62631.686738000004
system.l2.demandAccesses::switch_cpus.data 516487.378882
system.l2.demandAccesses::total 579119.05616
system.l2.overallAccesses::cpu.inst 3.2423719999999996
system.l2.overallAccesses::cpu.data 3.8544929999999993
system.l2.overallAccesses::switch_cpus.inst 62631.686738000004
system.l2.overallAccesses::switch_cpus.data 516487.378882
system.l2.overallAccesses::total 579119.05616
system.l2.demandMissRate::cpu.inst 0.9999980000000002
system.l2.demandMissRate::cpu.data 0.9999980000000002
system.l2.demandMissRate::switch_cpus.inst 0.0068461464310000004
system.l2.demandMissRate::switch_cpus.data 0.07627011695000001
system.l2.demandMissRate::total 0.071151756871
system.l2.overallMissRate::cpu.inst 0.9999980000000002
system.l2.overallMissRate::cpu.data 0.9999980000000002
system.l2.overallMissRate::switch_cpus.inst 0.0068461464310000004
system.l2.overallMissRate::switch_cpus.data 0.07627011695000001
system.l2.overallMissRate::total 0.071151756871
system.l2.demandAvgMissLatency::switch_cpus.inst 84272.10489514635
system.l2.demandAvgMissLatency::switch_cpus.data 82711.10432180105
system.l2.demandAvgMissLatency::total 82721.58200305942
system.l2.overallAvgMissLatency::switch_cpus.inst 84272.10489514635
system.l2.overallAvgMissLatency::switch_cpus.data 82711.10432180105
system.l2.overallAvgMissLatency::total 82721.58200305942
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 320.303962
system.l2.demandMshrMisses::switch_cpus.data 50314.788581999994
system.l2.demandMshrMisses::total 50635.08308400001
system.l2.overallMshrMisses::switch_cpus.inst 320.303962
system.l2.overallMshrMisses::switch_cpus.data 50314.788581999994
system.l2.overallMshrMisses::total 50635.08308400001
system.l2.demandMshrMissLatency::switch_cpus.inst 23918768.213114
system.l2.demandMshrMissLatency::switch_cpus.data 3917292720.5390005
system.l2.demandMshrMissLatency::total 3941210791.5071144
system.l2.overallMshrMissLatency::switch_cpus.inst 23918768.213114
system.l2.overallMshrMissLatency::switch_cpus.data 3917292720.5390005
system.l2.overallMshrMissLatency::total 3941210791.5071144
system.l2.demandMshrMissRate::switch_cpus.inst 0.0068461464310000004
system.l2.demandMshrMissRate::switch_cpus.data 0.07627011695000001
system.l2.demandMshrMissRate::total 0.071151756871
system.l2.overallMshrMissRate::switch_cpus.inst 0.0068461464310000004
system.l2.overallMshrMissRate::switch_cpus.data 0.07627011695000001
system.l2.overallMshrMissRate::total 0.071151756871
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 74272.12157826433
system.l2.demandAvgMshrMissLatency::switch_cpus.data 72711.12432180108
system.l2.demandAvgMshrMissLatency::total 72721.60199445611
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 74272.12157826433
system.l2.overallAvgMshrMissLatency::switch_cpus.data 72711.12432180108
system.l2.overallAvgMshrMissLatency::total 72721.60199445611
system.l2.replacements 37865.286843999995
system.l2.ReadCleanReq.hits::switch_cpus.inst 62311.38277600001
system.l2.ReadCleanReq.hits::total 62311.38277600001
system.l2.ReadCleanReq.misses::cpu.inst 3.2423719999999996
system.l2.ReadCleanReq.misses::switch_cpus.inst 320.303962
system.l2.ReadCleanReq.misses::total 320.304822
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 27121815.6245
system.l2.ReadCleanReq.missLatency::total 27121815.6245
system.l2.ReadCleanReq.accesses::cpu.inst 3.2423719999999996
system.l2.ReadCleanReq.accesses::switch_cpus.inst 62631.686738000004
system.l2.ReadCleanReq.accesses::total 62631.687598000004
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999980000000002
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.0068461464310000004
system.l2.ReadCleanReq.missRate::total 0.0068461464310000004
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 84272.10489514635
system.l2.ReadCleanReq.avgMissLatency::total 84269.10548226749
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 320.303962
system.l2.ReadCleanReq.mshrMisses::total 320.303962
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 23918768.213114
system.l2.ReadCleanReq.mshrMissLatency::total 23918768.213114
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.0068461464310000004
system.l2.ReadCleanReq.mshrMissRate::total 0.0068103132410000005
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 74272.12157826433
system.l2.ReadCleanReq.avgMshrMissLatency::total 74272.12157826433
system.l2.ReadExReq.hits::switch_cpus.data 65887.138085
system.l2.ReadExReq.hits::total 65887.138085
system.l2.ReadExReq.misses::switch_cpus.data 23953.364843000003
system.l2.ReadExReq.misses::total 23953.364843000003
system.l2.ReadExReq.missLatency::switch_cpus.data 2203749015.5210004
system.l2.ReadExReq.missLatency::total 2203749015.5210004
system.l2.ReadExReq.accesses::switch_cpus.data 89840.50292799999
system.l2.ReadExReq.accesses::total 89840.50292799999
system.l2.ReadExReq.missRate::switch_cpus.data 0.17026519499000003
system.l2.ReadExReq.missRate::total 0.17026519499000003
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 80142.25935922131
system.l2.ReadExReq.avgMissLatency::total 80142.25935922131
system.l2.ReadExReq.mshrMisses::switch_cpus.data 23953.364843000003
system.l2.ReadExReq.mshrMisses::total 23953.364843000003
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 1964215367.0909996
system.l2.ReadExReq.mshrMissLatency::total 1964215367.0909996
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.17026519499000003
system.l2.ReadExReq.mshrMissRate::total 0.17026519499000003
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 70142.27935922128
system.l2.ReadExReq.avgMshrMissLatency::total 70142.27935922128
system.l2.ReadSharedReq.hits::switch_cpus.data 400285.452215
system.l2.ReadSharedReq.hits::total 400285.452215
system.l2.ReadSharedReq.misses::cpu.data 3.3919300000000003
system.l2.ReadSharedReq.misses::switch_cpus.data 26361.465019000003
system.l2.ReadSharedReq.misses::total 26361.466309000003
system.l2.ReadSharedReq.missLatency::switch_cpus.data 2216694968.7030005
system.l2.ReadSharedReq.missLatency::total 2216694968.7030005
system.l2.ReadSharedReq.accesses::cpu.data 3.3919300000000003
system.l2.ReadSharedReq.accesses::switch_cpus.data 426646.875954
system.l2.ReadSharedReq.accesses::total 426646.875954
system.l2.ReadSharedReq.missRate::cpu.data 0.9999980000000002
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.05208154542800001
system.l2.ReadSharedReq.missRate::total 0.05208369499800001
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 82914.79375320407
system.l2.ReadSharedReq.avgMissLatency::total 82913.7275079387
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 26361.465019000003
system.l2.ReadSharedReq.mshrMisses::total 26361.465019000003
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 1953080318.5130002
system.l2.ReadSharedReq.mshrMissLatency::total 1953080318.5130002
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.05208154542800001
system.l2.ReadSharedReq.mshrMissRate::total 0.052073292008000004
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 72914.81375320407
system.l2.ReadSharedReq.avgMshrMissLatency::total 72914.81375320407
system.l2.WritebackClean.hits::writebacks 62544.73466
system.l2.WritebackClean.hits::total 62544.73466
system.l2.WritebackClean.accesses::writebacks 62544.73466
system.l2.WritebackClean.accesses::total 62544.73466
system.l2.WritebackDirty.hits::writebacks 290735.629536
system.l2.WritebackDirty.hits::total 290735.629536
system.l2.WritebackDirty.accesses::writebacks 290735.629536
system.l2.WritebackDirty.accesses::total 290735.629536
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 57315435930.74049
system.l2.tags.tagsInUse 11127.543895868359
system.l2.tags.totalRefs 1262403.946734
system.l2.tags.sampledRefs 54136.18584300001
system.l2.tags.avgRefs 118.08534897836797
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 2.632332782591999
system.l2.tags.occupancies::cpu.data 3.2739217275849994
system.l2.tags.occupancies::switch_cpus.inst 445.14243403521
system.l2.tags.occupancies::switch_cpus.data 10584.474998740905
system.l2.tags.avgOccs::cpu.inst 8.052054399999999e-05
system.l2.tags.avgOccs::cpu.data 0.00010001004099999998
system.l2.tags.avgOccs::switch_cpus.inst 0.013584628659000002
system.l2.tags.avgOccs::switch_cpus.data 0.323012497702
system.l2.tags.avgOccs::total 0.339585558947
system.l2.tags.occupanciesTaskId::1024 16191.142550000002
system.l2.tags.ageTaskId_1024::1 19.953205
system.l2.tags.ageTaskId_1024::2 308.556487
system.l2.tags.ageTaskId_1024::3 2096.5924489999998
system.l2.tags.ratioOccsTaskId::1024 0.4941144760960001
system.l2.tags.tagAccesses 9319346.951110998
system.l2.tags.dataAccesses 9319346.951110998
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 57315435930.74049
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 320.303962
system.mem_ctrls.avgPriority_switch_cpus.data::samples 50278.799800999994
system.mem_ctrls.priorityMinLatency 1.8755875e-08
system.mem_ctrls.priorityMaxLatency 0.014197422453922002
system.mem_ctrls.numReadWriteTurnArounds 1159.036947
system.mem_ctrls.numWriteReadTurnArounds 1159.036947
system.mem_ctrls.numStayReadState 127713.356943
system.mem_ctrls.numStayWriteState 17504.774017
system.mem_ctrls.readReqs 50635.08308400001
system.mem_ctrls.writeReqs 18648.509218
system.mem_ctrls.readBursts 50635.08308400001
system.mem_ctrls.writeBursts 18648.509218
system.mem_ctrls.servicedByWrQ 35.988781
system.mem_ctrls.mergedWrBursts 0.239549
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.02891623
system.mem_ctrls.avgWrQLen 6.966649220000001
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 50635.08308400001
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 18648.509218
system.mem_ctrls.rdQLenPdf::0 28444.605524
system.mem_ctrls.rdQLenPdf::1 21785.55407
system.mem_ctrls.rdQLenPdf::2 343.336803
system.mem_ctrls.rdQLenPdf::3 23.960807
system.mem_ctrls.rdQLenPdf::4 1.544217
system.mem_ctrls.rdQLenPdf::5 0.092882
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.678386
system.mem_ctrls.wrQLenPdf::1 0.57321
system.mem_ctrls.wrQLenPdf::2 0.492377
system.mem_ctrls.wrQLenPdf::3 0.447934
system.mem_ctrls.wrQLenPdf::4 0.447934
system.mem_ctrls.wrQLenPdf::5 0.447934
system.mem_ctrls.wrQLenPdf::6 0.447934
system.mem_ctrls.wrQLenPdf::7 0.447934
system.mem_ctrls.wrQLenPdf::8 0.447934
system.mem_ctrls.wrQLenPdf::9 0.447934
system.mem_ctrls.wrQLenPdf::10 0.447934
system.mem_ctrls.wrQLenPdf::11 0.447934
system.mem_ctrls.wrQLenPdf::12 0.447934
system.mem_ctrls.wrQLenPdf::13 0.447934
system.mem_ctrls.wrQLenPdf::14 0.447934
system.mem_ctrls.wrQLenPdf::15 35.72746899999999
system.mem_ctrls.wrQLenPdf::16 41.855123999999996
system.mem_ctrls.wrQLenPdf::17 803.1469319999999
system.mem_ctrls.wrQLenPdf::18 1129.4244270000002
system.mem_ctrls.wrQLenPdf::19 1164.8397590000002
system.mem_ctrls.wrQLenPdf::20 1168.857669
system.mem_ctrls.wrQLenPdf::21 1167.956271
system.mem_ctrls.wrQLenPdf::22 1167.958758
system.mem_ctrls.wrQLenPdf::23 1176.119721
system.mem_ctrls.wrQLenPdf::24 1171.085962
system.mem_ctrls.wrQLenPdf::25 1204.9693530000002
system.mem_ctrls.wrQLenPdf::26 1195.7988309999998
system.mem_ctrls.wrQLenPdf::27 1176.0456749999998
system.mem_ctrls.wrQLenPdf::28 1193.891322
system.mem_ctrls.wrQLenPdf::29 1204.754035
system.mem_ctrls.wrQLenPdf::30 1183.0338299999999
system.mem_ctrls.wrQLenPdf::31 1271.324603
system.mem_ctrls.wrQLenPdf::32 1180.8832049999999
system.mem_ctrls.wrQLenPdf::33 3.193975
system.mem_ctrls.wrQLenPdf::34 0.252339
system.mem_ctrls.wrQLenPdf::35 0.015614
system.mem_ctrls.wrQLenPdf::36 0.015614
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 2303.281984
system.mem_ctrls.bytesReadSys 3240645.317376001
system.mem_ctrls.bytesWrittenSys 1193504.589952
system.mem_ctrls.avgRdBWSys 48488333.075398825
system.mem_ctrls.avgWrBWSys 17028227.231638722
system.mem_ctrls.totGap 57271292453.08452
system.mem_ctrls.avgGap 12036624.568250699
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 20499.453568
system.mem_ctrls.requestorReadBytes::switch_cpus.data 3217843.1872639996
system.mem_ctrls.requestorReadRate::switch_cpus.inst 333636.29380969366
system.mem_ctrls.requestorReadRate::switch_cpus.data 48115269.43571236
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 320.303962
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 50314.788581999994
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 10717393.3785
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 1852570513.87325
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 33118.810693809995
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 31647.659659800003
system.mem_ctrls.dram.bytesRead::cpu.inst 207.51180799999997
system.mem_ctrls.dram.bytesRead::cpu.data 246.68755199999995
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 20499.453568
system.mem_ctrls.dram.bytesRead::switch_cpus.data 3220146.4692479996
system.mem_ctrls.dram.bytesRead::total 3240645.317376001
system.mem_ctrls.dram.bytesInstRead::cpu.inst 207.51180799999997
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 20499.453568
system.mem_ctrls.dram.bytesInstRead::total 20499.508608
system.mem_ctrls.dram.numReads::cpu.inst 3.2423719999999996
system.mem_ctrls.dram.numReads::cpu.data 3.8544929999999993
system.mem_ctrls.dram.numReads::switch_cpus.inst 320.303962
system.mem_ctrls.dram.numReads::switch_cpus.data 50314.788581999994
system.mem_ctrls.dram.numReads::total 50635.08308400001
system.mem_ctrls.dram.bwRead::cpu.inst 36418.52282300001
system.mem_ctrls.dram.bwRead::cpu.data 43248.95731
system.mem_ctrls.dram.bwRead::switch_cpus.inst 333636.27177299996
system.mem_ctrls.dram.bwRead::switch_cpus.data 48154843.742498
system.mem_ctrls.dram.bwRead::total 48488332.968068
system.mem_ctrls.dram.bwInstRead::cpu.inst 36418.52282300001
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 333636.27177299996
system.mem_ctrls.dram.bwInstRead::total 333649.63660299993
system.mem_ctrls.dram.bwTotal::cpu.inst 36418.52282300001
system.mem_ctrls.dram.bwTotal::cpu.data 43248.95731
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 333636.27177299996
system.mem_ctrls.dram.bwTotal::switch_cpus.data 48154843.742498
system.mem_ctrls.dram.bwTotal::total 65516560.278563
system.mem_ctrls.dram.readBursts 50599.094303000005
system.mem_ctrls.dram.writeBursts 18636.345225999998
system.mem_ctrls.dram.perBankRdBursts::0 3164.086584
system.mem_ctrls.dram.perBankRdBursts::1 3410.049719
system.mem_ctrls.dram.perBankRdBursts::2 3093.7746000000006
system.mem_ctrls.dram.perBankRdBursts::3 3068.665193
system.mem_ctrls.dram.perBankRdBursts::4 3213.5130329999993
system.mem_ctrls.dram.perBankRdBursts::5 3159.1411780000003
system.mem_ctrls.dram.perBankRdBursts::6 3202.7996
system.mem_ctrls.dram.perBankRdBursts::7 3196.7760310000003
system.mem_ctrls.dram.perBankRdBursts::8 3214.8386060000003
system.mem_ctrls.dram.perBankRdBursts::9 3059.246331
system.mem_ctrls.dram.perBankRdBursts::10 3039.6513780000005
system.mem_ctrls.dram.perBankRdBursts::11 3319.3196559999997
system.mem_ctrls.dram.perBankRdBursts::12 3110.507472
system.mem_ctrls.dram.perBankRdBursts::13 3071.5319729999997
system.mem_ctrls.dram.perBankRdBursts::14 3195.8445750000005
system.mem_ctrls.dram.perBankRdBursts::15 3079.3483739999992
system.mem_ctrls.dram.perBankWrBursts::0 1175.4371649999998
system.mem_ctrls.dram.perBankWrBursts::1 1290.692673
system.mem_ctrls.dram.perBankWrBursts::2 1125.2786879999999
system.mem_ctrls.dram.perBankWrBursts::3 1088.25855
system.mem_ctrls.dram.perBankWrBursts::4 1218.972888
system.mem_ctrls.dram.perBankWrBursts::5 1213.618283
system.mem_ctrls.dram.perBankWrBursts::6 1207.2076009999998
system.mem_ctrls.dram.perBankWrBursts::7 1243.688452
system.mem_ctrls.dram.perBankWrBursts::8 1226.418699
system.mem_ctrls.dram.perBankWrBursts::9 1050.805496
system.mem_ctrls.dram.perBankWrBursts::10 1105.002867
system.mem_ctrls.dram.perBankWrBursts::11 1184.4016179999999
system.mem_ctrls.dram.perBankWrBursts::12 1123.042544
system.mem_ctrls.dram.perBankWrBursts::13 1076.5851910000001
system.mem_ctrls.dram.perBankWrBursts::14 1167.706428
system.mem_ctrls.dram.perBankWrBursts::15 1139.2280829999997
system.mem_ctrls.dram.totQLat 914554579.578
system.mem_ctrls.dram.totBusLat 252995471.515
system.mem_ctrls.dram.totMemAccLat 1863287597.7592502
system.mem_ctrls.dram.avgQLat 12923.89537459
system.mem_ctrls.dram.avgBusLat 4999.99
system.mem_ctrls.dram.avgMemAccLat 31673.85787459
system.mem_ctrls.dram.readRowHits 37445.83740000001
system.mem_ctrls.dram.writeRowHits 15136.278923999998
system.mem_ctrls.dram.readRowHitRate 60.054147099999994
system.mem_ctrls.dram.writeRowHitRate 32.63585449
system.mem_ctrls.dram.bytesPerActivate::samples 16653.707639
system.mem_ctrls.dram.bytesPerActivate::mean 203.40042276253902
system.mem_ctrls.dram.bytesPerActivate::gmean 114.200417240741
system.mem_ctrls.dram.bytesPerActivate::stdev 268.342472913353
system.mem_ctrls.dram.bytesPerActivate::0-127 9389.813639
system.mem_ctrls.dram.bytesPerActivate::128-255 2113.114358
system.mem_ctrls.dram.bytesPerActivate::256-383 895.860178
system.mem_ctrls.dram.bytesPerActivate::384-511 717.9732369999999
system.mem_ctrls.dram.bytesPerActivate::512-639 685.9642680000001
system.mem_ctrls.dram.bytesPerActivate::640-767 547.517969
system.mem_ctrls.dram.bytesPerActivate::768-895 428.92308399999996
system.mem_ctrls.dram.bytesPerActivate::896-1023 353.7559310000001
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1518.882225
system.mem_ctrls.dram.bytesPerActivate::total 16653.707639
system.mem_ctrls.dram.dramBytesRead 3238342.0353920003
system.mem_ctrls.dram.dramBytesWritten 1192726.0944639998
system.mem_ctrls.dram.avgRdBW 48.448758618363996
system.mem_ctrls.dram.avgWrBW 17.015150637168
system.mem_ctrls.dram.peakBW 12799.974400000003
system.mem_ctrls.dram.busUtil 0.51167858
system.mem_ctrls.dram.busUtilRead 0.37905107000000005
system.mem_ctrls.dram.busUtilWrite 0.13328524
system.mem_ctrls.dram.pageHitRate 60.49278084
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 57315435930.74049
system.mem_ctrls.dram.rank0.actEnergy 61034155.061459996
system.mem_ctrls.dram.rank0.preEnergy 32441319.94059001
system.mem_ctrls.dram.rank0.readEnergy 182132874.39731997
system.mem_ctrls.dram.rank0.writeEnergy 49919665.445999995
system.mem_ctrls.dram.rank0.refreshEnergy 4524527827.404001
system.mem_ctrls.dram.rank0.actBackEnergy 3123903133.81584
system.mem_ctrls.dram.rank0.preBackEnergy 19378482531.816483
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 27352441507.881695
system.mem_ctrls.dram.rank0.averagePower 475.99171146673507
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 50321535788.13874
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1913900125.44
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 5080000017.161749
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 57870572.62223999
system.mem_ctrls.dram.rank1.preEnergy 30759500.549415004
system.mem_ctrls.dram.rank1.readEnergy 179144658.92610002
system.mem_ctrls.dram.rank1.writeEnergy 47362056.63372001
system.mem_ctrls.dram.rank1.refreshEnergy 4524527827.404001
system.mem_ctrls.dram.rank1.actBackEnergy 2940711762.9979196
system.mem_ctrls.dram.rank1.preBackEnergy 19532748949.347355
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 27313125328.480755
system.mem_ctrls.dram.rank1.averagePower 475.339143247738
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 50724124317.36325
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1913900125.44
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 4677411487.93725
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 57315435930.74049
system.membus.transDist::ReadResp 26681.771130999998
system.membus.transDist::CleanEvict 19009.208873
system.membus.transDist::ReadExReq 23953.364843000003
system.membus.transDist::ReadExResp 23953.364843000003
system.membus.transDist::ReadSharedReq 26681.771130999998
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 139045.17127700002
system.membus.pktCount::total 139045.17127700002
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 4434149.907328001
system.membus.pktSize::total 4434149.907328001
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 50752.40348000001
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 50752.40348000001
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 50752.40348000001
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 57315435930.74049
system.membus.reqLayer0.occupancy 170369021.72900003
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 271402914.31775
system.membus.respLayer1.utilization 0.0015614000000000001
system.membus.snoop_filter.totRequests 88410.08819299999
system.membus.snoop_filter.hitSingleRequests 37657.684713
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 114630884.89835301
system.switch_cpus.cpi 1.146273245115
system.switch_cpus.ipc 0.877587746589
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 121893722.071639
system.switch_cpus.nonSpecInstsAdded 249.86413800000005
system.switch_cpus.instsIssued 117336368.221295
system.switch_cpus.squashedInstsIssued 282.06343100000004
system.switch_cpus.squashedInstsExamined 13583409.756711997
system.switch_cpus.squashedOperandsExamined 12163237.400506003
system.switch_cpus.squashedNonSpecRemoved 211.39684200000005
system.switch_cpus.numIssuedDist::samples 114405457.29892
system.switch_cpus.numIssuedDist::mean 1.031292776937
system.switch_cpus.numIssuedDist::stdev 1.121288717113
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 48655097.9089
system.switch_cpus.numIssuedDist::1 31944468.722905003
system.switch_cpus.numIssuedDist::2 19007066.520331997
system.switch_cpus.numIssuedDist::3 12563884.981397998
system.switch_cpus.numIssuedDist::4 1794637.551313
system.switch_cpus.numIssuedDist::5 276978.60591000004
system.switch_cpus.numIssuedDist::6 79025.30515700001
system.switch_cpus.numIssuedDist::7 25865.176252000005
system.switch_cpus.numIssuedDist::8 58432.526753
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999554000000002
system.switch_cpus.numIssuedDist::total 114405457.29892
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 118051.68995599997
system.switch_cpus.statFuBusy::IntDiv 150003.67080500003
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 5144.758860999999
system.switch_cpus.statFuBusy::MemWrite 459.95225499999987
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 46.479941000000004
system.switch_cpus.statIssuedInstType_0::IntAlu 71601966.435529
system.switch_cpus.statIssuedInstType_0::IntMult 1207983.9501989998
system.switch_cpus.statIssuedInstType_0::IntDiv 351185.98273800005
system.switch_cpus.statIssuedInstType_0::FloatAdd 50926.33997200001
system.switch_cpus.statIssuedInstType_0::FloatCmp 10215.824589
system.switch_cpus.statIssuedInstType_0::FloatCvt 52964.957049000004
system.switch_cpus.statIssuedInstType_0::FloatMult 0.00688
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 372.890837
system.switch_cpus.statIssuedInstType_0::FloatMisc 302333.20835200005
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 17519.420412000003
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 1261344.8866150002
system.switch_cpus.statIssuedInstType_0::SimdCmp 1218.5567310000001
system.switch_cpus.statIssuedInstType_0::SimdCvt 52231.142022999986
system.switch_cpus.statIssuedInstType_0::SimdMisc 360005.348831
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 954626.74979
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 30513805.780644998
system.switch_cpus.statIssuedInstType_0::MemWrite 10597620.260162
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 117336368.221295
system.switch_cpus.issueRate 1.0292790059260002
system.switch_cpus.fuBusy 273660.07187700004
system.switch_cpus.fuBusyRate 0.0023304551999999996
system.switch_cpus.intInstQueueReads 336700802.951386
system.switch_cpus.intInstQueueWrites 129018941.33765301
system.switch_cpus.intInstQueueWakeupAccesses 107909099.17867602
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 12651333.374901997
system.switch_cpus.vecInstQueueWrites 6458440.354836
system.switch_cpus.vecInstQueueWakeupAccesses 6299415.459169
system.switch_cpus.intAluAccesses 111282884.33105199
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 6327097.482178999
system.switch_cpus.numSquashedInsts 1704399.942078
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 42984.049693999994
system.switch_cpus.idleCycles 225428.60348300004
system.switch_cpus.MemDepUnit__0.insertedLoads 31385347.787987996
system.switch_cpus.MemDepUnit__0.insertedStores 10986271.361330003
system.switch_cpus.MemDepUnit__0.conflictingLoads 4268118.096945999
system.switch_cpus.MemDepUnit__0.conflictingStores 401.856163
system.switch_cpus.MemDepUnit__0.MDPLookups 25405289.120761
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 5980058.667227001
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 3055767.0157840005
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 808211.2735669999
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 971416.429273
system.switch_cpus.branchPred.lookups_0::CallDirect 927188.2610229999
system.switch_cpus.branchPred.lookups_0::CallIndirect 6.576007
system.switch_cpus.branchPred.lookups_0::DirectCond 14407794.985527998
system.switch_cpus.branchPred.lookups_0::DirectUncond 1539536.75117
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 3952.3310220000008
system.switch_cpus.branchPred.lookups_0::total 17849895.334023
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 259875.56582900003
system.switch_cpus.branchPred.squashes_0::CallDirect 215652.01707499995
system.switch_cpus.branchPred.squashes_0::CallIndirect 0.994075
system.switch_cpus.branchPred.squashes_0::DirectCond 3461674.671499
system.switch_cpus.branchPred.squashes_0::DirectUncond 267784.91309499997
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 1009.7336979999999
system.switch_cpus.branchPred.squashes_0::total 4205997.8952709995
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 201.483703
system.switch_cpus.branchPred.corrected_0::CallDirect 8701.870689999998
system.switch_cpus.branchPred.corrected_0::CallIndirect 1.484877
system.switch_cpus.branchPred.corrected_0::DirectCond 1998519.408796
system.switch_cpus.branchPred.corrected_0::DirectUncond 18901.109973
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 21.056701
system.switch_cpus.branchPred.corrected_0::total 2026346.41474
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 711540.7686559998
system.switch_cpus.branchPred.committed_0::CallDirect 711536.1409239998
system.switch_cpus.branchPred.committed_0::CallIndirect 5.581932
system.switch_cpus.branchPred.committed_0::DirectCond 10946121.040663
system.switch_cpus.branchPred.committed_0::DirectUncond 1271752.015724
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 2942.5973239999994
system.switch_cpus.branchPred.committed_0::total 13643898.145223
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 192.40911
system.switch_cpus.branchPred.mispredicted_0::CallDirect 7556.581617999999
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 1.4596749999999998
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1942959.3281770004
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 13453.931397999999
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 20.069055999999996
system.switch_cpus.branchPred.mispredicted_0::total 1964183.7790340001
system.switch_cpus.branchPred.targetProvider_0::NoTarget 8019268.169543001
system.switch_cpus.branchPred.targetProvider_0::BTB 8856164.015838
system.switch_cpus.branchPred.targetProvider_0::RAS 971416.413659
system.switch_cpus.branchPred.targetProvider_0::Indirect 3046.734983
system.switch_cpus.branchPred.targetProvider_0::total 17849895.334023
system.switch_cpus.branchPred.targetWrong_0::NoBranch 935825.8720279998
system.switch_cpus.branchPred.targetWrong_0::Return 1090318.309537
system.switch_cpus.branchPred.targetWrong_0::CallDirect 201.468089
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 0.7650859999999999
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 2026346.41474
system.switch_cpus.branchPred.condPredicted 14407794.985527998
system.switch_cpus.branchPred.condPredictedTaken 6588580.722045
system.switch_cpus.branchPred.condIncorrect 2026346.41474
system.switch_cpus.branchPred.predTakenBTBMiss 53050.780959
system.switch_cpus.branchPred.NotTakenMispredicted 936028.1052029999
system.switch_cpus.branchPred.TakenMispredicted 1090318.309537
system.switch_cpus.branchPred.BTBLookups 17849895.334023
system.switch_cpus.branchPred.BTBUpdates 935804.0799220001
system.switch_cpus.branchPred.BTBHits 14708531.958173003
system.switch_cpus.branchPred.BTBHitRatio 0.8242093607080003
system.switch_cpus.branchPred.BTBMispredicted 69040.551996
system.switch_cpus.branchPred.indirectLookups 3958.907029
system.switch_cpus.branchPred.indirectHits 3046.734983
system.switch_cpus.branchPred.indirectMisses 912.172046
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 971416.429273
system.switch_cpus.branchPred.btb.lookups::CallDirect 927188.2610229999
system.switch_cpus.branchPred.btb.lookups::CallIndirect 6.576007
system.switch_cpus.branchPred.btb.lookups::DirectCond 14407794.985527998
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1539536.75117
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 3952.3310220000008
system.switch_cpus.branchPred.btb.lookups::total 17849895.334023
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 971416.429273
system.switch_cpus.branchPred.btb.misses::CallDirect 9511.433176
system.switch_cpus.branchPred.btb.misses::CallIndirect 6.576007
system.switch_cpus.branchPred.btb.misses::DirectCond 2088881.6580379996
system.switch_cpus.branchPred.btb.misses::DirectUncond 67594.94833399999
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 3952.3310220000008
system.switch_cpus.branchPred.btb.misses::total 3141363.3758500004
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 8701.870689999998
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 908201.0992590002
system.switch_cpus.branchPred.btb.updates::DirectUncond 18901.109973
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 935804.0799220001
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 8701.870689999998
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 908201.0992590002
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 18901.109973
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 935804.0799220001
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 57315435930.74049
system.switch_cpus.branchPred.indirectBranchPred.lookups 3958.907029
system.switch_cpus.branchPred.indirectBranchPred.hits 3046.734983
system.switch_cpus.branchPred.indirectBranchPred.misses 912.172046
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 22.541578000000005
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 3981.4486070000003
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 1187070.4028589998
system.switch_cpus.branchPred.ras.pops 1187069.4404230001
system.switch_cpus.branchPred.ras.squashes 475528.576979
system.switch_cpus.branchPred.ras.used 711540.7686559998
system.switch_cpus.branchPred.ras.correct 711348.3595459998
system.switch_cpus.branchPred.ras.incorrect 192.40911
system.switch_cpus.commit.commitSquashedInsts 13583862.425843999
system.switch_cpus.commit.branchMispredicts 1998749.5210029995
system.switch_cpus.commit.numCommittedDist::samples 109105197.51061998
system.switch_cpus.commit.numCommittedDist::mean 0.9986892928740003
system.switch_cpus.commit.numCommittedDist::stdev 1.126895910819
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 51225738.493998006
system.switch_cpus.commit.numCommittedDist::1 26049973.393039
system.switch_cpus.commit.numCommittedDist::2 13224898.891138002
system.switch_cpus.commit.numCommittedDist::3 18604586.732445
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.9999940000000005
system.switch_cpus.commit.numCommittedDist::total 109105197.51061998
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 18.847307999999998
system.switch_cpus.commit.functionCalls 711541.722856
system.switch_cpus.commit.committedInstType_0::No_OpClass 36.854834999999994
system.switch_cpus.commit.committedInstType_0::IntAlu 66136563.34098299
system.switch_cpus.commit.committedInstType_0::IntMult 1190528.216948
system.switch_cpus.commit.committedInstType_0::IntDiv 350829.463971
system.switch_cpus.commit.committedInstType_0::FloatAdd 50918.84919000001
system.switch_cpus.commit.committedInstType_0::FloatCmp 6363.158636
system.switch_cpus.commit.committedInstType_0::FloatCvt 51298.936821
system.switch_cpus.commit.committedInstType_0::FloatMult 0.00688
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 372.890837
system.switch_cpus.commit.committedInstType_0::FloatMisc 302302.301697
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 13268.335592
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 1260853.6552970002
system.switch_cpus.commit.committedInstType_0::SimdCmp 1155.5857839999999
system.switch_cpus.commit.committedInstType_0::SimdCvt 52222.38226599999
system.switch_cpus.commit.committedInstType_0::SimdMisc 345770.52375
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 953892.1145109999
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 27369485.162957996
system.switch_cpus.commit.committedInstType_0::MemWrite 10227669.591694
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 108313531.37265
system.switch_cpus.commit.commitEligibleSamples 18604586.732445
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 461.133101
system.switch_cpus.commitStats0.numInsts 100002765.62531398
system.switch_cpus.commitStats0.numOps 108313531.37265
system.switch_cpus.commitStats0.numInstsNotNOP 99999800.31060901
system.switch_cpus.commitStats0.numOpsNotNOP 108310566.05794501
system.switch_cpus.commitStats0.cpi 1.146273245115
system.switch_cpus.commitStats0.ipc 0.877587746589
system.switch_cpus.commitStats0.numMemRefs 37597154.754652
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 95324829.567118
system.switch_cpus.commitStats0.numLoadInsts 27369485.162957996
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 10227650.435314
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 6263907.076780999
system.switch_cpus.commitStats0.committedInstType::No_OpClass 36.854834999999994
system.switch_cpus.commitStats0.committedInstType::IntAlu 66136563.34098299
system.switch_cpus.commitStats0.committedInstType::IntMult 1190528.216948
system.switch_cpus.commitStats0.committedInstType::IntDiv 350829.463971
system.switch_cpus.commitStats0.committedInstType::FloatAdd 50918.84919000001
system.switch_cpus.commitStats0.committedInstType::FloatCmp 6363.158636
system.switch_cpus.commitStats0.committedInstType::FloatCvt 51298.936821
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.00688
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 372.890837
system.switch_cpus.commitStats0.committedInstType::FloatMisc 302302.301697
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 13268.335592
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 1260853.6552970002
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1155.5857839999999
system.switch_cpus.commitStats0.committedInstType::SimdCvt 52222.38226599999
system.switch_cpus.commitStats0.committedInstType::SimdMisc 345770.52375
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 953892.1145109999
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 27369485.162957996
system.switch_cpus.commitStats0.committedInstType::MemWrite 10227669.591694
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 108313531.37265
system.switch_cpus.commitStats0.committedControl::IsControl 13643898.284822
system.switch_cpus.commitStats0.committedControl::IsDirectControl 12929409.33691
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 714488.9479120001
system.switch_cpus.commitStats0.committedControl::IsCondControl 10946121.135450002
system.switch_cpus.commitStats0.committedControl::IsUncondControl 2697777.1493719993
system.switch_cpus.commitStats0.committedControl::IsCall 711541.722856
system.switch_cpus.commitStats0.committedControl::IsReturn 711540.7686559998
system.switch_cpus.decode.idleCycles 39476685.076469
system.switch_cpus.decode.blockedCycles 11163155.582365002
system.switch_cpus.decode.runCycles 60318596.39333601
system.switch_cpus.decode.unblockCycles 1447445.906875
system.switch_cpus.decode.squashCycles 1999574.3398749998
system.switch_cpus.decode.branchResolved 8753570.99194
system.switch_cpus.decode.branchMispred 28373.922636000007
system.switch_cpus.decode.decodedInsts 129284313.04542598
system.switch_cpus.decode.squashedInsts 16857.035401999998
system.switch_cpus.executeStats0.numInsts 115631968.72868697
system.switch_cpus.executeStats0.numNop 2985.8592989999997
system.switch_cpus.executeStats0.numBranches 14560890.950989
system.switch_cpus.executeStats0.numLoadInsts 29991678.176652998
system.switch_cpus.executeStats0.numStoreInsts 10506288.247466002
system.switch_cpus.executeStats0.instRate 1.014327738695
system.switch_cpus.executeStats0.numCCRegReads 37425764.60989499
system.switch_cpus.executeStats0.numCCRegWrites 38126951.26761
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 142031640.809005
system.switch_cpus.executeStats0.numIntRegWrites 76045740.24521999
system.switch_cpus.executeStats0.numMemRefs 40497966.42411901
system.switch_cpus.executeStats0.numMiscRegReads 20868463.186540995
system.switch_cpus.executeStats0.numMiscRegWrites 161194.926083
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 490.72240800000003
system.switch_cpus.executeStats0.numVecPredRegWrites 191.278936
system.switch_cpus.executeStats0.numVecRegReads 6844730.467251
system.switch_cpus.executeStats0.numVecRegWrites 4488063.513533
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 9830627.164479999
system.switch_cpus.fetch.cycles 70406559.89413199
system.switch_cpus.fetch.squashCycles 4054354.641076
system.switch_cpus.fetch.cacheLines 39664008.35385801
system.switch_cpus.fetch.icacheSquashes 777458.4589100002
system.switch_cpus.fetch.nisnDist::samples 114405457.29892
system.switch_cpus.fetch.nisnDist::mean 1.16180089814
system.switch_cpus.fetch.nisnDist::stdev 1.2429675363420003
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 50247784.905517995
system.switch_cpus.fetch.nisnDist::1 26990079.634633005
system.switch_cpus.fetch.nisnDist::2 6307515.825283
system.switch_cpus.fetch.nisnDist::3 30860076.933485992
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.9999940000000005
system.switch_cpus.fetch.nisnDist::total 114405457.29892
system.switch_cpus.fetchStats0.numInsts 122438467.80181798
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 1.0744324666810001
system.switch_cpus.fetchStats0.numBranches 17849895.334023
system.switch_cpus.fetchStats0.branchRate 0.15656527057500003
system.switch_cpus.fetchStats0.icacheStallCycles 41971588.57077101
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 1999574.3398749998
system.switch_cpus.iew.blockCycles 4606453.260721001
system.switch_cpus.iew.unblockCycles 2187530.8133210004
system.switch_cpus.iew.dispatchedInsts 121896957.79507598
system.switch_cpus.iew.dispSquashedInsts 347188.629303
system.switch_cpus.iew.dispLoadInsts 31385347.787987996
system.switch_cpus.iew.dispStoreInsts 10986271.361330003
system.switch_cpus.iew.dispNonSpecInsts 249.86413800000005
system.switch_cpus.iew.iqFullEvents 16335.113121999999
system.switch_cpus.iew.lsqFullEvents 2079730.50004
system.switch_cpus.iew.predictedTakenIncorrect 1117241.532198
system.switch_cpus.iew.predictedNotTakenIncorrect 952960.8361529999
system.switch_cpus.iew.branchMispredicts 2070202.368351
system.switch_cpus.iew.instsToCommit 114679901.44161102
system.switch_cpus.iew.writebackCount 114208514.63784501
system.switch_cpus.iew.producerInst 52104763.801010005
system.switch_cpus.iew.consumerInst 82051581.399254
system.switch_cpus.iew.wbRate 1.001843250163
system.switch_cpus.iew.wbFanout 0.6352562577240001
system.switch_cpus.lsq0.forwLoads 336326.68571099994
system.switch_cpus.lsq0.squashedLoads 4015863.700512
system.switch_cpus.lsq0.ignoredResponses 345.67179000000004
system.switch_cpus.lsq0.memOrderViolation 809.6823500000002
system.switch_cpus.lsq0.squashedStores 758602.9313000002
system.switch_cpus.lsq0.rescheduledLoads 11187.102351
system.switch_cpus.lsq0.blockedByCache 2247.470769
system.switch_cpus.lsq0.loadToUse::samples 27369484.703038003
system.switch_cpus.lsq0.loadToUse::mean 4.386229147039
system.switch_cpus.lsq0.loadToUse::stdev 8.381777225196
system.switch_cpus.lsq0.loadToUse::0-9 26459838.855658997
system.switch_cpus.lsq0.loadToUse::10-19 42479.020892000015
system.switch_cpus.lsq0.loadToUse::20-29 747218.1817999999
system.switch_cpus.lsq0.loadToUse::30-39 35271.78713
system.switch_cpus.lsq0.loadToUse::40-49 189.49310400000005
system.switch_cpus.lsq0.loadToUse::80-89 209.24924000000001
system.switch_cpus.lsq0.loadToUse::90-99 191.34856700000003
system.switch_cpus.lsq0.loadToUse::100-109 4906.5623780000005
system.switch_cpus.lsq0.loadToUse::110-119 678.3597800000001
system.switch_cpus.lsq0.loadToUse::120-129 9496.327508
system.switch_cpus.lsq0.loadToUse::130-139 9472.185922
system.switch_cpus.lsq0.loadToUse::140-149 40941.896203
system.switch_cpus.lsq0.loadToUse::150-159 1056.5745490000004
system.switch_cpus.lsq0.loadToUse::160-169 519.2593210000001
system.switch_cpus.lsq0.loadToUse::170-179 4357.130201
system.switch_cpus.lsq0.loadToUse::180-189 243.267934
system.switch_cpus.lsq0.loadToUse::190-199 471.925968
system.switch_cpus.lsq0.loadToUse::200-209 6637.5950349999985
system.switch_cpus.lsq0.loadToUse::210-219 95.287731
system.switch_cpus.lsq0.loadToUse::220-229 17.393227
system.switch_cpus.lsq0.loadToUse::240-249 14.073901999999999
system.switch_cpus.lsq0.loadToUse::250-259 17.951505
system.switch_cpus.lsq0.loadToUse::260-269 23.804494000000005
system.switch_cpus.lsq0.loadToUse::270-279 28.056476000000007
system.switch_cpus.lsq0.loadToUse::overflows 4455.63946
system.switch_cpus.lsq0.loadToUse::min_value 1.000428
system.switch_cpus.lsq0.loadToUse::max_value 917.8571729999999
system.switch_cpus.lsq0.loadToUse::total 27369484.703038003
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.077268
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 57315435930.74049
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.077268
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 57315435930.74049
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.077268
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.077268
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 57315435930.74049
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.077268
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 57315435930.74049
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 57315435930.74049
system.switch_cpus.rename.squashCycles 1999574.3398749998
system.switch_cpus.rename.idleCycles 40941286.85607699
system.switch_cpus.rename.blockCycles 7165568.978361
system.switch_cpus.rename.serializeStallCycles 255614.61449100004
system.switch_cpus.rename.runCycles 60198837.242159
system.switch_cpus.rename.unblockCycles 3844575.267957
system.switch_cpus.rename.renamedInsts 126597504.83017801
system.switch_cpus.rename.ROBFullEvents 73553.18691899999
system.switch_cpus.rename.IQFullEvents 182703.98617900003
system.switch_cpus.rename.LQFullEvents 16324.383835999999
system.switch_cpus.rename.SQFullEvents 3342223.9004630004
system.switch_cpus.rename.fullRegistersEvents 25449.604164000004
system.switch_cpus.rename.renamedOperands 145404827.473131
system.switch_cpus.rename.lookups 228760596.843468
system.switch_cpus.rename.intLookups 154769056.016205
system.switch_cpus.rename.vecLookups 6890037.215907998
system.switch_cpus.rename.vecPredLookups 387.149768
system.switch_cpus.rename.committedMaps 122907911.54740298
system.switch_cpus.rename.undoneMaps 22496917.465607997
system.switch_cpus.rename.serializing 9682.436687000001
system.switch_cpus.rename.tempSerializing 1.172172
system.switch_cpus.rename.skidInsts 1193123.6831530002
system.switch_cpus.rob.reads 212397552.558869
system.switch_cpus.rob.writes 249108168.69572404
system.switch_cpus.rob.squashedLoads 4097705.6249760007
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 783039.6348779999
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999800.31060901
system.switch_cpus.thread_0.numOps 108310566.05794501
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 489278.57843399997
system.tol2bus.transDist::WritebackDirty 309384.138754
system.tol2bus.transDist::WritebackClean 62544.73466
system.tol2bus.transDist::CleanEvict 245164.27588
system.tol2bus.transDist::ReadExReq 89840.50292799999
system.tol2bus.transDist::ReadExResp 89840.578721
system.tol2bus.transDist::ReadCleanReq 62631.712799999994
system.tol2bus.transDist::ReadSharedReq 426646.875954
system.tol2bus.pktCount::total 1737860.279859
system.tol2bus.pktSize::total 59673567.75353599
system.tol2bus.snoops 37865.312046
system.tol2bus.snoopTraffic 1193506.20288
system.tol2bus.snoopFanout::samples 617181.4702529998
system.tol2bus.snoopFanout::mean 0.000273332848
system.tol2bus.snoopFanout::stdev 0.011309070140999999
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 616962.8548480001
system.tol2bus.snoopFanout::1 218.61540499999998
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9995680000000002
system.tol2bus.snoopFanout::total 617181.4702529998
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 57315435930.74049
system.tol2bus.reqLayer0.occupancy 932552387.1254997
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 94024331.705738
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 774829963.5495491
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 1158544.045859
system.tol2bus.snoop_filter.hitSingleRequests 579227.8750510002
system.tol2bus.snoop_filter.hitMultiRequests 11.000672999999999
system.tol2bus.snoop_filter.totSnoops 207.60213099999999
system.tol2bus.snoop_filter.hitSingleSnoops 207.60213099999999
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999980000000002
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 18648.509218
system.l2.writebacks::total 18648.509218
system.l2.tags.occupancies::writebacks 92.02020834473001
system.l2.tags.avgOccs::writebacks 0.0028082960869999997
system.l2.tags.ageTaskId_1024::4 13766.633041
system.mem_ctrls.avgPriority_writebacks::samples 18648.269668999998
system.mem_ctrls.requestorWriteAccesses::writebacks 18648.509218
system.mem_ctrls.requestorWriteAvgLat::writebacks 460158487.0601232
system.mem_ctrls.dram.bytesWritten::writebacks 1193504.589952
system.mem_ctrls.dram.bytesWritten::total 1193504.589952
system.mem_ctrls.dram.numWrites::writebacks 18648.509218
system.mem_ctrls.dram.numWrites::total 18648.509218
system.mem_ctrls.dram.bwWrite::writebacks 17028227.252775002
system.mem_ctrls.dram.bwWrite::total 17028227.252775002
system.mem_ctrls.dram.bwTotal::writebacks 17028227.252775002
system.membus.transDist::WritebackDirty 18648.509218
system.switch_cpus.lsq0.loadToUse::50-59 138.91676600000002
system.switch_cpus.lsq0.loadToUse::290-299 95.30314599999998
system.l2.ReadExReq.misses::cpu.data 0.462563
system.l2.ReadExReq.accesses::cpu.data 0.462563
system.l2.ReadExReq.missRate::cpu.data 0.334521
system.switch_cpus.fetch.miscStallCycles 13.814609
system.switch_cpus.fetch.icacheWaitRetryStallCycles 3.315513
system.switch_cpus.lsq0.loadToUse::70-79 172.05431900000002
system.switch_cpus.lsq0.loadToUse::280-289 62.569
system.l2.InvalidateReq.hits::switch_cpus.data 79.756449
system.l2.InvalidateReq.hits::total 79.756449
system.l2.InvalidateReq.accesses::switch_cpus.data 197.076845
system.l2.InvalidateReq.accesses::total 197.076845
system.switch_cpus.lsq0.loadToUse::60-69 189.16096999999996
system.switch_cpus.lsq0.loadToUse::230-239 10.625954000000002
system.tol2bus.transDist::InvalidateReq 197.076845
system.tol2bus.transDist::InvalidateResp 197.076845
system.l2.tags.ageTaskId_1024::0 1.224241
system.l2.InvalidateReq.misses::switch_cpus.data 117.32039600000002
system.l2.InvalidateReq.misses::total 117.32039600000002
system.l2.InvalidateReq.missRate::switch_cpus.data 0.314878045101
system.l2.InvalidateReq.missRate::total 0.314878045101
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 117.32039600000002
system.l2.InvalidateReq.mshrMisses::total 117.32039600000002
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 2245150.5875
system.l2.InvalidateReq.mshrMissLatency::total 2245150.5875
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.314878045101
system.l2.InvalidateReq.mshrMissRate::total 0.314878045101
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 8558.049857069102
system.l2.InvalidateReq.avgMshrMissLatency::total 8558.049857069102
system.mem_ctrls.rdPerTurnAround::samples 1159.036947
system.mem_ctrls.rdPerTurnAround::mean 618.173692566942
system.mem_ctrls.rdPerTurnAround::gmean 157.39029332420398
system.mem_ctrls.rdPerTurnAround::stdev 1162.2237200708198
system.mem_ctrls.rdPerTurnAround::0-1023 1136.4744629999998
system.mem_ctrls.rdPerTurnAround::1024-2047 0.38160799999999995
system.mem_ctrls.rdPerTurnAround::20480-21503 0.04721
system.mem_ctrls.rdPerTurnAround::total 1159.036947
system.mem_ctrls.wrPerTurnAround::samples 1159.036947
system.mem_ctrls.wrPerTurnAround::mean 7.384070573412
system.mem_ctrls.wrPerTurnAround::gmean 7.380765907004999
system.mem_ctrls.wrPerTurnAround::stdev 0.19894656042300002
system.mem_ctrls.wrPerTurnAround::16 1114.653206
system.mem_ctrls.wrPerTurnAround::17 6.03869
system.mem_ctrls.wrPerTurnAround::18 31.112137999999998
system.mem_ctrls.wrPerTurnAround::19 5.798062000000001
system.mem_ctrls.wrPerTurnAround::20 1.202245
system.mem_ctrls.wrPerTurnAround::21 0.185764
system.mem_ctrls.wrPerTurnAround::22 0.031228
system.mem_ctrls.wrPerTurnAround::27 0.015614
system.mem_ctrls.wrPerTurnAround::total 1159.036947
system.mem_ctrls.requestorWriteBytes::writebacks 1192726.0944639998
system.mem_ctrls.requestorWriteRate::writebacks 17015150.61406503
system.mem_ctrls.requestorWriteTotalLat::writebacks 332959762543.90753
system.membus.transDist::InvalidateReq 117.32039600000002
system.switch_cpus.commit.commitNonSpecStalls 38.467296
system.mem_ctrls.rdPerTurnAround::19456-20479 0.065773
system.mem_ctrls.rdPerTurnAround::21504-22527 0.077268
system.mem_ctrls.dram.bytesPerActivate::64-71 2.12248
system.mem_ctrls.rdPerTurnAround::0-511 21.250033
system.mem_ctrls.rdPerTurnAround::512-1023 0.28319300000000003
system.mem_ctrls.rdPerTurnAround::13312-13823 0.03719
system.mem_ctrls.rdPerTurnAround::1536-2047 0.066572
system.mem_ctrls.rdPerTurnAround::2048-2559 0.015429
system.mem_ctrls.rdPerTurnAround::5120-5631 0.015429
system.mem_ctrls.rdPerTurnAround::11264-11775 0.015429
system.switch_cpus.fetch.pendingTrapStallCycles 120.002951
system.l2.UpgradeReq.hits::switch_cpus.data 0.025202
system.l2.UpgradeReq.hits::total 0.025202
system.l2.UpgradeReq.accesses::switch_cpus.data 0.025202
system.l2.UpgradeReq.accesses::total 0.025202
system.mem_ctrls.rdPerTurnAround::22528-23551 0.012601
system.tol2bus.transDist::UpgradeReq 0.025202
system.tol2bus.transDist::UpgradeResp 0.025202
system.mem_ctrls.rdPerTurnAround::1024-1535 0.102286
system.mem_ctrls.rdPerTurnAround::15360-15871 0.051143
system.mem_ctrls.rdPerTurnAround::23552-24575 0.103024
system.mem_ctrls.rdPerTurnAround::17408-18431 0.038296
CPI 1.1463111380452604

Per-Address PND Load Violations:
