#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Mar 27 18:35:41 2025
# Process ID         : 1228
# Current directory  : E:/IC/Mark V/Vivado/CPU
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent11308 E:\IC\Mark V\Vivado\CPU\CPU.xpr
# Log file           : E:/IC/Mark V/Vivado/CPU/vivado.log
# Journal file       : E:/IC/Mark V/Vivado/CPU\vivado.jou
# Running On         : DESKTOP-IQB8PGC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 5 5500U with Radeon Graphics         
# CPU Frequency      : 2096 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 15915 MB
# Swap memory        : 9126 MB
# Total Virtual      : 25042 MB
# Available Virtual  : 10153 MB
#-----------------------------------------------------------
start_gui
open_project {E:/IC/Mark V/Vivado/CPU/CPU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1245.285 ; gain = 143.250
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/IC/Mark V/Vivado/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'E:/Vivado/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'E:/IC/Mark V/Vivado/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/IC/Mark V/Vivado/CPU/CPU.sim/sim_1/behav/xsim/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/IC/Mark V/Vivado/CPU/CPU.sim/sim_1/behav/xsim/muldiv.coe'
INFO: [SIM-utils-43] Exported 'E:/IC/Mark V/Vivado/CPU/CPU.sim/sim_1/behav/xsim/riscvtest.coe'
INFO: [SIM-utils-43] Exported 'E:/IC/Mark V/Vivado/CPU/CPU.sim/sim_1/behav/xsim/ROM.coe'
INFO: [SIM-utils-43] Exported 'E:/IC/Mark V/Vivado/CPU/CPU.sim/sim_1/behav/xsim/donkey.coe'
INFO: [SIM-utils-43] Exported 'E:/IC/Mark V/Vivado/CPU/CPU.sim/sim_1/behav/xsim/donkey2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/IC/Mark V/Vivado/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/Vivado/CPU/CPU.gen/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/Vivado/CPU/CPU.gen/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/BranchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/Divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divisor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/EXU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/HazardControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardControl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/IDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark VI/src/wallace/KSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KSA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/LoadDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/MAU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/Mux4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/StoreDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StoreDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/WBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/wallace/Wall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-311] analyzing module wallace
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/src/wallace/Wallace_Tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wallace_Tree
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/IC/Mark V/tests/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/IC/Mark V/Vivado/CPU/CPU.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_9 -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_9 -L dist_mem_gen_v8_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 8 for port 'a' [E:/IC/Mark V/src/IFU.v:37]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 8 for port 'addra' [E:/IC/Mark V/src/MAU.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HazardControl
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Adder
Compiling module dist_mem_gen_v8_0_15.dist_mem_gen_v8_0_15(C_FAMILY="a...
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.IDU
Compiling module xil_defaultlib.Mux4x1
Compiling module xil_defaultlib.StoreDecoder
Compiling module xil_defaultlib.BranchUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divisor
Compiling module xil_defaultlib.halfadder
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.wallace
Compiling module xil_defaultlib.KSA(N=64)
Compiling module xil_defaultlib.Wallace_Tree
Compiling module xil_defaultlib.EXU
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.MAU
Compiling module xil_defaultlib.LoadDecoder
Compiling module xil_defaultlib.WBU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1262.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/IC/Mark V/Vivado/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module testbench.DUT.MemoryAccessUnit.DataMemory.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1302.270 ; gain = 41.180
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
Block Memory Generator module testbench.DUT.MemoryAccessUnit.DataMemory.inst.native_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 5010 ns : File "E:/IC/Mark V/tests/testbench.v" Line 28
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 27 18:42:05 2025...
