{:input (genetic.crossover/dumb-crossover 873139150 (genetic.crossover/dumb-crossover 970656263 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.representation/genetic-representation "examples/57281.AE846E31.blif")) (genetic.mutation/change-constant-value 1188062121 (genetic.mutation/change-constant-value 1697613658 (genetic.mutation/change-constant-value 1938528605 (genetic.mutation/change-constant-value 1502221666 (genetic.representation/genetic-representation "examples/58179.2337FFF1.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire2_5_:missing , \\wire8_:missing , \\wire9_:missing , \\wire10_:missing , wire11_45, \\wire12_:missing , \\wire:missing_13 , wire14_58, wire17_13, wire18_41, wire19_13, wire20_13);\n  wire \\:missing_edge ;\n  input \\wire10_:missing ;\n  wire \\wire10_:missing ;\n  input wire11_45;\n  wire wire11_45;\n  input \\wire12_:missing ;\n  wire \\wire12_:missing ;\n  wire wire13_55;\n  input wire14_58;\n  wire wire14_58;\n  output wire17_13;\n  wire wire17_13;\n  output wire18_41;\n  wire wire18_41;\n  output wire19_13;\n  wire wire19_13;\n  output wire20_13;\n  wire wire20_13;\n  wire wire21;\n  wire wire23_13;\n  wire wire23_28;\n  wire wire23_30;\n  wire \\wire24_:missing ;\n  wire wire25_39;\n  wire wire26_13;\n  wire wire26_40;\n  wire \\wire27_39_48_33_:missing_38_30_52_42 ;\n  wire wire27_47;\n  wire wire27_48;\n  wire \\wire27_:missing ;\n  wire wire28_29;\n  input \\wire2_5_:missing ;\n  wire \\wire2_5_:missing ;\n  wire wire30_31;\n  wire wire30_34;\n  wire wire30_35;\n  wire wire30_37;\n  wire wire30_46;\n  wire wire30_47;\n  wire wire30_53;\n  wire wire30_7;\n  wire \\wire30_:missing ;\n  wire \\wire31_:missing ;\n  wire \\wire32_:missing ;\n  wire wire35_36;\n  wire wire40_41;\n  wire \\wire53_:missing ;\n  wire \\wire54_:missing ;\n  wire wire56_57;\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  input \\wire9_:missing ;\n  wire \\wire9_:missing ;\n  input \\wire:missing_13 ;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_45 ;\n  wire \\wire:missing_46 ;\n  wire \\wire:missing_50 ;\n  wire \\wire:missing_51 ;\n  wire \\wire:missing_55 ;\n  wire \\wire:missing_57 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire2_5_:missing , \\wire:missing_edge  };\n  assign wire23_28 = 4'h8 >> { wire23_30, wire23_13 };\n  assign \\wire24_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire25_39, \\wire:missing_edge  };\n  assign wire26_40 = 4'h8 >> { \\wire:missing_edge , wire26_13 };\n  assign \\wire27_:missing  = 4'h8 >> { wire27_48, wire27_47 };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign wire21 = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire14_58;\n  assign \\wire:missing_57  = wire56_57;\n  assign wire56_57 = \\wire:missing_edge ;\n  assign \\wire:missing_55  = wire13_55;\n  assign \\wire54_:missing  = \\wire:missing_edge ;\n  assign \\wire53_:missing  = wire30_53;\n  assign \\wire:missing_edge  = \\wire27_39_48_33_:missing_38_30_52_42 ;\n  assign \\wire:missing_51  = \\wire:missing_edge ;\n  assign \\wire:missing_50  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire27_48 = \\wire27_39_48_33_:missing_38_30_52_42 ;\n  assign wire27_47 = wire30_47;\n  assign \\wire:missing_46  = wire30_46;\n  assign \\wire:missing_45  = wire11_45;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire27_39_48_33_:missing_38_30_52_42 ;\n  assign wire18_41 = wire40_41;\n  assign wire40_41 = wire26_40;\n  assign wire25_39 = \\wire27_39_48_33_:missing_38_30_52_42 ;\n  assign \\wire:missing_38  = \\wire27_39_48_33_:missing_38_30_52_42 ;\n  assign \\wire:missing_37  = wire30_37;\n  assign \\wire:missing_edge  = wire35_36;\n  assign wire35_36 = wire30_35;\n  assign \\wire:missing_edge  = wire30_34;\n  assign \\wire:missing_edge  = \\wire27_39_48_33_:missing_38_30_52_42 ;\n  assign \\wire32_:missing  = \\wire:missing_edge ;\n  assign \\wire31_:missing  = wire30_31;\n  assign \\wire30_:missing  = \\wire27_39_48_33_:missing_38_30_52_42 ;\n  assign \\wire:missing_edge  = wire28_29;\n  assign wire28_29 = wire23_28;\n  assign \\wire:missing_edge  = wire30_7;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/F61229D6.v:3.1-114.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire2_5_:missing , \\wire8_:missing , \\wire9_:missing , \\wire10_:missing , wire11_45, \\wire12_:missing , \\wire:missing_13 , wire14_58, wire17_13, wire18_41, wire19_13, wire20_13);\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:5.9-5.25\" *)\n  input \\wire10_:missing ;\n  wire \\wire10_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:7.9-7.18\" *)\n  input wire11_45;\n  wire wire11_45;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:9.9-9.25\" *)\n  input \\wire12_:missing ;\n  wire \\wire12_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:12.9-12.18\" *)\n  input wire14_58;\n  wire wire14_58;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:14.10-14.19\" *)\n  output wire17_13;\n  wire wire17_13;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:16.10-16.19\" *)\n  output wire18_41;\n  wire wire18_41;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:18.10-18.19\" *)\n  output wire19_13;\n  wire wire19_13;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:20.10-20.19\" *)\n  output wire20_13;\n  wire wire20_13;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:22.8-22.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:24.8-24.17\" *)\n  wire wire23_28;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:26.8-26.24\" *)\n  wire \\wire24_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:27.8-27.17\" *)\n  wire wire25_39;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:28.8-28.17\" *)\n  wire wire26_13;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:29.8-29.17\" *)\n  wire wire26_40;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:30.8-30.45\" *)\n  wire \\wire27_39_48_33_:missing_38_30_52_42 ;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:32.8-32.17\" *)\n  wire wire27_48;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:34.8-34.17\" *)\n  wire wire28_29;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:35.9-35.26\" *)\n  input \\wire2_5_:missing ;\n  wire \\wire2_5_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:38.8-38.17\" *)\n  wire wire30_34;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:39.8-39.17\" *)\n  wire wire30_35;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:44.8-44.16\" *)\n  wire wire30_7;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:45.8-45.24\" *)\n  wire \\wire30_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:47.8-47.24\" *)\n  wire \\wire32_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:48.8-48.17\" *)\n  wire wire35_36;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:49.8-49.17\" *)\n  wire wire40_41;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:51.8-51.24\" *)\n  wire \\wire54_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:52.8-52.17\" *)\n  wire wire56_57;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:53.9-53.24\" *)\n  input \\wire8_:missing ;\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:55.9-55.24\" *)\n  input \\wire9_:missing ;\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:57.9-57.25\" *)\n  input \\wire:missing_13 ;\n  wire \\wire:missing_13 ;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:60.8-60.24\" *)\n  wire \\wire:missing_38 ;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:61.8-61.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_45 ;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:63.8-63.24\" *)\n  wire \\wire:missing_50 ;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:64.8-64.24\" *)\n  wire \\wire:missing_51 ;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:66.8-66.24\" *)\n  wire \\wire:missing_57 ;\n  (* src = \"/tmp/fuzzmount745B5940/F61229D6.v:67.9-67.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire14_58 = 1'h1;\n  assign wire17_13 = 1'hx;\n  assign wire18_41 = 1'hx;\n  assign wire19_13 = 1'hx;\n  assign wire20_13 = 1'hx;\n  assign wire21 = 1'h1;\n  assign wire23_28 = 1'h1;\n  assign \\wire24_:missing  = 1'h1;\n  assign wire25_39 = 1'h1;\n  assign wire26_13 = 1'hx;\n  assign wire26_40 = 1'hx;\n  assign \\wire27_39_48_33_:missing_38_30_52_42  = 1'h1;\n  assign wire27_48 = 1'h1;\n  assign wire28_29 = 1'h1;\n  assign wire30_34 = 1'h1;\n  assign wire30_35 = 1'h1;\n  assign wire30_7 = 1'h1;\n  assign \\wire30_:missing  = 1'h1;\n  assign \\wire32_:missing  = 1'h1;\n  assign wire35_36 = 1'h1;\n  assign wire40_41 = 1'hx;\n  assign \\wire54_:missing  = 1'h1;\n  assign wire56_57 = 1'h1;\n  assign \\wire:missing_38  = 1'h1;\n  assign \\wire:missing_45  = wire11_45;\n  assign \\wire:missing_50  = 1'h1;\n  assign \\wire:missing_51  = 1'h1;\n  assign \\wire:missing_57  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 23:46:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7/src/top.v'.\nSBY 23:46:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] Copy '/tmp/fuzzmount745B5940/F61229D6.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7/src/F61229D6.v'.\nSBY 23:46:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] Copy '/tmp/fuzzmount745B5940/F61229D6.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7/src/F61229D6.post.v'.\nSBY 23:46:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] engine_0: abc pdr\nSBY 23:46:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:46:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] base: /tmp/fuzzmount745B5940/top.v:25: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:46:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/F61229D6.v:70$45_Y [0] between cell $shr$/tmp/fuzzmount745B5940/F61229D6.v:70$45.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:46:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/F61229D6.v:69$44_Y [0] between cell $shr$/tmp/fuzzmount745B5940/F61229D6.v:69$44.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:46:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] base: Warning: Wire presynth.\\wire20_13 is used but has no driver.\nSBY 23:46:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] base: Warning: Wire presynth.\\wire19_13 is used but has no driver.\nSBY 23:46:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] base: Warning: Wire presynth.\\wire17_13 is used but has no driver.\nSBY 23:46:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] base: Warning: Wire presynth.\\wire26_13 is used but has no driver.\nSBY 23:46:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:46:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 23:46:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 23:46:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] base: finished (returncode=0)\nSBY 23:46:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:47:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] aig: Warning: Wire presynth.\\wire20_13 is used but has no driver.\nSBY 23:47:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] aig: Warning: Wire presynth.\\wire19_13 is used but has no driver.\nSBY 23:47:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] aig: Warning: Wire presynth.\\wire17_13 is used but has no driver.\nSBY 23:47:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] aig: Warning: Wire presynth.\\wire26_13 is used but has no driver.\nSBY 23:47:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 23:47:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 23:47:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:47:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] aig: finished (returncode=0)\nSBY 23:47:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:47:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:47:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] engine_0: Warning: The network has no constraints.\nSBY 23:47:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:47:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] engine_0: finished (returncode=0)\nSBY 23:47:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] engine_0: Status returned by engine: FAIL\nSBY 23:47:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY 23:47:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 23:47:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:47:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7'.\nSBY 23:47:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpjexny9h7] DONE (FAIL, rc=2)\n", :err ""}}}