#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001df4ea8ab40 .scope module, "Majority_t" "Majority_t" 2 3;
 .timescale -9 -12;
v000001df4eae6c30_0 .var "a", 0 0;
v000001df4eae5dd0_0 .var "b", 0 0;
v000001df4eae5790_0 .var "c", 0 0;
v000001df4eae6a50_0 .net "out", 0 0, L_000001df4eae7d70;  1 drivers
S_000001df4ea95f40 .scope module, "major" "Majority" 2 9, 3 19 0, S_000001df4ea8ab40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "out";
v000001df4eae4510_0 .net "a", 0 0, v000001df4eae6c30_0;  1 drivers
v000001df4eae4150_0 .net "b", 0 0, v000001df4eae5dd0_0;  1 drivers
v000001df4eae4290_0 .net "c", 0 0, v000001df4eae5790_0;  1 drivers
v000001df4eae3f70_0 .net "out", 0 0, L_000001df4eae7d70;  alias, 1 drivers
v000001df4eae41f0_0 .net "temp1", 0 0, L_000001df4ea89d50;  1 drivers
v000001df4eae40b0_0 .net "temp2", 0 0, L_000001df4ea8a0d0;  1 drivers
v000001df4eae43d0_0 .net "temp3", 0 0, L_000001df4ea8a1b0;  1 drivers
v000001df4eae4650_0 .net "temp4", 0 0, L_000001df4ea8a060;  1 drivers
S_000001df4ea960d0 .scope module, "A1" "AND" 3 23, 3 2 0, S_000001df4ea95f40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_000001df4ea8a220 .functor NAND 1, v000001df4eae6c30_0, v000001df4eae5dd0_0, C4<1>, C4<1>;
L_000001df4ea89d50 .functor NAND 1, L_000001df4ea8a220, L_000001df4ea8a220, C4<1>, C4<1>;
v000001df4ea8acd0_0 .net "a", 0 0, v000001df4eae6c30_0;  alias, 1 drivers
v000001df4ea98720_0 .net "b", 0 0, v000001df4eae5dd0_0;  alias, 1 drivers
v000001df4ea96260_0 .net "out", 0 0, L_000001df4ea89d50;  alias, 1 drivers
v000001df4ea96300_0 .net "temp", 0 0, L_000001df4ea8a220;  1 drivers
S_000001df4ea94e40 .scope module, "A2" "AND" 3 24, 3 2 0, S_000001df4ea95f40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_000001df4ea89b90 .functor NAND 1, v000001df4eae6c30_0, v000001df4eae5790_0, C4<1>, C4<1>;
L_000001df4ea8a0d0 .functor NAND 1, L_000001df4ea89b90, L_000001df4ea89b90, C4<1>, C4<1>;
v000001df4ea94fd0_0 .net "a", 0 0, v000001df4eae6c30_0;  alias, 1 drivers
v000001df4eae3890_0 .net "b", 0 0, v000001df4eae5790_0;  alias, 1 drivers
v000001df4eae46f0_0 .net "out", 0 0, L_000001df4ea8a0d0;  alias, 1 drivers
v000001df4eae4470_0 .net "temp", 0 0, L_000001df4ea89b90;  1 drivers
S_000001df4ea95070 .scope module, "A3" "AND" 3 25, 3 2 0, S_000001df4ea95f40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_000001df4ea89ea0 .functor NAND 1, v000001df4eae5dd0_0, v000001df4eae5790_0, C4<1>, C4<1>;
L_000001df4ea8a1b0 .functor NAND 1, L_000001df4ea89ea0, L_000001df4ea89ea0, C4<1>, C4<1>;
v000001df4eae4790_0 .net "a", 0 0, v000001df4eae5dd0_0;  alias, 1 drivers
v000001df4eae3930_0 .net "b", 0 0, v000001df4eae5790_0;  alias, 1 drivers
v000001df4eae4330_0 .net "out", 0 0, L_000001df4ea8a1b0;  alias, 1 drivers
v000001df4eae45b0_0 .net "temp", 0 0, L_000001df4ea89ea0;  1 drivers
S_000001df4eb5d380 .scope module, "O1" "OR" 3 26, 3 10 0, S_000001df4ea95f40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_000001df4ea89f80 .functor NAND 1, L_000001df4ea89d50, L_000001df4ea89d50, C4<1>, C4<1>;
L_000001df4ea89ff0 .functor NAND 1, L_000001df4ea8a0d0, L_000001df4ea8a0d0, C4<1>, C4<1>;
L_000001df4ea8a060 .functor NAND 1, L_000001df4ea89f80, L_000001df4ea89ff0, C4<1>, C4<1>;
v000001df4eae3cf0_0 .net "a", 0 0, L_000001df4ea89d50;  alias, 1 drivers
v000001df4eae39d0_0 .net "b", 0 0, L_000001df4ea8a0d0;  alias, 1 drivers
v000001df4eae3ed0_0 .net "out", 0 0, L_000001df4ea8a060;  alias, 1 drivers
v000001df4eae3bb0_0 .net "temp1", 0 0, L_000001df4ea89f80;  1 drivers
v000001df4eae3a70_0 .net "temp2", 0 0, L_000001df4ea89ff0;  1 drivers
S_000001df4eb5d510 .scope module, "O2" "OR" 3 27, 3 10 0, S_000001df4ea95f40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
L_000001df4ea8a140 .functor NAND 1, L_000001df4ea8a060, L_000001df4ea8a060, C4<1>, C4<1>;
L_000001df4eae7ad0 .functor NAND 1, L_000001df4ea8a1b0, L_000001df4ea8a1b0, C4<1>, C4<1>;
L_000001df4eae7d70 .functor NAND 1, L_000001df4ea8a140, L_000001df4eae7ad0, C4<1>, C4<1>;
v000001df4eae3c50_0 .net "a", 0 0, L_000001df4ea8a060;  alias, 1 drivers
v000001df4eae3b10_0 .net "b", 0 0, L_000001df4ea8a1b0;  alias, 1 drivers
v000001df4eae3e30_0 .net "out", 0 0, L_000001df4eae7d70;  alias, 1 drivers
v000001df4eae3d90_0 .net "temp1", 0 0, L_000001df4ea8a140;  1 drivers
v000001df4eae4010_0 .net "temp2", 0 0, L_000001df4eae7ad0;  1 drivers
    .scope S_000001df4ea8ab40;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df4eae6c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df4eae5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001df4eae5790_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001df4ea8ab40;
T_1 ;
    %vpi_call 2 23 "$dumpfile", "Majority.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001df4ea8ab40 {0 0 0};
    %pushi/vec4 8, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v000001df4eae6c30_0;
    %load/vec4 v000001df4eae5dd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001df4eae5790_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001df4eae5790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001df4eae5dd0_0, 0, 1;
    %store/vec4 v000001df4eae6c30_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Majority_t.v";
    "./Lab2_Majority.v";
