Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Tue Mar  5 17:20:28 2024
| Host              : Marwan-0018 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file SYSTEM_TOP_timing_summary_routed.rpt -pb SYSTEM_TOP_timing_summary_routed.pb -rpx SYSTEM_TOP_timing_summary_routed.rpx -warn_on_violation
| Design            : SYSTEM_TOP
| Device            : xcku115-flvb2104
| Speed File        : -2  PRODUCTION 1.25.01 01-12-2017
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.581        0.000                      0                 6740        0.053        0.000                      0                 6740        4.146        0.000                       0                  2299  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
HCLK         {0.000 5.000}      10.000          100.000         
  FCLK       {0.000 5.000}      10.000          100.000         
  PCLK       {0.000 10.000}     20.000          50.000          
    PCLKG    {0.000 10.000}     20.000          50.000          
    TIMCLK   {0.000 20.000}     40.000          25.000          
    WDOGCLK  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HCLK                0.581        0.000                      0                 3702        0.055        0.000                      0                 3702        4.146        0.000                       0                  1468  
  PCLK              9.070        0.000                      0                  557        0.053        0.000                      0                  557        9.725        0.000                       0                   306  
    PCLKG          17.529        0.000                      0                  134        0.055        0.000                      0                  134        9.725        0.000                       0                   386  
    TIMCLK         37.265        0.000                      0                  164        0.055        0.000                      0                  164       19.725        0.000                       0                    95  
    WDOGCLK        37.309        0.000                      0                   73        0.058        0.000                      0                   73       19.725        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
PCLK          HCLK               17.145        0.000                      0                   48       10.067        0.000                      0                   48  
PCLKG         HCLK                8.801        0.000                      0                   11        0.099        0.000                      0                   11  
TIMCLK        HCLK               38.375        0.000                      0                    3       90.266        0.000                      0                    3  
WDOGCLK       HCLK               38.662        0.000                      0                    2       90.166        0.000                      0                    2  
HCLK          PCLK                8.576        0.000                      0                   83        0.103        0.000                      0                   83  
PCLKG         PCLK               12.624        0.000                      0                  250        0.095        0.000                      0                  250  
TIMCLK        PCLK               38.122        0.000                      0                    1       20.483        0.000                      0                    1  
WDOGCLK       PCLK               38.154        0.000                      0                    1       20.471        0.000                      0                    1  
PCLK          PCLKG              15.084        0.000                      0                  693        0.142        0.000                      0                  693  
TIMCLK        PCLKG              17.668        0.000                      0                   36        0.168        0.000                      0                   36  
WDOGCLK       PCLKG              18.145        0.000                      0                   34        0.105        0.000                      0                   34  
PCLKG         TIMCLK             17.600        0.000                      0                  168        0.088        0.000                      0                  168  
PCLKG         WDOGCLK            17.787        0.000                      0                   75        0.094        0.000                      0                   75  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  HCLK               HCLK                     1.478        0.000                      0                  661        0.756        0.000                      0                  661  
**async_default**  PCLK               HCLK                     9.478        0.000                      0                  661       15.272        0.000                      0                  661  
**async_default**  WDOGCLK            HCLK                    25.478        0.000                      0                  661       99.272        0.000                      0                  661  
**async_default**  HCLK               PCLK                     2.896        0.000                      0                   18        3.918        0.000                      0                   18  
**async_default**  PCLK               PCLK                    10.896        0.000                      0                  303        0.229        0.000                      0                  303  
**async_default**  WDOGCLK            PCLK                    26.896        0.000                      0                   18       29.883        0.000                      0                   18  
**async_default**  PCLK               PCLKG                   17.996        0.000                      0                  386        0.223        0.000                      0                  386  
**async_default**  PCLK               TIMCLK                  17.997        0.000                      0                   94        0.300        0.000                      0                   94  
**async_default**  HCLK               WDOGCLK                  3.834        0.000                      0                    2        3.800        0.000                      0                    2  
**async_default**  PCLK               WDOGCLK                 11.834        0.000                      0                    2        5.800        0.000                      0                    2  
**async_default**  WDOGCLK            WDOGCLK                 27.834        0.000                      0                   43        0.211        0.000                      0                   43  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HCLK
  To Clock:  HCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 U0_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        8.795ns  (logic 2.551ns (29.005%)  route 6.244ns (70.995%))
  Logic Levels:           19  (CARRY8=5 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X83Y188        FDRE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y188        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.415 r  U0_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=178, routed)         0.421     0.836    U0_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X83Y188        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     1.027 f  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[30]_INST_0_i_16/O
                         net (fo=21, routed)          0.561     1.588    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[30]_INST_0_i_16_n_0
    SLICE_X80Y187        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     1.659 r  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_12/O
                         net (fo=1, routed)           0.249     1.908    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_12_n_0
    SLICE_X81Y187        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.041     1.949 f  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_5/O
                         net (fo=3, routed)           0.392     2.341    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_5_n_0
    SLICE_X84Y177        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.131     2.472 r  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_1/O
                         net (fo=4, routed)           0.234     2.706    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_1_n_0
    SLICE_X84Y179        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.040     2.746 r  U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_11/O
                         net (fo=1, routed)           0.282     3.028    U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_11_n_0
    SLICE_X84Y179        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     3.069 r  U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_6/O
                         net (fo=2, routed)           0.320     3.389    U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_6_n_0
    SLICE_X82Y182        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.134     3.523 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     3.523    U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_19_n_0
    SLICE_X82Y182        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.255     3.778 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.027     3.805    U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_3_n_0
    SLICE_X82Y183        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     3.827 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[10]_INST_0_i_4/CO[7]
                         net (fo=1, routed)           0.027     3.854    U0_CORTEXM0INTEGRATION/u_logic/HADDR[10]_INST_0_i_4_n_0
    SLICE_X82Y184        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     3.992 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_9/O[3]
                         net (fo=1, routed)           0.485     4.477    U0_CORTEXM0INTEGRATION/u_logic/Ozkbx6[19]
    SLICE_X83Y185        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.324     4.801 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.027     4.828    U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_3_n_0
    SLICE_X83Y186        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.186     5.014 f  U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_1/O[7]
                         net (fo=3, routed)           0.198     5.212    U0_CORTEXM0INTEGRATION/u_logic/p_0_in879_in
    SLICE_X84Y186        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     5.328 f  U0_CORTEXM0INTEGRATION/u_logic/HADDR[30]_INST_0_i_1/O
                         net (fo=6, routed)           0.360     5.688    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HADDRS[30]
    SLICE_X82Y192        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.155     5.843 f  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/addr_ip[30]_INST_0/O
                         net (fo=4, routed)           0.227     6.070    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/decode_addr_dec[30]
    SLICE_X81Y192        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     6.274 f  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec0_INST_0_i_4/O
                         net (fo=2, routed)           0.249     6.523    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec0_INST_0_i_4_n_0
    SLICE_X80Y192        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     6.564 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec0_INST_0_i_1/O
                         net (fo=5, routed)           0.296     6.860    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_outputstage_0/sel_op0
    SLICE_X79Y196        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     6.935 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_outputstage_0/HSELM_INST_0/O
                         net (fo=23, routed)          0.287     7.222    Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/HSEL
    SLICE_X77Y197        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.118     7.340 r  Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/SRAMADDR[12]_INST_0/O
                         net (fo=23, routed)          0.433     7.773    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/ADDR[12]
    SLICE_X79Y201        LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.153     7.926 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4_i_3/O
                         net (fo=4, routed)           1.169     9.095    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4_i_3_n_0
    RAMB36_X10Y51        RAMB36E2                                     r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/CLK
    RAMB36_X10Y51        RAMB36E2                                     r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4/CLKARDCLK
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    RAMB36_X10Y51        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.589     9.676    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 U0_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM3_reg_bram_4/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        8.755ns  (logic 2.475ns (28.270%)  route 6.280ns (71.730%))
  Logic Levels:           20  (CARRY8=5 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X83Y188        FDRE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y188        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.415 r  U0_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=178, routed)         0.421     0.836    U0_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X83Y188        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     1.027 f  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[30]_INST_0_i_16/O
                         net (fo=21, routed)          0.561     1.588    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[30]_INST_0_i_16_n_0
    SLICE_X80Y187        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     1.659 r  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_12/O
                         net (fo=1, routed)           0.249     1.908    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_12_n_0
    SLICE_X81Y187        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.041     1.949 f  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_5/O
                         net (fo=3, routed)           0.392     2.341    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_5_n_0
    SLICE_X84Y177        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.131     2.472 r  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_1/O
                         net (fo=4, routed)           0.234     2.706    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_1_n_0
    SLICE_X84Y179        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.040     2.746 r  U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_11/O
                         net (fo=1, routed)           0.282     3.028    U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_11_n_0
    SLICE_X84Y179        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     3.069 r  U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_6/O
                         net (fo=2, routed)           0.320     3.389    U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_6_n_0
    SLICE_X82Y182        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.134     3.523 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     3.523    U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_19_n_0
    SLICE_X82Y182        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.255     3.778 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.027     3.805    U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_3_n_0
    SLICE_X82Y183        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     3.827 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[10]_INST_0_i_4/CO[7]
                         net (fo=1, routed)           0.027     3.854    U0_CORTEXM0INTEGRATION/u_logic/HADDR[10]_INST_0_i_4_n_0
    SLICE_X82Y184        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     3.992 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_9/O[3]
                         net (fo=1, routed)           0.485     4.477    U0_CORTEXM0INTEGRATION/u_logic/Ozkbx6[19]
    SLICE_X83Y185        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.324     4.801 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.027     4.828    U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_3_n_0
    SLICE_X83Y186        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     4.966 f  U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_1/O[3]
                         net (fo=3, routed)           0.292     5.258    U0_CORTEXM0INTEGRATION/u_logic/p_0_in588_in
    SLICE_X81Y186        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.041     5.299 f  U0_CORTEXM0INTEGRATION/u_logic/HADDR[26]_INST_0_i_1/O
                         net (fo=4, routed)           0.307     5.606    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HADDRS[26]
    SLICE_X81Y193        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     5.721 f  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/addr_ip[26]_INST_0/O
                         net (fo=2, routed)           0.299     6.020    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/decode_addr_dec[26]
    SLICE_X81Y192        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     6.192 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec0_INST_0_i_3/O
                         net (fo=4, routed)           0.121     6.313    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec0_INST_0_i_3_n_0
    SLICE_X81Y192        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     6.428 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec1_INST_0_i_1/O
                         net (fo=2, routed)           0.282     6.710    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec1_INST_0_i_1_n_0
    SLICE_X80Y196        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040     6.750 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec1_INST_0/O
                         net (fo=2, routed)           0.207     6.957    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_outputstage_1/sel_op0
    SLICE_X79Y196        LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.149     7.106 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_outputstage_1/HSELM_INST_0/O
                         net (fo=23, routed)          0.395     7.501    DATA_SRAM_TOP_instance/U0_cmsdk_ahb_to_dsram/HSEL
    SLICE_X77Y199        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132     7.633 r  DATA_SRAM_TOP_instance/U0_cmsdk_ahb_to_dsram/SRAMCS_INST_0/O
                         net (fo=17, routed)          1.110     8.743    DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/CS
    SLICE_X69Y242        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.070     8.813 r  DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM3_reg_bram_4_i_1/O
                         net (fo=4, routed)           0.242     9.055    DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM3_reg_bram_4_i_1_n_0
    RAMB36_X8Y48         RAMB36E2                                     r  DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM3_reg_bram_4/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/CLK
    RAMB36_X8Y48         RAMB36E2                                     r  DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM3_reg_bram_4/CLKARDCLK
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    RAMB36_X8Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.589     9.676    DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM3_reg_bram_4
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 U0_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM2_reg_bram_3/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        8.752ns  (logic 2.545ns (29.079%)  route 6.207ns (70.921%))
  Logic Levels:           20  (CARRY8=5 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X83Y188        FDRE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y188        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.415 r  U0_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=178, routed)         0.421     0.836    U0_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X83Y188        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     1.027 f  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[30]_INST_0_i_16/O
                         net (fo=21, routed)          0.561     1.588    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[30]_INST_0_i_16_n_0
    SLICE_X80Y187        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     1.659 r  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_12/O
                         net (fo=1, routed)           0.249     1.908    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_12_n_0
    SLICE_X81Y187        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.041     1.949 f  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_5/O
                         net (fo=3, routed)           0.392     2.341    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_5_n_0
    SLICE_X84Y177        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.131     2.472 r  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_1/O
                         net (fo=4, routed)           0.234     2.706    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_1_n_0
    SLICE_X84Y179        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.040     2.746 r  U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_11/O
                         net (fo=1, routed)           0.282     3.028    U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_11_n_0
    SLICE_X84Y179        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     3.069 r  U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_6/O
                         net (fo=2, routed)           0.320     3.389    U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_6_n_0
    SLICE_X82Y182        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.134     3.523 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     3.523    U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_19_n_0
    SLICE_X82Y182        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.255     3.778 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.027     3.805    U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_3_n_0
    SLICE_X82Y183        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     3.827 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[10]_INST_0_i_4/CO[7]
                         net (fo=1, routed)           0.027     3.854    U0_CORTEXM0INTEGRATION/u_logic/HADDR[10]_INST_0_i_4_n_0
    SLICE_X82Y184        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     3.992 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_9/O[3]
                         net (fo=1, routed)           0.485     4.477    U0_CORTEXM0INTEGRATION/u_logic/Ozkbx6[19]
    SLICE_X83Y185        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.324     4.801 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.027     4.828    U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_3_n_0
    SLICE_X83Y186        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     4.966 f  U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_1/O[3]
                         net (fo=3, routed)           0.292     5.258    U0_CORTEXM0INTEGRATION/u_logic/p_0_in588_in
    SLICE_X81Y186        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.041     5.299 f  U0_CORTEXM0INTEGRATION/u_logic/HADDR[26]_INST_0_i_1/O
                         net (fo=4, routed)           0.307     5.606    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HADDRS[26]
    SLICE_X81Y193        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     5.721 f  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/addr_ip[26]_INST_0/O
                         net (fo=2, routed)           0.299     6.020    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/decode_addr_dec[26]
    SLICE_X81Y192        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     6.192 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec0_INST_0_i_3/O
                         net (fo=4, routed)           0.121     6.313    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec0_INST_0_i_3_n_0
    SLICE_X81Y192        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     6.428 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec1_INST_0_i_1/O
                         net (fo=2, routed)           0.282     6.710    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec1_INST_0_i_1_n_0
    SLICE_X80Y196        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040     6.750 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec1_INST_0/O
                         net (fo=2, routed)           0.207     6.957    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_outputstage_1/sel_op0
    SLICE_X79Y196        LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.149     7.106 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_outputstage_1/HSELM_INST_0/O
                         net (fo=23, routed)          0.457     7.563    DATA_SRAM_TOP_instance/U0_cmsdk_ahb_to_dsram/HSEL
    SLICE_X77Y200        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.071     7.634 f  DATA_SRAM_TOP_instance/U0_cmsdk_ahb_to_dsram/SRAMADDR[12]_INST_0/O
                         net (fo=23, routed)          0.377     8.011    DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/ADDR[12]
    SLICE_X80Y201        LUT4 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.201     8.212 r  DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM2_reg_bram_3_i_1/O
                         net (fo=4, routed)           0.840     9.052    DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM2_reg_bram_3_i_1_n_0
    RAMB36_X11Y41        RAMB36E2                                     r  DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM2_reg_bram_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/CLK
    RAMB36_X11Y41        RAMB36E2                                     r  DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM2_reg_bram_3/CLKARDCLK
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    RAMB36_X11Y41        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.589     9.676    DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM2_reg_bram_3
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Ydupw6_reg/D
                            (rising edge-triggered cell FDSE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 4.606ns (49.162%)  route 4.763ns (50.838%))
  Logic Levels:           16  (LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/CLK
    RAMB36_X10Y48        RAMB36E2                                     r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y48        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.489     1.789 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.034     1.823    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1_n_34
    RAMB36_X10Y49        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     2.124 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.034     2.158    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_2_n_34
    RAMB36_X10Y50        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     2.459 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.034     2.493    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_3_n_34
    RAMB36_X10Y51        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     2.794 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.034     2.828    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4_n_34
    RAMB36_X10Y52        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     3.129 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.034     3.163    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_5_n_34
    RAMB36_X10Y53        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     3.464 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.034     3.498    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_6_n_34
    RAMB36_X10Y54        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     3.799 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_7/CASDOUTA[1]
                         net (fo=1, routed)           0.034     3.833    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_7_n_34
    RAMB36_X10Y55        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.205     4.038 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_8/DOUTADOUT[1]
                         net (fo=1, routed)           0.889     4.927    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/read_data[1]
    SLICE_X80Y242        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     5.059 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/RDATA[1]_INST_0/O
                         net (fo=1, routed)           0.201     5.260    Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/SRAMRDATA[1]
    SLICE_X81Y242        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     5.376 r  Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/HRDATA[1]_INST_0/O
                         net (fo=1, routed)           0.531     5.907    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/rdata_dec0[1]
    SLICE_X83Y222        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     5.980 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/HRDATAS[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.454     6.434    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/HRDATAS[1]_INST_0_i_1_n_0
    SLICE_X83Y209        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     6.588 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/HRDATAS[1]_INST_0/O
                         net (fo=3, routed)           0.304     6.892    U0_CORTEXM0INTEGRATION/u_logic/HRDATA[1]
    SLICE_X83Y202        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.071     6.963 r  U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_26/O
                         net (fo=1, routed)           0.304     7.267    U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_26_n_0
    SLICE_X82Y198        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.119     7.386 r  U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_12/O
                         net (fo=4, routed)           0.380     7.766    U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_12_n_0
    SLICE_X82Y193        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.176     7.942 r  U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_4/O
                         net (fo=1, routed)           0.397     8.339    U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_4_n_0
    SLICE_X87Y190        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.074     8.413 f  U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_3/O
                         net (fo=2, routed)           0.242     8.655    U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_3_n_0
    SLICE_X87Y186        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.191     8.846 r  U0_CORTEXM0INTEGRATION/u_logic/Ybupw6_i_1/O
                         net (fo=16, routed)          0.823     9.669    U0_CORTEXM0INTEGRATION/u_logic/Ybupw6_i_1_n_0
    SLICE_X80Y180        FDSE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Ydupw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X80Y180        FDSE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Ydupw6_reg/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X80Y180        FDSE (Setup_BFF_SLICEL_C_D)
                                                      0.058    10.323    U0_CORTEXM0INTEGRATION/u_logic/Ydupw6_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 U0_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM2_reg_bram_4/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        8.720ns  (logic 2.517ns (28.865%)  route 6.203ns (71.135%))
  Logic Levels:           20  (CARRY8=5 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X83Y188        FDRE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y188        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.415 r  U0_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=178, routed)         0.421     0.836    U0_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X83Y188        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     1.027 f  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[30]_INST_0_i_16/O
                         net (fo=21, routed)          0.561     1.588    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[30]_INST_0_i_16_n_0
    SLICE_X80Y187        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     1.659 r  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_12/O
                         net (fo=1, routed)           0.249     1.908    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_12_n_0
    SLICE_X81Y187        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.041     1.949 f  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_5/O
                         net (fo=3, routed)           0.392     2.341    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_5_n_0
    SLICE_X84Y177        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.131     2.472 r  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_1/O
                         net (fo=4, routed)           0.234     2.706    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_1_n_0
    SLICE_X84Y179        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.040     2.746 r  U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_11/O
                         net (fo=1, routed)           0.282     3.028    U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_11_n_0
    SLICE_X84Y179        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     3.069 r  U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_6/O
                         net (fo=2, routed)           0.320     3.389    U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_6_n_0
    SLICE_X82Y182        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.134     3.523 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     3.523    U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_19_n_0
    SLICE_X82Y182        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.255     3.778 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.027     3.805    U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_3_n_0
    SLICE_X82Y183        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     3.827 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[10]_INST_0_i_4/CO[7]
                         net (fo=1, routed)           0.027     3.854    U0_CORTEXM0INTEGRATION/u_logic/HADDR[10]_INST_0_i_4_n_0
    SLICE_X82Y184        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     3.992 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_9/O[3]
                         net (fo=1, routed)           0.485     4.477    U0_CORTEXM0INTEGRATION/u_logic/Ozkbx6[19]
    SLICE_X83Y185        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.324     4.801 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.027     4.828    U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_3_n_0
    SLICE_X83Y186        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     4.966 f  U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_1/O[3]
                         net (fo=3, routed)           0.292     5.258    U0_CORTEXM0INTEGRATION/u_logic/p_0_in588_in
    SLICE_X81Y186        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.041     5.299 f  U0_CORTEXM0INTEGRATION/u_logic/HADDR[26]_INST_0_i_1/O
                         net (fo=4, routed)           0.307     5.606    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HADDRS[26]
    SLICE_X81Y193        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     5.721 f  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/addr_ip[26]_INST_0/O
                         net (fo=2, routed)           0.299     6.020    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/decode_addr_dec[26]
    SLICE_X81Y192        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     6.192 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec0_INST_0_i_3/O
                         net (fo=4, routed)           0.121     6.313    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec0_INST_0_i_3_n_0
    SLICE_X81Y192        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     6.428 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec1_INST_0_i_1/O
                         net (fo=2, routed)           0.282     6.710    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec1_INST_0_i_1_n_0
    SLICE_X80Y196        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040     6.750 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec1_INST_0/O
                         net (fo=2, routed)           0.207     6.957    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_outputstage_1/sel_op0
    SLICE_X79Y196        LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.149     7.106 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_outputstage_1/HSELM_INST_0/O
                         net (fo=23, routed)          0.457     7.563    DATA_SRAM_TOP_instance/U0_cmsdk_ahb_to_dsram/HSEL
    SLICE_X77Y200        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.071     7.634 r  DATA_SRAM_TOP_instance/U0_cmsdk_ahb_to_dsram/SRAMADDR[12]_INST_0/O
                         net (fo=23, routed)          0.377     8.011    DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/ADDR[12]
    SLICE_X80Y201        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.173     8.184 r  DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM2_reg_bram_4_i_1/O
                         net (fo=4, routed)           0.836     9.020    DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM2_reg_bram_4_i_1_n_0
    RAMB36_X11Y42        RAMB36E2                                     r  DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM2_reg_bram_4/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/CLK
    RAMB36_X11Y42        RAMB36E2                                     r  DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM2_reg_bram_4/CLKARDCLK
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    RAMB36_X11Y42        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.589     9.676    DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM2_reg_bram_4
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Te0qw6_reg/D
                            (rising edge-triggered cell FDSE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 4.606ns (49.188%)  route 4.758ns (50.812%))
  Logic Levels:           16  (LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/CLK
    RAMB36_X10Y48        RAMB36E2                                     r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y48        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.489     1.789 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.034     1.823    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1_n_34
    RAMB36_X10Y49        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     2.124 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.034     2.158    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_2_n_34
    RAMB36_X10Y50        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     2.459 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.034     2.493    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_3_n_34
    RAMB36_X10Y51        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     2.794 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.034     2.828    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4_n_34
    RAMB36_X10Y52        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     3.129 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.034     3.163    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_5_n_34
    RAMB36_X10Y53        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     3.464 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.034     3.498    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_6_n_34
    RAMB36_X10Y54        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     3.799 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_7/CASDOUTA[1]
                         net (fo=1, routed)           0.034     3.833    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_7_n_34
    RAMB36_X10Y55        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.205     4.038 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_8/DOUTADOUT[1]
                         net (fo=1, routed)           0.889     4.927    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/read_data[1]
    SLICE_X80Y242        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     5.059 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/RDATA[1]_INST_0/O
                         net (fo=1, routed)           0.201     5.260    Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/SRAMRDATA[1]
    SLICE_X81Y242        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     5.376 r  Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/HRDATA[1]_INST_0/O
                         net (fo=1, routed)           0.531     5.907    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/rdata_dec0[1]
    SLICE_X83Y222        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     5.980 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/HRDATAS[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.454     6.434    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/HRDATAS[1]_INST_0_i_1_n_0
    SLICE_X83Y209        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     6.588 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/HRDATAS[1]_INST_0/O
                         net (fo=3, routed)           0.304     6.892    U0_CORTEXM0INTEGRATION/u_logic/HRDATA[1]
    SLICE_X83Y202        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.071     6.963 r  U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_26/O
                         net (fo=1, routed)           0.304     7.267    U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_26_n_0
    SLICE_X82Y198        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.119     7.386 r  U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_12/O
                         net (fo=4, routed)           0.380     7.766    U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_12_n_0
    SLICE_X82Y193        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.176     7.942 r  U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_4/O
                         net (fo=1, routed)           0.397     8.339    U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_4_n_0
    SLICE_X87Y190        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.074     8.413 f  U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_3/O
                         net (fo=2, routed)           0.242     8.655    U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_3_n_0
    SLICE_X87Y186        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.191     8.846 r  U0_CORTEXM0INTEGRATION/u_logic/Ybupw6_i_1/O
                         net (fo=16, routed)          0.818     9.664    U0_CORTEXM0INTEGRATION/u_logic/Ybupw6_i_1_n_0
    SLICE_X78Y181        FDSE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Te0qw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X78Y181        FDSE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Te0qw6_reg/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X78Y181        FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.060    10.325    U0_CORTEXM0INTEGRATION/u_logic/Te0qw6_reg
  -------------------------------------------------------------------
                         required time                         10.325    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 U0_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM0_reg_bram_3/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 2.520ns (28.929%)  route 6.191ns (71.071%))
  Logic Levels:           20  (CARRY8=5 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X83Y188        FDRE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y188        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.415 r  U0_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=178, routed)         0.421     0.836    U0_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X83Y188        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.191     1.027 f  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[30]_INST_0_i_16/O
                         net (fo=21, routed)          0.561     1.588    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[30]_INST_0_i_16_n_0
    SLICE_X80Y187        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     1.659 r  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_12/O
                         net (fo=1, routed)           0.249     1.908    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_12_n_0
    SLICE_X81Y187        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.041     1.949 f  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_5/O
                         net (fo=3, routed)           0.392     2.341    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_5_n_0
    SLICE_X84Y177        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.131     2.472 r  U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_1/O
                         net (fo=4, routed)           0.234     2.706    U0_CORTEXM0INTEGRATION/u_logic/HWDATA[19]_INST_0_i_1_n_0
    SLICE_X84Y179        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.040     2.746 r  U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_11/O
                         net (fo=1, routed)           0.282     3.028    U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_11_n_0
    SLICE_X84Y179        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     3.069 r  U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_6/O
                         net (fo=2, routed)           0.320     3.389    U0_CORTEXM0INTEGRATION/u_logic/Qpopw6_i_6_n_0
    SLICE_X82Y182        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.134     3.523 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     3.523    U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_19_n_0
    SLICE_X82Y182        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.255     3.778 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.027     3.805    U0_CORTEXM0INTEGRATION/u_logic/HADDR[6]_INST_0_i_3_n_0
    SLICE_X82Y183        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     3.827 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[10]_INST_0_i_4/CO[7]
                         net (fo=1, routed)           0.027     3.854    U0_CORTEXM0INTEGRATION/u_logic/HADDR[10]_INST_0_i_4_n_0
    SLICE_X82Y184        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     3.992 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_9/O[3]
                         net (fo=1, routed)           0.485     4.477    U0_CORTEXM0INTEGRATION/u_logic/Ozkbx6[19]
    SLICE_X83Y185        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.324     4.801 r  U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_3/CO[7]
                         net (fo=1, routed)           0.027     4.828    U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_3_n_0
    SLICE_X83Y186        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.138     4.966 f  U0_CORTEXM0INTEGRATION/u_logic/HADDR[28]_INST_0_i_1/O[3]
                         net (fo=3, routed)           0.292     5.258    U0_CORTEXM0INTEGRATION/u_logic/p_0_in588_in
    SLICE_X81Y186        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.041     5.299 f  U0_CORTEXM0INTEGRATION/u_logic/HADDR[26]_INST_0_i_1/O
                         net (fo=4, routed)           0.307     5.606    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HADDRS[26]
    SLICE_X81Y193        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.115     5.721 f  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/addr_ip[26]_INST_0/O
                         net (fo=2, routed)           0.299     6.020    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/decode_addr_dec[26]
    SLICE_X81Y192        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     6.192 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec0_INST_0_i_3/O
                         net (fo=4, routed)           0.121     6.313    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec0_INST_0_i_3_n_0
    SLICE_X81Y192        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     6.428 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec1_INST_0_i_1/O
                         net (fo=2, routed)           0.282     6.710    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec1_INST_0_i_1_n_0
    SLICE_X80Y196        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040     6.750 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/sel_dec1_INST_0/O
                         net (fo=2, routed)           0.207     6.957    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_outputstage_1/sel_op0
    SLICE_X79Y196        LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.149     7.106 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_outputstage_1/HSELM_INST_0/O
                         net (fo=23, routed)          0.457     7.563    DATA_SRAM_TOP_instance/U0_cmsdk_ahb_to_dsram/HSEL
    SLICE_X77Y200        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.071     7.634 f  DATA_SRAM_TOP_instance/U0_cmsdk_ahb_to_dsram/SRAMADDR[12]_INST_0/O
                         net (fo=23, routed)          0.324     7.958    DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/ADDR[12]
    SLICE_X79Y196        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.176     8.134 r  DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM0_reg_bram_3_i_3/O
                         net (fo=4, routed)           0.877     9.011    DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM0_reg_bram_3_i_3_n_0
    RAMB36_X10Y33        RAMB36E2                                     r  DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM0_reg_bram_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/CLK
    RAMB36_X10Y33        RAMB36E2                                     r  DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM0_reg_bram_3/CLKARDCLK
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    RAMB36_X10Y33        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.589     9.676    DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM0_reg_bram_3
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Wfmax6_reg/D
                            (rising edge-triggered cell FDSE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        9.352ns  (logic 4.606ns (49.251%)  route 4.746ns (50.749%))
  Logic Levels:           16  (LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/CLK
    RAMB36_X10Y48        RAMB36E2                                     r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y48        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.489     1.789 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.034     1.823    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1_n_34
    RAMB36_X10Y49        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     2.124 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.034     2.158    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_2_n_34
    RAMB36_X10Y50        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     2.459 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.034     2.493    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_3_n_34
    RAMB36_X10Y51        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     2.794 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.034     2.828    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4_n_34
    RAMB36_X10Y52        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     3.129 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.034     3.163    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_5_n_34
    RAMB36_X10Y53        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     3.464 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.034     3.498    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_6_n_34
    RAMB36_X10Y54        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     3.799 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_7/CASDOUTA[1]
                         net (fo=1, routed)           0.034     3.833    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_7_n_34
    RAMB36_X10Y55        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.205     4.038 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_8/DOUTADOUT[1]
                         net (fo=1, routed)           0.889     4.927    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/read_data[1]
    SLICE_X80Y242        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     5.059 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/RDATA[1]_INST_0/O
                         net (fo=1, routed)           0.201     5.260    Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/SRAMRDATA[1]
    SLICE_X81Y242        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     5.376 r  Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/HRDATA[1]_INST_0/O
                         net (fo=1, routed)           0.531     5.907    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/rdata_dec0[1]
    SLICE_X83Y222        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     5.980 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/HRDATAS[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.454     6.434    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/HRDATAS[1]_INST_0_i_1_n_0
    SLICE_X83Y209        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     6.588 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/HRDATAS[1]_INST_0/O
                         net (fo=3, routed)           0.304     6.892    U0_CORTEXM0INTEGRATION/u_logic/HRDATA[1]
    SLICE_X83Y202        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.071     6.963 r  U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_26/O
                         net (fo=1, routed)           0.304     7.267    U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_26_n_0
    SLICE_X82Y198        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.119     7.386 r  U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_12/O
                         net (fo=4, routed)           0.380     7.766    U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_12_n_0
    SLICE_X82Y193        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.176     7.942 r  U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_4/O
                         net (fo=1, routed)           0.397     8.339    U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_4_n_0
    SLICE_X87Y190        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.074     8.413 f  U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_3/O
                         net (fo=2, routed)           0.242     8.655    U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_3_n_0
    SLICE_X87Y186        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.191     8.846 r  U0_CORTEXM0INTEGRATION/u_logic/Ybupw6_i_1/O
                         net (fo=16, routed)          0.806     9.652    U0_CORTEXM0INTEGRATION/u_logic/Ybupw6_i_1_n_0
    SLICE_X80Y181        FDSE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Wfmax6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X80Y181        FDSE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Wfmax6_reg/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X80Y181        FDSE (Setup_FFF_SLICEL_C_D)
                                                      0.059    10.324    U0_CORTEXM0INTEGRATION/u_logic/Wfmax6_reg
  -------------------------------------------------------------------
                         required time                         10.324    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Uyqax6_reg/D
                            (rising edge-triggered cell FDSE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 4.606ns (49.267%)  route 4.743ns (50.733%))
  Logic Levels:           16  (LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/CLK
    RAMB36_X10Y48        RAMB36E2                                     r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y48        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.489     1.789 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.034     1.823    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1_n_34
    RAMB36_X10Y49        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     2.124 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.034     2.158    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_2_n_34
    RAMB36_X10Y50        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     2.459 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.034     2.493    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_3_n_34
    RAMB36_X10Y51        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     2.794 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.034     2.828    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4_n_34
    RAMB36_X10Y52        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     3.129 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.034     3.163    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_5_n_34
    RAMB36_X10Y53        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     3.464 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.034     3.498    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_6_n_34
    RAMB36_X10Y54        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     3.799 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_7/CASDOUTA[1]
                         net (fo=1, routed)           0.034     3.833    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_7_n_34
    RAMB36_X10Y55        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.205     4.038 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_8/DOUTADOUT[1]
                         net (fo=1, routed)           0.889     4.927    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/read_data[1]
    SLICE_X80Y242        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     5.059 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/RDATA[1]_INST_0/O
                         net (fo=1, routed)           0.201     5.260    Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/SRAMRDATA[1]
    SLICE_X81Y242        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     5.376 r  Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/HRDATA[1]_INST_0/O
                         net (fo=1, routed)           0.531     5.907    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/rdata_dec0[1]
    SLICE_X83Y222        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     5.980 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/HRDATAS[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.454     6.434    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/HRDATAS[1]_INST_0_i_1_n_0
    SLICE_X83Y209        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     6.588 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/HRDATAS[1]_INST_0/O
                         net (fo=3, routed)           0.304     6.892    U0_CORTEXM0INTEGRATION/u_logic/HRDATA[1]
    SLICE_X83Y202        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.071     6.963 r  U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_26/O
                         net (fo=1, routed)           0.304     7.267    U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_26_n_0
    SLICE_X82Y198        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.119     7.386 r  U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_12/O
                         net (fo=4, routed)           0.380     7.766    U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_12_n_0
    SLICE_X82Y193        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.176     7.942 r  U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_4/O
                         net (fo=1, routed)           0.397     8.339    U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_4_n_0
    SLICE_X87Y190        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.074     8.413 f  U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_3/O
                         net (fo=2, routed)           0.242     8.655    U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_3_n_0
    SLICE_X87Y186        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.191     8.846 r  U0_CORTEXM0INTEGRATION/u_logic/Ybupw6_i_1/O
                         net (fo=16, routed)          0.803     9.649    U0_CORTEXM0INTEGRATION/u_logic/Ybupw6_i_1_n_0
    SLICE_X79Y184        FDSE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Uyqax6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X79Y184        FDSE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Uyqax6_reg/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X79Y184        FDSE (Setup_BFF_SLICEM_C_D)
                                                      0.058    10.323    U0_CORTEXM0INTEGRATION/u_logic/Uyqax6_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Yhupw6_reg/D
                            (rising edge-triggered cell FDSE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 4.606ns (49.315%)  route 4.734ns (50.685%))
  Logic Levels:           16  (LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/CLK
    RAMB36_X10Y48        RAMB36E2                                     r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y48        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_CASDOUTA[1])
                                                      1.489     1.789 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1/CASDOUTA[1]
                         net (fo=1, routed)           0.034     1.823    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_1_n_34
    RAMB36_X10Y49        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     2.124 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_2/CASDOUTA[1]
                         net (fo=1, routed)           0.034     2.158    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_2_n_34
    RAMB36_X10Y50        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     2.459 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_3/CASDOUTA[1]
                         net (fo=1, routed)           0.034     2.493    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_3_n_34
    RAMB36_X10Y51        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     2.794 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4/CASDOUTA[1]
                         net (fo=1, routed)           0.034     2.828    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_4_n_34
    RAMB36_X10Y52        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     3.129 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_5/CASDOUTA[1]
                         net (fo=1, routed)           0.034     3.163    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_5_n_34
    RAMB36_X10Y53        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     3.464 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_6/CASDOUTA[1]
                         net (fo=1, routed)           0.034     3.498    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_6_n_34
    RAMB36_X10Y54        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_CASDOUTA[1])
                                                      0.301     3.799 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_7/CASDOUTA[1]
                         net (fo=1, routed)           0.034     3.833    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_7_n_34
    RAMB36_X10Y55        RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINA[1]_DOUTADOUT[1])
                                                      0.205     4.038 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_8/DOUTADOUT[1]
                         net (fo=1, routed)           0.889     4.927    Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/read_data[1]
    SLICE_X80Y242        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     5.059 r  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/RDATA[1]_INST_0/O
                         net (fo=1, routed)           0.201     5.260    Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/SRAMRDATA[1]
    SLICE_X81Y242        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.116     5.376 r  Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/HRDATA[1]_INST_0/O
                         net (fo=1, routed)           0.531     5.907    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/rdata_dec0[1]
    SLICE_X83Y222        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     5.980 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/HRDATAS[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.454     6.434    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/HRDATAS[1]_INST_0_i_1_n_0
    SLICE_X83Y209        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     6.588 r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_ahb_decoderstages0/HRDATAS[1]_INST_0/O
                         net (fo=3, routed)           0.304     6.892    U0_CORTEXM0INTEGRATION/u_logic/HRDATA[1]
    SLICE_X83Y202        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.071     6.963 r  U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_26/O
                         net (fo=1, routed)           0.304     7.267    U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_26_n_0
    SLICE_X82Y198        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.119     7.386 r  U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_12/O
                         net (fo=4, routed)           0.380     7.766    U0_CORTEXM0INTEGRATION/u_logic/Ht1qw6_i_12_n_0
    SLICE_X82Y193        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.176     7.942 r  U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_4/O
                         net (fo=1, routed)           0.397     8.339    U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_4_n_0
    SLICE_X87Y190        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.074     8.413 f  U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_3/O
                         net (fo=2, routed)           0.242     8.655    U0_CORTEXM0INTEGRATION/u_logic/Wfhax6_i_3_n_0
    SLICE_X87Y186        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.191     8.846 r  U0_CORTEXM0INTEGRATION/u_logic/Ybupw6_i_1/O
                         net (fo=16, routed)          0.794     9.640    U0_CORTEXM0INTEGRATION/u_logic/Ybupw6_i_1_n_0
    SLICE_X80Y179        FDSE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Yhupw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X80Y179        FDSE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Yhupw6_reg/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X80Y179        FDSE (Setup_BFF_SLICEL_C_D)
                                                      0.058    10.323    U0_CORTEXM0INTEGRATION/u_logic/Yhupw6_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  0.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 U0_CORTEXM0INTEGRATION/u_logic/Wwiax6_reg/C
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Wwiax6_reg/D
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X83Y200        FDRE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Wwiax6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y200        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.349 r  U0_CORTEXM0INTEGRATION/u_logic/Wwiax6_reg/Q
                         net (fo=6, routed)           0.035     0.384    U0_CORTEXM0INTEGRATION/u_logic/Wwiax6
    SLICE_X83Y200        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     0.399 r  U0_CORTEXM0INTEGRATION/u_logic/Wwiax6_i_1/O
                         net (fo=1, routed)           0.012     0.411    U0_CORTEXM0INTEGRATION/u_logic/F4vhu6
    SLICE_X83Y200        FDRE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Wwiax6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X83Y200        FDRE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Wwiax6_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X83Y200        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.356    U0_CORTEXM0INTEGRATION/u_logic/Wwiax6_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intstat_padded_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intstat_padded_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/HCLK
    SLICE_X88Y219        FDCE                                         r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intstat_padded_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y219        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intstat_padded_reg[13]/Q
                         net (fo=5, routed)           0.035     0.384    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/GPIOINT[13]
    SLICE_X88Y219        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     0.399 r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intstat_padded[13]_i_1/O
                         net (fo=1, routed)           0.012     0.411    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intstat_padded[13]_i_1_n_0
    SLICE_X88Y219        FDCE                                         r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intstat_padded_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/HCLK
    SLICE_X88Y219        FDCE                                         r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intstat_padded_reg[13]/C
                         clock pessimism              0.000     0.300    
    SLICE_X88Y219        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intstat_padded_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intstat_padded_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intstat_padded_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/HCLK
    SLICE_X85Y220        FDCE                                         r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intstat_padded_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y220        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intstat_padded_reg[14]/Q
                         net (fo=5, routed)           0.035     0.384    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/GPIOINT[14]
    SLICE_X85Y220        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.015     0.399 r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intstat_padded[14]_i_1/O
                         net (fo=1, routed)           0.012     0.411    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intstat_padded[14]_i_1_n_0
    SLICE_X85Y220        FDCE                                         r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intstat_padded_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/HCLK
    SLICE_X85Y220        FDCE                                         r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intstat_padded_reg[14]/C
                         clock pessimism              0.000     0.300    
    SLICE_X85Y220        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intstat_padded_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype_padded_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype_padded_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/HCLK
    SLICE_X86Y218        FDCE                                         r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype_padded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y218        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype_padded_reg[2]/Q
                         net (fo=4, routed)           0.035     0.384    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype[2]
    SLICE_X86Y218        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     0.399 r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype_padded[2]_i_1/O
                         net (fo=1, routed)           0.012     0.411    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype_padded[2]_i_1_n_0
    SLICE_X86Y218        FDCE                                         r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype_padded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/HCLK
    SLICE_X86Y218        FDCE                                         r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype_padded_reg[2]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y218        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype_padded_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype_padded_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype_padded_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/HCLK
    SLICE_X86Y219        FDCE                                         r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype_padded_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y219        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype_padded_reg[6]/Q
                         net (fo=4, routed)           0.035     0.384    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype[6]
    SLICE_X86Y219        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     0.399 r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype_padded[6]_i_1/O
                         net (fo=1, routed)           0.012     0.411    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype_padded[6]_i_1_n_0
    SLICE_X86Y219        FDCE                                         r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype_padded_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/HCLK
    SLICE_X86Y219        FDCE                                         r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype_padded_reg[6]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y219        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_inttype_padded_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U0_CORTEXM0INTEGRATION/u_logic/Z47ax6_reg/C
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Z47ax6_reg/D
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X78Y186        FDRE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Z47ax6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y186        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.349 r  U0_CORTEXM0INTEGRATION/u_logic/Z47ax6_reg/Q
                         net (fo=3, routed)           0.035     0.384    U0_CORTEXM0INTEGRATION/u_logic/Z47ax6
    SLICE_X78Y186        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.399 r  U0_CORTEXM0INTEGRATION/u_logic/Z47ax6_i_1/O
                         net (fo=1, routed)           0.015     0.414    U0_CORTEXM0INTEGRATION/u_logic/Dmqhu6
    SLICE_X78Y186        FDRE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Z47ax6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X78Y186        FDRE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Z47ax6_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X78Y186        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.356    U0_CORTEXM0INTEGRATION/u_logic/Z47ax6_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intpol_padded_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intpol_padded_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/HCLK
    SLICE_X84Y218        FDCE                                         r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intpol_padded_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y218        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intpol_padded_reg[6]/Q
                         net (fo=3, routed)           0.035     0.384    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intpol[6]
    SLICE_X84Y218        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.399 r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intpol_padded[6]_i_1/O
                         net (fo=1, routed)           0.015     0.414    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intpol_padded[6]_i_1_n_0
    SLICE_X84Y218        FDCE                                         r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intpol_padded_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/HCLK
    SLICE_X84Y218        FDCE                                         r  cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intpol_padded_reg[6]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y218        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_ahb_gpio_instance/GPIO/u_iop_gpio/reg_intpol_padded_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRESP_reg/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRESP_reg/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X80Y203        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRESP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y203        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRESP_reg/Q
                         net (fo=2, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRESP
    SLICE_X80Y203        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRESP_i_1/O
                         net (fo=1, routed)           0.015     0.414    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRESP_i_1_n_0
    SLICE_X80Y203        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRESP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X80Y203        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRESP_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y203        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRESP_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/buf_hit_reg/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/buf_hit_reg/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/HCLK
    SLICE_X78Y197        FDCE                                         r  Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/buf_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.348 r  Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/buf_hit_reg/Q
                         net (fo=33, routed)          0.036     0.384    Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/buf_hit
    SLICE_X78Y197        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.399 r  Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/buf_hit_i_1/O
                         net (fo=1, routed)           0.016     0.415    Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/buf_hit_i_1_n_0
    SLICE_X78Y197        FDCE                                         r  Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/buf_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/HCLK
    SLICE_X78Y197        FDCE                                         r  Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/buf_hit_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X78Y197        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.356    Instruction_SRAM_TOP_instance/U0_cmsdk_ahb_to_isram/buf_hit_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U0_CORTEXM0INTEGRATION/u_logic/C07bx6_reg/C
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/C07bx6_reg/D
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X80Y176        FDRE                                         r  U0_CORTEXM0INTEGRATION/u_logic/C07bx6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y176        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 r  U0_CORTEXM0INTEGRATION/u_logic/C07bx6_reg/Q
                         net (fo=3, routed)           0.035     0.384    U0_CORTEXM0INTEGRATION/u_logic/C07bx6
    SLICE_X80Y176        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     0.399 r  U0_CORTEXM0INTEGRATION/u_logic/C07bx6_i_1/O
                         net (fo=1, routed)           0.016     0.415    U0_CORTEXM0INTEGRATION/u_logic/V3qhu6
    SLICE_X80Y176        FDRE                                         r  U0_CORTEXM0INTEGRATION/u_logic/C07bx6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X80Y176        FDRE                                         r  U0_CORTEXM0INTEGRATION/u_logic/C07bx6_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y176        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    U0_CORTEXM0INTEGRATION/u_logic/C07bx6_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X8Y38   DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM1_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X11Y42  DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM2_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X8Y50   DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM3_reg_bram_6/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X10Y54  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X9Y33   Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM2_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X10Y41  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM3_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X8Y39   DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM1_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X11Y43  DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM2_reg_bram_5/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X8Y51   DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM3_reg_bram_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X10Y55  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_8/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X8Y38   DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM1_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X8Y38   DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM1_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X11Y42  DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM2_reg_bram_4/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X11Y42  DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM2_reg_bram_4/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X8Y50   DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM3_reg_bram_6/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X8Y50   DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM3_reg_bram_6/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X10Y54  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_7/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X10Y54  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_7/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X9Y33   Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM2_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X9Y33   Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM2_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X8Y38   DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM1_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X8Y38   DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM1_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X11Y42  DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM2_reg_bram_4/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X11Y42  DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM2_reg_bram_4/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X8Y50   DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM3_reg_bram_6/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X8Y50   DATA_SRAM_TOP_instance/U0_cmsdk_fpga_dsram/BRAM3_reg_bram_6/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X10Y54  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_7/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X10Y54  Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM0_reg_bram_7/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X9Y33   Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM2_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.854         5.000       4.146      RAMB36_X9Y33   Instruction_SRAM_TOP_instance/U0_cmsdk_fpga_isram/BRAM2_reg_bram_1/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  PCLK
  To Clock:  PCLK

Setup :            0  Failing Endpoints,  Worst Slack        9.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCC_instance/GATE/Latch_Out_reg/D
                            (negative level-sensitive latch clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK fall@10.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.114ns (12.737%)  route 0.781ns (87.263%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y252        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/Q
                         net (fo=7, routed)           0.781     1.195    RCC_instance/GATE/CLK_EN
    SLICE_X82Y262        LDCE                                         r  RCC_instance/GATE/Latch_Out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK fall edge)      10.000    10.000 f  
    SLICE_X48Y268        FDPE                         0.000    10.000 f  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=1, routed)           0.000    10.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 f  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    10.300    RCC_instance/GATE/CLK
    SLICE_X82Y262        LDCE                                         r  RCC_instance/GATE/Latch_Out_reg/G  (IS_INVERTED)
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
  -------------------------------------------------------------------
                         required time                         10.265    
                         arrival time                          -1.195    
  -------------------------------------------------------------------
                         slack                                  9.070    

Slack (MET) :             9.100ns  (required time - arrival time)
  Source:                 RXD1
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART1/rxd_sync_1_reg/D
                            (rising edge-triggered cell FDPE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.620ns (21.164%)  route 2.308ns (78.836%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA7                                               0.000     8.300 r  RXD1 (IN)
                         net (fo=0)                   0.000     8.300    RXD1_IBUF_inst/I
    BA7                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.620     8.920 r  RXD1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.009    RXD1_IBUF_inst/OUT
    BA7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.009 r  RXD1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.219    11.228    cmsdk_apb_subsystem_instance/UART1/RXD
    SLICE_X83Y261        FDPE                                         r  cmsdk_apb_subsystem_instance/UART1/rxd_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X83Y261        FDPE                                         r  cmsdk_apb_subsystem_instance/UART1/rxd_sync_1_reg/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y261        FDPE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    20.328    cmsdk_apb_subsystem_instance/UART1/rxd_sync_1_reg
  -------------------------------------------------------------------
                         required time                         20.328    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  9.100    

Slack (MET) :             9.173ns  (required time - arrival time)
  Source:                 RXD0
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART0/rxd_sync_1_reg/D
                            (rising edge-triggered cell FDPE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.617ns (21.622%)  route 2.235ns (78.378%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BC9                                               0.000     8.300 r  RXD0 (IN)
                         net (fo=0)                   0.000     8.300    RXD0_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.617     8.917 r  RXD0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.006    RXD0_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.006 r  RXD0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.146    11.152    cmsdk_apb_subsystem_instance/UART0/RXD
    SLICE_X86Y261        FDPE                                         r  cmsdk_apb_subsystem_instance/UART0/rxd_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/UART0/PCLK
    SLICE_X86Y261        FDPE                                         r  cmsdk_apb_subsystem_instance/UART0/rxd_sync_1_reg/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X86Y261        FDPE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/UART0/rxd_sync_1_reg
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                  9.173    

Slack (MET) :             12.377ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_txd_reg/C
                            (rising edge-triggered cell FDPE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TXD1
                            (output port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 1.069ns (29.788%)  route 2.519ns (70.212%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X78Y260        FDPE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y260        FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/UART1/reg_txd_reg/Q
                         net (fo=1, routed)           2.519     2.933    TXD1_OBUF
    BF7                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.955     3.888 r  TXD1_OBUF_inst/O
                         net (fo=0)                   0.000     3.888    TXD1
    BF7                                                               r  TXD1 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
                         ideal clock network latency
                                                      0.300    20.300    
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
                         output delay                -4.000    16.265    
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                          -3.888    
  -------------------------------------------------------------------
                         slack                                 12.377    

Slack (MET) :             12.786ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_txd_reg/C
                            (rising edge-triggered cell FDPE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TXD0
                            (output port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 1.068ns (33.589%)  route 2.111ns (66.411%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLK
    SLICE_X86Y258        FDPE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y258        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/UART0/reg_txd_reg/Q
                         net (fo=1, routed)           2.111     2.528    TXD0_OBUF
    BF8                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.951     3.479 r  TXD0_OBUF_inst/O
                         net (fo=0)                   0.000     3.479    TXD0
    BF8                                                               r  TXD0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
                         ideal clock network latency
                                                      0.300    20.300    
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
                         output delay                -4.000    16.265    
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                 12.786    

Slack (MET) :             13.150ns  (required time - arrival time)
  Source:                 EXTIN
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/ext_in_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.613ns (21.313%)  route 2.263ns (78.687%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA9                                               0.000     4.300 r  EXTIN (IN)
                         net (fo=0)                   0.000     4.300    EXTIN_IBUF_inst/I
    BA9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.613     4.913 r  EXTIN_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.002    EXTIN_IBUF_inst/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.002 r  EXTIN_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.174     7.176    cmsdk_apb_subsystem_instance/TIMER/EXTIN
    SLICE_X85Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/ext_in_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/TIMER/PCLK
    SLICE_X85Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/ext_in_sync1_reg/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X85Y269        FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.061    20.326    cmsdk_apb_subsystem_instance/TIMER/ext_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         20.326    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                 13.150    

Slack (MET) :             14.059ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 1.289ns (22.000%)  route 4.570ns (78.000%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y252        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/Q
                         net (fo=7, routed)           0.453     0.867    cmsdk_apb_subsystem_instance/APB_decoder_inst/PSEL
    SLICE_X81Y257        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.206     1.073 f  cmsdk_apb_subsystem_instance/APB_decoder_inst/DUAL_TIMER_PSEL_INST_0/O
                         net (fo=48, routed)          1.292     2.365    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSEL
    SLICE_X86Y274        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     2.480 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9/O
                         net (fo=3, routed)           0.239     2.719    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9_n_0
    SLICE_X87Y274        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.193     2.912 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1/O
                         net (fo=1, routed)           0.240     3.152    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1_n_0
    SLICE_X87Y274        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.272 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0/O
                         net (fo=3, routed)           0.835     4.107    cmsdk_apb_subsystem_instance/MUX/PSLVERR3
    SLICE_X80Y264        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     4.280 f  cmsdk_apb_subsystem_instance/MUX/PSLVERR_INST_0/O
                         net (fo=2, routed)           0.589     4.869    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSLVERR
    SLICE_X83Y251        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     5.060 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_i_3/O
                         net (fo=4, routed)           0.168     5.228    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_fsm1
    SLICE_X83Y252        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     5.405 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR[15]_i_1/O
                         net (fo=46, routed)          0.754     6.159    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR[15]_i_1_n_0
    SLICE_X82Y257        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X82Y257        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[2]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y257        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047    20.218    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[2]
  -------------------------------------------------------------------
                         required time                         20.218    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                 14.059    

Slack (MET) :             14.059ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 1.289ns (22.000%)  route 4.570ns (78.000%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y252        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/Q
                         net (fo=7, routed)           0.453     0.867    cmsdk_apb_subsystem_instance/APB_decoder_inst/PSEL
    SLICE_X81Y257        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.206     1.073 f  cmsdk_apb_subsystem_instance/APB_decoder_inst/DUAL_TIMER_PSEL_INST_0/O
                         net (fo=48, routed)          1.292     2.365    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSEL
    SLICE_X86Y274        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     2.480 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9/O
                         net (fo=3, routed)           0.239     2.719    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9_n_0
    SLICE_X87Y274        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.193     2.912 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1/O
                         net (fo=1, routed)           0.240     3.152    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1_n_0
    SLICE_X87Y274        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.272 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0/O
                         net (fo=3, routed)           0.835     4.107    cmsdk_apb_subsystem_instance/MUX/PSLVERR3
    SLICE_X80Y264        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     4.280 f  cmsdk_apb_subsystem_instance/MUX/PSLVERR_INST_0/O
                         net (fo=2, routed)           0.589     4.869    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSLVERR
    SLICE_X83Y251        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     5.060 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_i_3/O
                         net (fo=4, routed)           0.168     5.228    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_fsm1
    SLICE_X83Y252        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     5.405 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR[15]_i_1/O
                         net (fo=46, routed)          0.754     6.159    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR[15]_i_1_n_0
    SLICE_X82Y257        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X82Y257        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[5]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y257        FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047    20.218    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[5]
  -------------------------------------------------------------------
                         required time                         20.218    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                 14.059    

Slack (MET) :             14.065ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 1.289ns (22.027%)  route 4.563ns (77.973%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y252        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/Q
                         net (fo=7, routed)           0.453     0.867    cmsdk_apb_subsystem_instance/APB_decoder_inst/PSEL
    SLICE_X81Y257        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.206     1.073 f  cmsdk_apb_subsystem_instance/APB_decoder_inst/DUAL_TIMER_PSEL_INST_0/O
                         net (fo=48, routed)          1.292     2.365    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSEL
    SLICE_X86Y274        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     2.480 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9/O
                         net (fo=3, routed)           0.239     2.719    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9_n_0
    SLICE_X87Y274        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.193     2.912 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1/O
                         net (fo=1, routed)           0.240     3.152    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1_n_0
    SLICE_X87Y274        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.272 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0/O
                         net (fo=3, routed)           0.835     4.107    cmsdk_apb_subsystem_instance/MUX/PSLVERR3
    SLICE_X80Y264        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     4.280 f  cmsdk_apb_subsystem_instance/MUX/PSLVERR_INST_0/O
                         net (fo=2, routed)           0.589     4.869    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSLVERR
    SLICE_X83Y251        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     5.060 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_i_3/O
                         net (fo=4, routed)           0.168     5.228    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_fsm1
    SLICE_X83Y252        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     5.405 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR[15]_i_1/O
                         net (fo=46, routed)          0.747     6.152    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR[15]_i_1_n_0
    SLICE_X82Y257        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X82Y257        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[10]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y257        FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048    20.217    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[10]
  -------------------------------------------------------------------
                         required time                         20.217    
                         arrival time                          -6.152    
  -------------------------------------------------------------------
                         slack                                 14.065    

Slack (MET) :             14.065ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 1.289ns (22.027%)  route 4.563ns (77.973%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y252        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/Q
                         net (fo=7, routed)           0.453     0.867    cmsdk_apb_subsystem_instance/APB_decoder_inst/PSEL
    SLICE_X81Y257        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.206     1.073 f  cmsdk_apb_subsystem_instance/APB_decoder_inst/DUAL_TIMER_PSEL_INST_0/O
                         net (fo=48, routed)          1.292     2.365    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSEL
    SLICE_X86Y274        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     2.480 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9/O
                         net (fo=3, routed)           0.239     2.719    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9_n_0
    SLICE_X87Y274        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.193     2.912 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1/O
                         net (fo=1, routed)           0.240     3.152    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1_n_0
    SLICE_X87Y274        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.272 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0/O
                         net (fo=3, routed)           0.835     4.107    cmsdk_apb_subsystem_instance/MUX/PSLVERR3
    SLICE_X80Y264        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     4.280 f  cmsdk_apb_subsystem_instance/MUX/PSLVERR_INST_0/O
                         net (fo=2, routed)           0.589     4.869    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSLVERR
    SLICE_X83Y251        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     5.060 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_i_3/O
                         net (fo=4, routed)           0.168     5.228    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_fsm1
    SLICE_X83Y252        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     5.405 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR[15]_i_1/O
                         net (fo=46, routed)          0.747     6.152    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR[15]_i_1_n_0
    SLICE_X82Y257        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X82Y257        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[11]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y257        FDCE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.048    20.217    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[11]
  -------------------------------------------------------------------
                         required time                         20.217    
                         arrival time                          -6.152    
  -------------------------------------------------------------------
                         slack                                 14.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y251        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y251        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_cnt_reg[6]/Q
                         net (fo=2, routed)           0.033     0.382    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_cnt[6]
    SLICE_X83Y251        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.015     0.397 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_cnt[6]_i_2/O
                         net (fo=1, routed)           0.012     0.409    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_cnt[6]_i_2_n_0
    SLICE_X83Y251        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y251        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_cnt_reg[6]/C
                         clock pessimism              0.000     0.300    
    SLICE_X83Y251        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X82Y262        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y262        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[10]/Q
                         net (fo=3, routed)           0.033     0.382    cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i[10]
    SLICE_X82Y262        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     0.397 r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i[10]_i_1/O
                         net (fo=1, routed)           0.012     0.409    cmsdk_apb_subsystem_instance/UART1/nxt_baud_cntr_i[10]
    SLICE_X82Y262        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X82Y262        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[10]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y262        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLK
    SLICE_X84Y262        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y262        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i_reg[8]/Q
                         net (fo=5, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i[8]
    SLICE_X84Y262        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i[8]_i_1/O
                         net (fo=1, routed)           0.012     0.411    cmsdk_apb_subsystem_instance/UART0/nxt_baud_cntr_i[8]
    SLICE_X84Y262        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLK
    SLICE_X84Y262        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i_reg[8]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y262        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.063ns (55.263%)  route 0.051ns (44.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y257        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y257        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[14]/Q
                         net (fo=7, routed)           0.037     0.385    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR[14]
    SLICE_X81Y257        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015     0.400 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR[15]_i_2/O
                         net (fo=1, routed)           0.014     0.414    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR[15]_i_2_n_0
    SLICE_X81Y257        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y257        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[15]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y257        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y258        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y258        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[9]/Q
                         net (fo=19, routed)          0.035     0.384    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR[9]
    SLICE_X81Y258        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR[9]_i_1/O
                         net (fo=1, routed)           0.015     0.414    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR[9]_i_1_n_0
    SLICE_X81Y258        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y258        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[9]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y258        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLK
    SLICE_X84Y262        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y262        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i_reg[6]/Q
                         net (fo=7, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i[6]
    SLICE_X84Y262        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i[6]_i_1/O
                         net (fo=1, routed)           0.015     0.414    cmsdk_apb_subsystem_instance/UART0/nxt_baud_cntr_i[6]
    SLICE_X84Y262        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLK
    SLICE_X84Y262        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i_reg[6]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y262        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X81Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y261        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[5]/Q
                         net (fo=3, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i[5]
    SLICE_X81Y261        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i[5]_i_1/O
                         net (fo=1, routed)           0.015     0.414    cmsdk_apb_subsystem_instance/UART1/nxt_baud_cntr_i[5]
    SLICE_X81Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X81Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[5]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y261        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X81Y263        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y263        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[6]/Q
                         net (fo=7, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i[6]
    SLICE_X81Y263        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i[6]_i_1/O
                         net (fo=1, routed)           0.015     0.414    cmsdk_apb_subsystem_instance/UART1/nxt_baud_cntr_i[6]
    SLICE_X81Y263        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X81Y263        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[6]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y263        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_txintr_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART1/reg_txintr_reg/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X81Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_txintr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y259        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/UART1/reg_txintr_reg/Q
                         net (fo=4, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/UART1/TXINT
    SLICE_X81Y259        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/UART1/reg_txintr_i_1/O
                         net (fo=1, routed)           0.015     0.414    cmsdk_apb_subsystem_instance/UART1/reg_txintr_i_1_n_0
    SLICE_X81Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_txintr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X81Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_txintr_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y259        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART1/reg_txintr_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/tx_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART1/tx_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X80Y260        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y260        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/UART1/tx_state_reg[0]/Q
                         net (fo=10, routed)          0.035     0.384    cmsdk_apb_subsystem_instance/UART1/tx_state[0]
    SLICE_X80Y260        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/UART1/tx_state[0]_i_1/O
                         net (fo=1, routed)           0.015     0.414    cmsdk_apb_subsystem_instance/UART1/nxt_tx_state[0]
    SLICE_X80Y260        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X80Y260        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/tx_state_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y260        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART1/tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PCLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RCC_instance/PCLK_Divider/div_clk_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         20.000      18.621     BUFGCE_X2Y104  RCC_instance/GATE/GATED_CLK_BUFG_inst/I
Min Period        n/a     BUFGCE/I  n/a            1.379         20.000      18.621     BUFGCE_X1Y110  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         20.000      19.450     SLICE_X86Y272  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[17]/C
Min Period        n/a     FDCE/C    n/a            0.550         20.000      19.450     SLICE_X86Y272  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[18]/C
Min Period        n/a     FDCE/C    n/a            0.550         20.000      19.450     SLICE_X86Y273  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[19]/C
Min Period        n/a     FDCE/C    n/a            0.550         20.000      19.450     SLICE_X86Y267  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         20.000      19.450     SLICE_X84Y271  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[20]/C
Min Period        n/a     FDCE/C    n/a            0.550         20.000      19.450     SLICE_X84Y272  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[21]/C
Min Period        n/a     FDCE/C    n/a            0.550         20.000      19.450     SLICE_X84Y273  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[22]/C
Min Period        n/a     FDCE/C    n/a            0.550         20.000      19.450     SLICE_X86Y272  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[23]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X86Y272  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[17]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X86Y272  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[17]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X86Y272  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[18]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X86Y272  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[18]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X86Y273  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[19]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X86Y273  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[19]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X86Y267  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X86Y267  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X84Y271  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[20]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X84Y271  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[20]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X86Y272  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[17]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X86Y272  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[17]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X86Y272  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[18]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X86Y272  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[18]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X86Y273  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[19]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X86Y273  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[19]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X86Y267  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X86Y267  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X84Y271  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[20]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         10.000      9.725      SLICE_X84Y271  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  PCLKG
  To Clock:  PCLKG

Setup :            0  Failing Endpoints,  Worst Slack       17.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.529ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.642ns (25.731%)  route 1.853ns (74.269%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y270        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_reg/Q
                         net (fo=37, routed)          0.928     1.342    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p
    SLICE_X81Y270        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.069     1.411 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.210     1.621    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[1]_INST_0_i_3_n_0
    SLICE_X81Y270        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     1.793 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.372     2.165    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[1]_INST_0_i_1_n_0
    SLICE_X80Y267        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     2.337 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[1]_INST_0/O
                         net (fo=1, routed)           0.316     2.653    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[1]
    SLICE_X81Y266        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     2.768 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[1]_i_1/O
                         net (fo=1, routed)           0.027     2.795    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[1]
    SLICE_X81Y266        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X81Y266        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[1]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X81Y266        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[1]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -2.795    
  -------------------------------------------------------------------
                         slack                                 17.529    

Slack (MET) :             17.535ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.718ns (28.847%)  route 1.771ns (71.153%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X84Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y276        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.418 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/Q
                         net (fo=63, routed)          0.506     0.924    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p
    SLICE_X85Y280        LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.208     1.132 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[7]_INST_0_i_3/O
                         net (fo=21, routed)          0.660     1.792    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[7]_INST_0_i_3_n_0
    SLICE_X82Y278        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     1.969 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.384     2.353    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data1[2]
    SLICE_X84Y275        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     2.525 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[2]_i_2/O
                         net (fo=1, routed)           0.194     2.719    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[2]_i_2_n_0
    SLICE_X83Y275        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.043     2.762 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[2]_i_1/O
                         net (fo=1, routed)           0.027     2.789    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[2]_i_1_n_0
    SLICE_X83Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X83Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[2]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y275        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[2]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -2.789    
  -------------------------------------------------------------------
                         slack                                 17.535    

Slack (MET) :             17.569ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.706ns (28.723%)  route 1.752ns (71.277%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X84Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y276        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.418 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/Q
                         net (fo=63, routed)          1.043     1.461    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p
    SLICE_X83Y276        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     1.501 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.324     1.825    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[4]_INST_0_i_1_n_0
    SLICE_X83Y276        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.191     2.016 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.211     2.227    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data1[4]
    SLICE_X83Y275        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.192     2.419 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[4]_i_2/O
                         net (fo=1, routed)           0.129     2.548    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[4]_i_2_n_0
    SLICE_X83Y275        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.165     2.713 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[4]_i_1/O
                         net (fo=1, routed)           0.045     2.758    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[4]_i_1_n_0
    SLICE_X83Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X83Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[4]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y275        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.062    20.327    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[4]
  -------------------------------------------------------------------
                         required time                         20.327    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                 17.569    

Slack (MET) :             17.785ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.557ns (24.877%)  route 1.682ns (75.123%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X84Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y276        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.418 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/Q
                         net (fo=63, routed)          0.506     0.924    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p
    SLICE_X85Y280        LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.208     1.132 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[7]_INST_0_i_3/O
                         net (fo=21, routed)          0.813     1.945    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[7]_INST_0_i_3_n_0
    SLICE_X82Y278        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     1.985 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.210     2.195    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data1[5]
    SLICE_X82Y275        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     2.268 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[5]_i_4/O
                         net (fo=1, routed)           0.126     2.394    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[5]_i_4_n_0
    SLICE_X82Y275        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.118     2.512 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[5]_i_1/O
                         net (fo=1, routed)           0.027     2.539    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[5]_i_1_n_0
    SLICE_X82Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X82Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[5]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y275        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[5]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                 17.785    

Slack (MET) :             17.890ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.665ns (31.148%)  route 1.470ns (68.852%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PCLK
    SLICE_X85Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y276        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_p_reg/Q
                         net (fo=63, routed)          0.869     1.283    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_p
    SLICE_X88Y285        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.172     1.455 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.207     1.662    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[22]_INST_0_i_1_n_0
    SLICE_X88Y285        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     1.850 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[22]_INST_0/O
                         net (fo=1, routed)           0.367     2.217    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data2[22]
    SLICE_X85Y282        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     2.408 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[22]_i_1/O
                         net (fo=1, routed)           0.027     2.435    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[22]_i_1_n_0
    SLICE_X85Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X85Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[22]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X85Y282        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[22]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                          -2.435    
  -------------------------------------------------------------------
                         slack                                 17.890    

Slack (MET) :             17.942ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.679ns (32.613%)  route 1.403ns (67.387%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PCLK
    SLICE_X85Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y276        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_p_reg/Q
                         net (fo=63, routed)          0.940     1.354    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_p
    SLICE_X86Y285        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.189     1.543 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[27]_INST_0_i_1/O
                         net (fo=1, routed)           0.203     1.746    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[27]_INST_0_i_1_n_0
    SLICE_X86Y284        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.185     1.931 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[27]_INST_0/O
                         net (fo=1, routed)           0.230     2.161    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data2[27]
    SLICE_X83Y284        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     2.352 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[27]_i_1/O
                         net (fo=1, routed)           0.030     2.382    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[27]_i_1_n_0
    SLICE_X83Y284        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X83Y284        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[27]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y284        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[27]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -2.382    
  -------------------------------------------------------------------
                         slack                                 17.942    

Slack (MET) :             17.944ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 0.820ns (39.423%)  route 1.260ns (60.577%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X82Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y277        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_tog_p_reg/Q
                         net (fo=4, routed)           0.202     0.616    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_tog_p
    SLICE_X83Y277        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.191     0.807 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/frc_int_INST_0_i_1/O
                         net (fo=5, routed)           0.303     1.110    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_t
    SLICE_X82Y277        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     1.286 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.242     1.528    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[0]_INST_0_i_2_n_0
    SLICE_X82Y277        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.137     1.665 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[0]_INST_0/O
                         net (fo=1, routed)           0.269     1.934    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data1[0]
    SLICE_X84Y274        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     2.065 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[0]_i_3/O
                         net (fo=1, routed)           0.217     2.282    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[0]_i_3_n_0
    SLICE_X86Y275        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.071     2.353 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[0]_i_1/O
                         net (fo=1, routed)           0.027     2.380    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[0]_i_1_n_0
    SLICE_X86Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X86Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[0]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X86Y275        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[0]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                 17.944    

Slack (MET) :             17.952ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.670ns (32.336%)  route 1.402ns (67.664%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X84Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y276        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.418 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/Q
                         net (fo=63, routed)          0.506     0.924    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p
    SLICE_X85Y280        LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.208     1.132 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[7]_INST_0_i_3/O
                         net (fo=21, routed)          0.523     1.655    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[7]_INST_0_i_3_n_0
    SLICE_X84Y277        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     1.827 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.218     2.045    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data1[3]
    SLICE_X83Y275        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.132     2.177 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[3]_i_2/O
                         net (fo=1, routed)           0.125     2.302    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[3]_i_2_n_0
    SLICE_X83Y275        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.040     2.342 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[3]_i_1/O
                         net (fo=1, routed)           0.030     2.372    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[3]_i_1_n_0
    SLICE_X83Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X83Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[3]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y275        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[3]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -2.372    
  -------------------------------------------------------------------
                         slack                                 17.952    

Slack (MET) :             17.960ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.500ns (24.213%)  route 1.565ns (75.787%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PCLK
    SLICE_X85Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y276        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_p_reg/Q
                         net (fo=63, routed)          0.865     1.279    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_p
    SLICE_X87Y282        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.133     1.412 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.308     1.720    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[29]_INST_0_i_1_n_0
    SLICE_X87Y282        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.137     1.857 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[29]_INST_0/O
                         net (fo=1, routed)           0.366     2.223    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data2[29]
    SLICE_X84Y281        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     2.339 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[29]_i_1/O
                         net (fo=1, routed)           0.026     2.365    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[29]_i_1_n_0
    SLICE_X84Y281        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X84Y281        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[29]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X84Y281        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[29]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                          -2.365    
  -------------------------------------------------------------------
                         slack                                 17.960    

Slack (MET) :             18.010ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.692ns (34.359%)  route 1.322ns (65.641%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X84Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y276        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     0.418 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/Q
                         net (fo=63, routed)          0.506     0.924    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p
    SLICE_X85Y280        LUT2 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.208     1.132 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[7]_INST_0_i_3/O
                         net (fo=21, routed)          0.451     1.583    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[7]_INST_0_i_3_n_0
    SLICE_X82Y280        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     1.774 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.338     2.112    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data1[7]
    SLICE_X84Y276        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     2.287 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[7]_i_1/O
                         net (fo=1, routed)           0.027     2.314    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[7]_i_1_n_0
    SLICE_X84Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X84Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[7]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X84Y276        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[7]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -2.314    
  -------------------------------------------------------------------
                         slack                                 18.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.063ns (56.757%)  route 0.048ns (43.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X85Y267        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y267        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[3]/Q
                         net (fo=2, routed)           0.034     0.382    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg_n_0_[3]
    SLICE_X85Y267        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.015     0.397 r  cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg[3]_i_1/O
                         net (fo=1, routed)           0.014     0.411    cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg[3]_i_1_n_0
    SLICE_X85Y267        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X85Y267        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg_reg[3]/C
                         clock pessimism              0.000     0.300    
    SLICE_X85Y267        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_p_reg/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.064ns (56.637%)  route 0.049ns (43.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PCLK
    SLICE_X85Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y276        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_en_reg_reg/Q
                         net (fo=1, routed)           0.033     0.382    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_en_reg
    SLICE_X85Y276        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.015     0.397 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_p_i_1/O
                         net (fo=1, routed)           0.016     0.413    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_p_i_1_n_0
    SLICE_X85Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PCLK
    SLICE_X85Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_p_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X85Y276        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_p_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.063ns (55.263%)  route 0.051ns (44.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X84Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y270        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[7]/Q
                         net (fo=2, routed)           0.035     0.383    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg_n_0_[7]
    SLICE_X84Y270        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     0.398 r  cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg[7]_i_1/O
                         net (fo=1, routed)           0.016     0.414    cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg[7]_i_1_n_0
    SLICE_X84Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X84Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg_reg[7]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y270        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/wdog_lock_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/wdog_lock_reg/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X81Y267        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/wdog_lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y267        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/wdog_lock_reg/Q
                         net (fo=6, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/WATCHDOG/wdog_lock
    SLICE_X81Y267        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/WATCHDOG/wdog_lock_i_1/O
                         net (fo=1, routed)           0.016     0.415    cmsdk_apb_subsystem_instance/WATCHDOG/wdog_lock_i_1_n_0
    SLICE_X81Y267        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/wdog_lock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X81Y267        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/wdog_lock_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y267        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/wdog_lock_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.063ns (53.390%)  route 0.055ns (46.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X78Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y269        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/Q
                         net (fo=6, routed)           0.039     0.387    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p
    SLICE_X78Y269        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     0.402 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_i_1/O
                         net (fo=1, routed)           0.016     0.418    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_i_1_n_0
    SLICE_X78Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X78Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X78Y269        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.418    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_tog_p_reg/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT5=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X82Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y277        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_tog_p_reg/Q
                         net (fo=4, routed)           0.038     0.387    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_tog_p
    SLICE_X82Y277        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016     0.403 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_tog_p_i_1/O
                         net (fo=1, routed)           0.016     0.419    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_tog_p_i_1_n_0
    SLICE_X82Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_tog_p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X82Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_tog_p_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y277        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_tog_p_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.078ns (62.400%)  route 0.047ns (37.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X84Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y270        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[5]/Q
                         net (fo=2, routed)           0.033     0.381    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg_n_0_[5]
    SLICE_X84Y270        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.030     0.411 r  cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg[5]_i_1/O
                         net (fo=1, routed)           0.014     0.425    cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg[5]_i_1_n_0
    SLICE_X84Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X84Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg_reg[5]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y270        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_reg/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.078ns (59.542%)  route 0.053ns (40.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y270        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_reg/Q
                         net (fo=37, routed)          0.039     0.387    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p
    SLICE_X80Y270        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.030     0.417 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_i_1/O
                         net (fo=1, routed)           0.014     0.431    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_i_1_n_0
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y270        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.086ns (65.152%)  route 0.046ns (34.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X84Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y276        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_en_reg_reg/Q
                         net (fo=1, routed)           0.033     0.381    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_en_reg
    SLICE_X84Y276        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.038     0.419 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_i_1/O
                         net (fo=1, routed)           0.013     0.432    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_i_1_n_0
    SLICE_X84Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X84Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y276        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_baud_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.095ns (63.333%)  route 0.055ns (36.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLKG
    SLICE_X85Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_baud_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y264        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/UART0/reg_baud_div_reg[1]/Q
                         net (fo=2, routed)           0.040     0.389    cmsdk_apb_subsystem_instance/UART0/reg_baud_div_reg_n_0_[1]
    SLICE_X85Y264        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.046     0.435 r  cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_inferred_i_7/O
                         net (fo=1, routed)           0.015     0.450    cmsdk_apb_subsystem_instance/UART0/read_mux_byte0[1]
    SLICE_X85Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLKG
    SLICE_X85Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[1]/C
                         clock pessimism              0.000     0.300    
    SLICE_X85Y264        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PCLKG
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RCC_instance/PCLKG }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            0.550         20.000      19.450     SLICE_X84Y269  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         20.000      19.450     SLICE_X86Y270  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.550         20.000      19.450     SLICE_X86Y270  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.550         20.000      19.450     SLICE_X85Y271  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.550         20.000      19.450     SLICE_X83Y271  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[13]/C
Min Period        n/a     FDCE/C   n/a            0.550         20.000      19.450     SLICE_X84Y270  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[14]/C
Min Period        n/a     FDCE/C   n/a            0.550         20.000      19.450     SLICE_X85Y271  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[15]/C
Min Period        n/a     FDCE/C   n/a            0.550         20.000      19.450     SLICE_X86Y270  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[16]/C
Min Period        n/a     FDCE/C   n/a            0.550         20.000      19.450     SLICE_X86Y272  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[17]/C
Min Period        n/a     FDCE/C   n/a            0.550         20.000      19.450     SLICE_X86Y272  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X84Y269  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X84Y269  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X86Y270  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X86Y270  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X86Y270  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X86Y270  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X85Y271  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X85Y271  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X83Y271  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X83Y271  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X84Y269  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X84Y269  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X86Y270  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X86Y270  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X86Y270  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X86Y270  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X85Y271  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X85Y271  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X83Y271  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         10.000      9.725      SLICE_X83Y271  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  TIMCLK
  To Clock:  TIMCLK

Setup :            0  Failing Endpoints,  Worst Slack       37.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.265ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[26]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (TIMCLK rise@40.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 0.549ns (20.694%)  route 2.104ns (79.306%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y277        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/Q
                         net (fo=3, routed)           0.521     0.935    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg
    SLICE_X88Y277        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     1.067 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.206     1.273    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8_n_0
    SLICE_X88Y278        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     1.461 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.250     1.711    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3_n_0
    SLICE_X86Y278        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     1.826 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_1/O
                         net (fo=29, routed)          1.127     2.953    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg
    SLICE_X84Y286        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X84Y286        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[26]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X84Y286        FDPE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                 37.265    

Slack (MET) :             37.332ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[31]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (TIMCLK rise@40.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.549ns (21.230%)  route 2.037ns (78.770%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y277        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/Q
                         net (fo=3, routed)           0.521     0.935    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg
    SLICE_X88Y277        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     1.067 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.206     1.273    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8_n_0
    SLICE_X88Y278        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     1.461 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.250     1.711    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3_n_0
    SLICE_X86Y278        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     1.826 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_1/O
                         net (fo=29, routed)          1.060     2.886    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg
    SLICE_X84Y285        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X84Y285        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[31]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X84Y285        FDPE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 37.332    

Slack (MET) :             37.336ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[30]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (TIMCLK rise@40.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.549ns (21.263%)  route 2.033ns (78.737%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y277        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/Q
                         net (fo=3, routed)           0.521     0.935    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg
    SLICE_X88Y277        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     1.067 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.206     1.273    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8_n_0
    SLICE_X88Y278        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     1.461 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.250     1.711    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3_n_0
    SLICE_X86Y278        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     1.826 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_1/O
                         net (fo=29, routed)          1.056     2.882    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg
    SLICE_X85Y286        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X85Y286        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[30]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X85Y286        FDPE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                          -2.882    
  -------------------------------------------------------------------
                         slack                                 37.336    

Slack (MET) :             37.396ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[20]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (TIMCLK rise@40.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.549ns (21.768%)  route 1.973ns (78.232%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y277        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/Q
                         net (fo=3, routed)           0.521     0.935    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg
    SLICE_X88Y277        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     1.067 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.206     1.273    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8_n_0
    SLICE_X88Y278        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     1.461 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.250     1.711    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3_n_0
    SLICE_X86Y278        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     1.826 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_1/O
                         net (fo=29, routed)          0.996     2.822    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg
    SLICE_X85Y285        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X85Y285        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[20]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X85Y285        FDPE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                 37.396    

Slack (MET) :             37.396ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[28]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (TIMCLK rise@40.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.549ns (21.768%)  route 1.973ns (78.232%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y277        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/Q
                         net (fo=3, routed)           0.521     0.935    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg
    SLICE_X88Y277        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     1.067 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.206     1.273    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8_n_0
    SLICE_X88Y278        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     1.461 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.250     1.711    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3_n_0
    SLICE_X86Y278        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     1.826 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_1/O
                         net (fo=29, routed)          0.996     2.822    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg
    SLICE_X85Y285        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X85Y285        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[28]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X85Y285        FDPE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                 37.396    

Slack (MET) :             37.400ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[16]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (TIMCLK rise@40.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.549ns (21.803%)  route 1.969ns (78.197%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y277        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/Q
                         net (fo=3, routed)           0.521     0.935    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg
    SLICE_X88Y277        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     1.067 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.206     1.273    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8_n_0
    SLICE_X88Y278        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     1.461 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.250     1.711    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3_n_0
    SLICE_X86Y278        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     1.826 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_1/O
                         net (fo=29, routed)          0.992     2.818    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg
    SLICE_X86Y285        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X86Y285        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[16]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X86Y285        FDPE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                 37.400    

Slack (MET) :             37.400ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[25]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (TIMCLK rise@40.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.549ns (21.803%)  route 1.969ns (78.197%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y277        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/Q
                         net (fo=3, routed)           0.521     0.935    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg
    SLICE_X88Y277        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     1.067 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.206     1.273    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8_n_0
    SLICE_X88Y278        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     1.461 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.250     1.711    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3_n_0
    SLICE_X86Y278        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     1.826 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_1/O
                         net (fo=29, routed)          0.992     2.818    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg
    SLICE_X86Y285        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X86Y285        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[25]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X86Y285        FDPE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                 37.400    

Slack (MET) :             37.400ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[27]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (TIMCLK rise@40.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.549ns (21.803%)  route 1.969ns (78.197%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y277        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/Q
                         net (fo=3, routed)           0.521     0.935    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg
    SLICE_X88Y277        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     1.067 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.206     1.273    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8_n_0
    SLICE_X88Y278        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     1.461 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.250     1.711    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3_n_0
    SLICE_X86Y278        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     1.826 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_1/O
                         net (fo=29, routed)          0.992     2.818    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg
    SLICE_X86Y285        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X86Y285        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[27]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X86Y285        FDPE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                 37.400    

Slack (MET) :             37.446ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[23]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (TIMCLK rise@40.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.549ns (22.209%)  route 1.923ns (77.791%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y277        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/Q
                         net (fo=3, routed)           0.521     0.935    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg
    SLICE_X88Y277        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     1.067 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.206     1.273    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8_n_0
    SLICE_X88Y278        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     1.461 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.250     1.711    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3_n_0
    SLICE_X86Y278        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     1.826 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_1/O
                         net (fo=29, routed)          0.946     2.772    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg
    SLICE_X86Y284        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X86Y284        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[23]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X86Y284        FDPE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                          -2.772    
  -------------------------------------------------------------------
                         slack                                 37.446    

Slack (MET) :             37.446ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[24]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (TIMCLK rise@40.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.549ns (22.209%)  route 1.923ns (77.791%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y277        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg_reg/Q
                         net (fo=3, routed)           0.521     0.935    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/stop_reg
    SLICE_X88Y277        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.132     1.067 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.206     1.273    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8_n_0
    SLICE_X88Y278        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     1.461 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.250     1.711    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3_n_0
    SLICE_X86Y278        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     1.826 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_1/O
                         net (fo=29, routed)          0.946     2.772    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg
    SLICE_X86Y284        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X86Y284        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[24]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X86Y284        FDPE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                          -2.772    
  -------------------------------------------------------------------
                         slack                                 37.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y279        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y279        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt_reg[7]/Q
                         net (fo=2, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt_reg__0[7]
    SLICE_X88Y279        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt[7]_i_2/O
                         net (fo=1, routed)           0.012     0.411    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt[7]_i_2_n_0
    SLICE_X88Y279        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y279        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt_reg[7]/C
                         clock pessimism              0.000     0.300    
    SLICE_X88Y279        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y279        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y279        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt_reg[4]/Q
                         net (fo=5, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt_reg__0[4]
    SLICE_X88Y279        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt[4]_i_1/O
                         net (fo=1, routed)           0.016     0.415    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt[4]_i_1_n_0
    SLICE_X88Y279        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y279        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt_reg[4]/C
                         clock pessimism              0.000     0.300    
    SLICE_X88Y279        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/prescale_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/raw_intfrc_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/raw_intfrc_reg/D
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/raw_intfrc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y274        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/raw_intfrc_reg/Q
                         net (fo=4, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/raw_intfrc
    SLICE_X88Y274        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/raw_intfrc_i_1/O
                         net (fo=1, routed)           0.016     0.415    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/nxt_raw_intfrc
    SLICE_X88Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/raw_intfrc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/raw_intfrc_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X88Y274        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/raw_intfrc_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.064ns (54.701%)  route 0.053ns (45.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y277        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y277        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[14]/Q
                         net (fo=5, routed)           0.037     0.386    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[14]
    SLICE_X88Y277        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015     0.401 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[14]_i_1/O
                         net (fo=1, routed)           0.016     0.417    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[14]_i_1_n_0
    SLICE_X88Y277        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y277        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[14]/C
                         clock pessimism              0.000     0.300    
    SLICE_X88Y277        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.064ns (54.701%)  route 0.053ns (45.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X86Y276        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y276        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[4]/Q
                         net (fo=6, routed)           0.037     0.386    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[4]
    SLICE_X86Y276        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015     0.401 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.016     0.417    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[4]_i_1_n_0
    SLICE_X86Y276        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X86Y276        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[4]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y276        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.064ns (54.237%)  route 0.054ns (45.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X86Y281        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y281        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[10]/Q
                         net (fo=5, routed)           0.038     0.387    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[10]
    SLICE_X86Y281        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015     0.402 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[10]_i_1/O
                         net (fo=1, routed)           0.016     0.418    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[10]_i_1_n_0
    SLICE_X86Y281        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X86Y281        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[10]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y281        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.418    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.064ns (54.237%)  route 0.054ns (45.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X86Y278        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y278        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[11]/Q
                         net (fo=5, routed)           0.038     0.387    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[11]
    SLICE_X86Y278        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015     0.402 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[11]_i_1/O
                         net (fo=1, routed)           0.016     0.418    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[11]_i_1_n_0
    SLICE_X86Y278        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X86Y278        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[11]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y278        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.418    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X82Y279        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y279        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[12]/Q
                         net (fo=5, routed)           0.038     0.387    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[12]
    SLICE_X82Y279        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.016     0.403 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[12]_i_1/O
                         net (fo=1, routed)           0.016     0.419    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[12]_i_1_n_0
    SLICE_X82Y279        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X82Y279        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[12]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y279        FDPE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X82Y278        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y278        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[2]/Q
                         net (fo=8, routed)           0.038     0.387    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[2]
    SLICE_X82Y278        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.016     0.403 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.016     0.419    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[2]_i_1_n_0
    SLICE_X82Y278        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X82Y278        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[2]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y278        FDPE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.065ns (54.622%)  route 0.054ns (45.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X82Y280        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y280        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[7]/Q
                         net (fo=7, routed)           0.038     0.387    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[7]
    SLICE_X82Y280        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.016     0.403 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[7]_i_1/O
                         net (fo=1, routed)           0.016     0.419    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[7]_i_1_n_0
    SLICE_X82Y280        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X82Y280        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[7]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y280        FDPE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TIMCLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { RCC_instance/TIMCLK_Divider/div_clk_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         40.000      38.621     BUFGCE_X1Y116  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X84Y279  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/carry_reg_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X84Y279  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/carry_reg_reg[1]/C
Min Period        n/a     FDPE/C    n/a            0.550         40.000      39.450     SLICE_X83Y278  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[0]/C
Min Period        n/a     FDPE/C    n/a            0.550         40.000      39.450     SLICE_X86Y281  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[10]/C
Min Period        n/a     FDPE/C    n/a            0.550         40.000      39.450     SLICE_X86Y280  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[11]/C
Min Period        n/a     FDPE/C    n/a            0.550         40.000      39.450     SLICE_X82Y279  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[12]/C
Min Period        n/a     FDPE/C    n/a            0.550         40.000      39.450     SLICE_X85Y280  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[13]/C
Min Period        n/a     FDPE/C    n/a            0.550         40.000      39.450     SLICE_X86Y280  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[14]/C
Min Period        n/a     FDPE/C    n/a            0.550         40.000      39.450     SLICE_X82Y279  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X84Y279  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/carry_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X84Y279  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/carry_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X84Y279  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/carry_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X84Y279  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/carry_reg_reg[1]/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         20.000      19.725     SLICE_X83Y278  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C    n/a            0.275         20.000      19.725     SLICE_X83Y278  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         20.000      19.725     SLICE_X86Y281  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[10]/C
Low Pulse Width   Fast    FDPE/C    n/a            0.275         20.000      19.725     SLICE_X86Y281  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[10]/C
Low Pulse Width   Slow    FDPE/C    n/a            0.275         20.000      19.725     SLICE_X86Y280  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[11]/C
Low Pulse Width   Fast    FDPE/C    n/a            0.275         20.000      19.725     SLICE_X86Y280  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X84Y279  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/carry_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X84Y279  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/carry_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X84Y279  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/carry_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X84Y279  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/carry_reg_reg[1]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         20.000      19.725     SLICE_X83Y278  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         20.000      19.725     SLICE_X83Y278  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         20.000      19.725     SLICE_X86Y281  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[10]/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         20.000      19.725     SLICE_X86Y281  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[10]/C
High Pulse Width  Slow    FDPE/C    n/a            0.275         20.000      19.725     SLICE_X86Y280  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[11]/C
High Pulse Width  Fast    FDPE/C    n/a            0.275         20.000      19.725     SLICE_X86Y280  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  WDOGCLK
  To Clock:  WDOGCLK

Setup :            0  Failing Endpoints,  Worst Slack       37.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.309ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        2.716ns  (logic 0.579ns (21.318%)  route 2.137ns (78.682%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y273        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/Q
                         net (fo=7, routed)           0.480     0.894    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/carry_msb
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.010 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457     1.467    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     1.639 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.599     2.238    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X82Y271        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.177     2.415 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[0]_i_1/O
                         net (fo=2, routed)           0.601     3.016    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[0]_i_1_n_0
    SLICE_X80Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[0]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X80Y273        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060    40.325    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[0]
  -------------------------------------------------------------------
                         required time                         40.325    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                 37.309    

Slack (MET) :             37.558ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.620ns (25.142%)  route 1.846ns (74.858%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y273        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/Q
                         net (fo=7, routed)           0.480     0.894    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/carry_msb
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.010 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457     1.467    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     1.639 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.599     2.238    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X82Y271        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.177     2.415 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[0]_i_1/O
                         net (fo=2, routed)           0.283     2.698    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[0]_i_1_n_0
    SLICE_X81Y273        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     2.739 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_2/O
                         net (fo=1, routed)           0.027     2.766    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/p_3_out[1]
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y273        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    40.324    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]
  -------------------------------------------------------------------
                         required time                         40.324    
                         arrival time                          -2.766    
  -------------------------------------------------------------------
                         slack                                 37.558    

Slack (MET) :             37.657ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.574ns (24.240%)  route 1.794ns (75.760%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y273        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/Q
                         net (fo=7, routed)           0.480     0.894    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/carry_msb
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.010 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457     1.467    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     1.639 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.830     2.469    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X81Y275        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     2.641 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[17]_i_1/O
                         net (fo=1, routed)           0.027     2.668    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[17]
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[17]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y275        FDPE (Setup_HFF_SLICEL_C_D)
                                                      0.060    40.325    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.325    
                         arrival time                          -2.668    
  -------------------------------------------------------------------
                         slack                                 37.657    

Slack (MET) :             37.658ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.574ns (24.250%)  route 1.793ns (75.750%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y273        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/Q
                         net (fo=7, routed)           0.480     0.894    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/carry_msb
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.010 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457     1.467    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     1.639 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.830     2.469    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X81Y275        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     2.641 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[26]_i_1/O
                         net (fo=1, routed)           0.026     2.667    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[26]
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[26]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y275        FDPE (Setup_GFF_SLICEL_C_D)
                                                      0.060    40.325    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[26]
  -------------------------------------------------------------------
                         required time                         40.325    
                         arrival time                          -2.667    
  -------------------------------------------------------------------
                         slack                                 37.658    

Slack (MET) :             37.738ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.587ns (25.678%)  route 1.699ns (74.322%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y273        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/Q
                         net (fo=7, routed)           0.480     0.894    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/carry_msb
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.010 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457     1.467    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     1.639 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.740     2.379    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X81Y275        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185     2.564 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[27]_i_1/O
                         net (fo=1, routed)           0.022     2.586    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[27]
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[27]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y275        FDPE (Setup_FFF_SLICEL_C_D)
                                                      0.059    40.324    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[27]
  -------------------------------------------------------------------
                         required time                         40.324    
                         arrival time                          -2.586    
  -------------------------------------------------------------------
                         slack                                 37.738    

Slack (MET) :             37.873ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.589ns (27.395%)  route 1.561ns (72.605%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y273        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/Q
                         net (fo=7, routed)           0.480     0.894    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/carry_msb
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.010 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457     1.467    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     1.639 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.598     2.237    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X81Y274        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     2.424 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[22]_i_1/O
                         net (fo=1, routed)           0.026     2.450    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[22]
    SLICE_X81Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[22]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y274        FDPE (Setup_BFF_SLICEL_C_D)
                                                      0.058    40.323    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[22]
  -------------------------------------------------------------------
                         required time                         40.323    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                 37.873    

Slack (MET) :             37.882ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.517ns (24.136%)  route 1.625ns (75.864%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y273        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/Q
                         net (fo=7, routed)           0.480     0.894    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/carry_msb
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.010 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457     1.467    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     1.639 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.659     2.298    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X81Y274        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.115     2.413 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[19]_i_1/O
                         net (fo=1, routed)           0.029     2.442    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[19]
    SLICE_X81Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[19]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y274        FDPE (Setup_CFF_SLICEL_C_D)
                                                      0.059    40.324    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[19]
  -------------------------------------------------------------------
                         required time                         40.324    
                         arrival time                          -2.442    
  -------------------------------------------------------------------
                         slack                                 37.882    

Slack (MET) :             37.883ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.517ns (24.148%)  route 1.624ns (75.852%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y273        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/Q
                         net (fo=7, routed)           0.480     0.894    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/carry_msb
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.010 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457     1.467    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     1.639 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.660     2.299    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X81Y274        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     2.414 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[16]_i_1/O
                         net (fo=1, routed)           0.027     2.441    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[16]
    SLICE_X81Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[16]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y274        FDPE (Setup_DFF_SLICEL_C_D)
                                                      0.059    40.324    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.324    
                         arrival time                          -2.441    
  -------------------------------------------------------------------
                         slack                                 37.883    

Slack (MET) :             37.921ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.593ns (28.198%)  route 1.510ns (71.802%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y273        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/Q
                         net (fo=7, routed)           0.480     0.894    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/carry_msb
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.010 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457     1.467    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     1.639 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.546     2.185    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X82Y269        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.191     2.376 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[13]_i_1/O
                         net (fo=1, routed)           0.027     2.403    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[13]
    SLICE_X82Y269        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X82Y269        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[13]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X82Y269        FDPE (Setup_DFF_SLICEM_C_D)
                                                      0.059    40.324    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.324    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                 37.921    

Slack (MET) :             37.964ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[28]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.520ns (25.243%)  route 1.540ns (74.757%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y273        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/Q
                         net (fo=7, routed)           0.480     0.894    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/carry_msb
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.116     1.010 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457     1.467    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     1.639 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.576     2.215    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X82Y274        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.118     2.333 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[28]_i_1/O
                         net (fo=1, routed)           0.027     2.360    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[28]
    SLICE_X82Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X82Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[28]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X82Y274        FDPE (Setup_DFF_SLICEM_C_D)
                                                      0.059    40.324    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[28]
  -------------------------------------------------------------------
                         required time                         40.324    
                         arrival time                          -2.360    
  -------------------------------------------------------------------
                         slack                                 37.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.064ns (56.140%)  route 0.050ns (43.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y271        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y271        FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[9]/Q
                         net (fo=4, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg_n_0_[9]
    SLICE_X81Y271        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[9]_i_1/O
                         net (fo=1, routed)           0.015     0.414    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[9]
    SLICE_X81Y271        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y271        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[9]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y271        FDPE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.414    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_ris_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg/D
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_ris_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y269        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_ris_reg/Q
                         net (fo=4, routed)           0.036     0.384    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_ris
    SLICE_X80Y269        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_i_1/O
                         net (fo=1, routed)           0.016     0.415    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_i_1_n_0
    SLICE_X80Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y269        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.064ns (54.701%)  route 0.053ns (45.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y271        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y271        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[6]/Q
                         net (fo=7, routed)           0.037     0.386    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg_n_0_[6]
    SLICE_X80Y271        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015     0.401 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[7]_i_1/O
                         net (fo=1, routed)           0.016     0.417    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[7]
    SLICE_X80Y271        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y271        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[7]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y271        FDPE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.064ns (54.237%)  route 0.054ns (45.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y270        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[0]/Q
                         net (fo=9, routed)           0.038     0.387    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg_n_0_[0]
    SLICE_X80Y270        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     0.402 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[0]_i_1/O
                         net (fo=1, routed)           0.016     0.418    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[0]
    SLICE_X80Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y270        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.418    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.064ns (54.237%)  route 0.054ns (45.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y271        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y271        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[6]/Q
                         net (fo=7, routed)           0.038     0.387    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg_n_0_[6]
    SLICE_X80Y271        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     0.402 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[6]_i_1/O
                         net (fo=1, routed)           0.016     0.418    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[6]
    SLICE_X80Y271        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y271        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[6]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y271        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.418    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.064ns (53.782%)  route 0.055ns (46.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y270        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[2]/Q
                         net (fo=7, routed)           0.039     0.388    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg_n_0_[2]
    SLICE_X81Y270        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     0.403 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[3]_i_1/O
                         net (fo=1, routed)           0.016     0.419    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[3]
    SLICE_X81Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[3]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y270        FDPE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.065ns (54.167%)  route 0.055ns (45.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X82Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y270        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[15]/Q
                         net (fo=3, routed)           0.040     0.389    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg_n_0_[15]
    SLICE_X82Y270        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.016     0.405 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[15]_i_1/O
                         net (fo=1, routed)           0.015     0.420    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[15]
    SLICE_X82Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X82Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[15]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y270        FDPE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y270        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[2]/Q
                         net (fo=7, routed)           0.040     0.389    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg_n_0_[2]
    SLICE_X81Y270        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     0.404 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[2]_i_1/O
                         net (fo=1, routed)           0.016     0.420    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[2]
    SLICE_X81Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[2]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y270        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.065ns (53.279%)  route 0.057ns (46.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X82Y269        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y269        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[13]/Q
                         net (fo=4, routed)           0.041     0.390    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg_n_0_[13]
    SLICE_X82Y269        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016     0.406 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[13]_i_1/O
                         net (fo=1, routed)           0.016     0.422    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[13]
    SLICE_X82Y269        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X82Y269        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[13]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y269        FDPE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.422    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.064ns (52.033%)  route 0.059ns (47.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X82Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y270        FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[1]/Q
                         net (fo=8, routed)           0.043     0.391    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg_n_0_[1]
    SLICE_X82Y270        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.016     0.407 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[1]_i_1/O
                         net (fo=1, routed)           0.016     0.423    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[1]
    SLICE_X82Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X82Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[1]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y270        FDPE (Hold_HFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         WDOGCLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { RCC_instance/WDOGCLK_Divider/div_clk_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         40.000      38.621     BUFGCE_X1Y96   RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/I
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X80Y272  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X80Y272  RCC_instance/WDOG_RESET/shifter_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X80Y269  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_stop_reg_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X80Y269  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X80Y269  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X80Y269  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_w_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X80Y270  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X80Y273  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         40.000      39.450     SLICE_X81Y273  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y272  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y272  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y272  RCC_instance/WDOG_RESET/shifter_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y272  RCC_instance/WDOG_RESET/shifter_reg[0]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y269  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_stop_reg_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y269  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_stop_reg_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y269  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y269  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y269  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y269  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y272  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y272  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y272  RCC_instance/WDOG_RESET/shifter_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y272  RCC_instance/WDOG_RESET/shifter_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y269  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_stop_reg_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y269  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_stop_reg_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y269  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y269  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y269  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_reg/C
High Pulse Width  Fast    FDCE/C    n/a            0.275         20.000      19.725     SLICE_X80Y269  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  PCLK
  To Clock:  HCLK

Setup :            0  Failing Endpoints,  Worst Slack       17.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.145ns  (required time - arrival time)
  Source:                 RCC_instance/PCLK_Divider/div_clk_reg/Q
                            (clock source 'PCLK'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCC_instance/PCLK_Divider/div_clk_reg/D
                            (rising edge-triggered cell FDPE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.268ns (8.430%)  route 2.911ns (91.570%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         net (fo=1, routed)           0.727     0.727    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.810 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
                         net (fo=306, routed)         2.162     2.972    RCC_instance/PCLK_Divider/OUT_CLK_BUFGCE
    SLICE_X48Y268        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     3.157 r  RCC_instance/PCLK_Divider/div_clk_i_1/O
                         net (fo=1, routed)           0.022     3.179    RCC_instance/PCLK_Divider/div_clk_i_1_n_0
    SLICE_X48Y268        FDPE                                         r  RCC_instance/PCLK_Divider/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    RCC_instance/PCLK_Divider/REF_CLK
    SLICE_X48Y268        FDPE                                         r  RCC_instance/PCLK_Divider/div_clk_reg/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X48Y268        FDPE (Setup_FFF_SLICEL_C_D)
                                                      0.059    20.324    RCC_instance/PCLK_Divider/div_clk_reg
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                 17.145    

Slack (MET) :             18.591ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_pslverr_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/HREADYOUT_reg/D
                            (rising edge-triggered cell FDPE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.247ns (17.237%)  route 1.186ns (82.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y246        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_pslverr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y246        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.417 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_pslverr_reg/Q
                         net (fo=4, routed)           1.157     1.574    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_pslverr_reg_n_0
    SLICE_X80Y203        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     1.704 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HREADYOUT_i_1/O
                         net (fo=1, routed)           0.029     1.733    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HREADYOUT_i_1_n_0
    SLICE_X80Y203        FDPE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HREADYOUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X80Y203        FDPE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HREADYOUT_reg/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X80Y203        FDPE (Setup_CFF_SLICEL_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HREADYOUT_reg
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -1.733    
  -------------------------------------------------------------------
                         slack                                 18.591    

Slack (MET) :             18.847ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_pslverr_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRESP_reg/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.304ns (25.850%)  route 0.872ns (74.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y246        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_pslverr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y246        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_pslverr_reg/Q
                         net (fo=4, routed)           0.846     1.263    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_pslverr_reg_n_0
    SLICE_X80Y203        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     1.450 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRESP_i_1/O
                         net (fo=1, routed)           0.026     1.476    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRESP_i_1_n_0
    SLICE_X80Y203        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRESP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X80Y203        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRESP_reg/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X80Y203        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058    20.323    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRESP_reg
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                 18.847    

Slack (MET) :             18.940ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_pslverr_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.233ns (21.475%)  route 0.852ns (78.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y246        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_pslverr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y246        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_pslverr_reg/Q
                         net (fo=4, routed)           0.825     1.242    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_pslverr_reg_n_0
    SLICE_X80Y203        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.358 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_fsm[1]_i_2/O
                         net (fo=1, routed)           0.027     1.385    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_fsm[1]
    SLICE_X80Y203        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X80Y203        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_fsm_reg[1]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X80Y203        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                          -1.385    
  -------------------------------------------------------------------
                         slack                                 18.940    

Slack (MET) :             19.120ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_tx_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_10/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.246ns (27.243%)  route 0.657ns (72.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLK
    SLICE_X85Y260        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_tx_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y260        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/UART0/reg_tx_overrun_reg/Q
                         net (fo=4, routed)           0.631     1.045    cmsdk_apb_subsystem_instance/UART0/p_3_in[2]
    SLICE_X86Y238        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.132     1.177 r  cmsdk_apb_subsystem_instance/UART0/UARTINT_INST_0/O
                         net (fo=1, routed)           0.026     1.203    cmsdk_apb_subsystem_instance/u_irq_sync_10/IRQIN
    SLICE_X86Y238        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_10/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    cmsdk_apb_subsystem_instance/u_irq_sync_10/CLK
    SLICE_X86Y238        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_10/sync_reg_reg[0]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X86Y238        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058    20.323    cmsdk_apb_subsystem_instance/u_irq_sync_10/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                 19.120    

Slack (MET) :             19.141ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_tx_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_8/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.229ns (25.934%)  route 0.654ns (74.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLK
    SLICE_X85Y260        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_tx_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y260        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/UART0/reg_tx_overrun_reg/Q
                         net (fo=4, routed)           0.625     1.039    cmsdk_apb_subsystem_instance/UART0/p_3_in[2]
    SLICE_X86Y238        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     1.154 r  cmsdk_apb_subsystem_instance/UART0/TXOVRINT_INST_0/O
                         net (fo=1, routed)           0.029     1.183    cmsdk_apb_subsystem_instance/u_irq_sync_8/IRQIN
    SLICE_X86Y238        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_8/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    cmsdk_apb_subsystem_instance/u_irq_sync_8/CLK
    SLICE_X86Y238        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_8/sync_reg_reg[0]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X86Y238        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/u_irq_sync_8/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                 19.141    

Slack (MET) :             19.183ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.115ns (13.658%)  route 0.727ns (86.342%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X82Y246        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y246        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.415 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[6]/Q
                         net (fo=1, routed)           0.727     1.142    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg_n_0_[6]
    SLICE_X80Y220        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X80Y220        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[6]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X80Y220        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                          -1.142    
  -------------------------------------------------------------------
                         slack                                 19.183    

Slack (MET) :             19.255ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_rx_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_9/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.246ns (31.990%)  route 0.523ns (68.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLK
    SLICE_X85Y260        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_rx_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y260        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/UART0/reg_rx_overrun_reg/Q
                         net (fo=4, routed)           0.496     0.910    cmsdk_apb_subsystem_instance/UART0/p_3_in[3]
    SLICE_X86Y238        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     1.042 r  cmsdk_apb_subsystem_instance/UART0/RXOVRINT_INST_0/O
                         net (fo=1, routed)           0.027     1.069    cmsdk_apb_subsystem_instance/u_irq_sync_9/IRQIN
    SLICE_X86Y238        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_9/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    cmsdk_apb_subsystem_instance/u_irq_sync_9/CLK
    SLICE_X86Y238        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_9/sync_reg_reg[0]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X86Y238        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/u_irq_sync_9/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -1.069    
  -------------------------------------------------------------------
                         slack                                 19.255    

Slack (MET) :             19.315ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.114ns (16.056%)  route 0.596ns (83.944%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X82Y245        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y245        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[0]/Q
                         net (fo=1, routed)           0.596     1.010    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg_n_0_[0]
    SLICE_X83Y236        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X83Y236        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[0]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y236        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 19.315    

Slack (MET) :             19.326ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/TIMER/reg_timer_int_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_0/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.114ns (16.332%)  route 0.584ns (83.668%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLK
    SLICE_X85Y268        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_timer_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y268        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/TIMER/reg_timer_int_reg/Q
                         net (fo=3, routed)           0.584     0.998    cmsdk_apb_subsystem_instance/u_irq_sync_0/IRQIN
    SLICE_X85Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_0/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    cmsdk_apb_subsystem_instance/u_irq_sync_0/CLK
    SLICE_X85Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_0/sync_reg_reg[0]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X85Y259        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/u_irq_sync_0/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                 19.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.067ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_tx_overrun_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.291%)  route 0.058ns (36.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X81Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_tx_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y259        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    20.348 r  cmsdk_apb_subsystem_instance/UART1/reg_tx_overrun_reg/Q
                         net (fo=4, routed)           0.042    20.390    cmsdk_apb_subsystem_instance/UART1/p_3_in[2]
    SLICE_X81Y259        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052    20.442 r  cmsdk_apb_subsystem_instance/UART1/TXOVRINT_INST_0/O
                         net (fo=1, routed)           0.016    20.458    cmsdk_apb_subsystem_instance/u_irq_sync_13/IRQIN
    SLICE_X81Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_13/CLK
    SLICE_X81Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X81Y259        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056    10.391    cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.391    
                         arrival time                          20.458    
  -------------------------------------------------------------------
                         slack                                 10.067    

Slack (MET) :             10.102ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_rxintr_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_12/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X81Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_rxintr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y259        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    20.349 r  cmsdk_apb_subsystem_instance/UART1/reg_rxintr_reg/Q
                         net (fo=4, routed)           0.143    20.492    cmsdk_apb_subsystem_instance/u_irq_sync_12/IRQIN
    SLICE_X82Y258        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_12/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_12/CLK
    SLICE_X82Y258        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_12/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X82Y258        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.055    10.390    cmsdk_apb_subsystem_instance/u_irq_sync_12/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.390    
                         arrival time                          20.492    
  -------------------------------------------------------------------
                         slack                                 10.102    

Slack (MET) :             10.103ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_rxintr_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        0.194ns  (logic 0.101ns (52.062%)  route 0.093ns (47.938%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X81Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_rxintr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y259        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    20.349 r  cmsdk_apb_subsystem_instance/UART1/reg_rxintr_reg/Q
                         net (fo=4, routed)           0.079    20.428    cmsdk_apb_subsystem_instance/UART1/RXINT
    SLICE_X82Y259        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    20.480 r  cmsdk_apb_subsystem_instance/UART1/UARTINT_INST_0/O
                         net (fo=1, routed)           0.014    20.494    cmsdk_apb_subsystem_instance/u_irq_sync_15/IRQIN
    SLICE_X82Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_15/CLK
    SLICE_X82Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X82Y259        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056    10.391    cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.391    
                         arrival time                          20.494    
  -------------------------------------------------------------------
                         slack                                 10.103    

Slack (MET) :             10.113ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/tack_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/tack_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        0.204ns  (logic 0.048ns (23.529%)  route 0.156ns (76.471%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y249        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/tack_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y249        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    20.348 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/tack_toggle_reg/Q
                         net (fo=2, routed)           0.156    20.504    cmsdk_apb_subsystem_instance/APB_Bridge_inst/tack_toggle
    SLICE_X81Y249        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/tack_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X81Y249        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/tack_sync_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X81Y249        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056    10.391    cmsdk_apb_subsystem_instance/APB_Bridge_inst/tack_sync_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.391    
                         arrival time                          20.504    
  -------------------------------------------------------------------
                         slack                                 10.113    

Slack (MET) :             10.120ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_rxintr_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        0.211ns  (logic 0.049ns (23.223%)  route 0.162ns (76.777%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/UART0/PCLK
    SLICE_X84Y260        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_rxintr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y260        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    20.349 r  cmsdk_apb_subsystem_instance/UART0/reg_rxintr_reg/Q
                         net (fo=4, routed)           0.162    20.511    cmsdk_apb_subsystem_instance/u_irq_sync_7/IRQIN
    SLICE_X84Y258        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_7/CLK
    SLICE_X84Y258        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X84Y258        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056    10.391    cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.391    
                         arrival time                          20.511    
  -------------------------------------------------------------------
                         slack                                 10.120    

Slack (MET) :             10.151ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        0.241ns  (logic 0.048ns (19.917%)  route 0.193ns (80.083%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X82Y245        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y245        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    20.348 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[11]/Q
                         net (fo=1, routed)           0.193    20.541    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg_n_0_[11]
    SLICE_X82Y237        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X82Y237        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[11]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X82Y237        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.055    10.390    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.390    
                         arrival time                          20.541    
  -------------------------------------------------------------------
                         slack                                 10.151    

Slack (MET) :             10.152ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        0.242ns  (logic 0.049ns (20.248%)  route 0.193ns (79.752%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y246        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y246        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049    20.349 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[21]/Q
                         net (fo=1, routed)           0.193    20.542    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg_n_0_[21]
    SLICE_X83Y237        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X83Y237        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[21]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X83Y237        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.055    10.390    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                        -10.390    
                         arrival time                          20.542    
  -------------------------------------------------------------------
                         slack                                 10.152    

Slack (MET) :             10.157ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_txintr_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        0.248ns  (logic 0.049ns (19.758%)  route 0.199ns (80.242%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X81Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_txintr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y259        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    20.349 r  cmsdk_apb_subsystem_instance/UART1/reg_txintr_reg/Q
                         net (fo=4, routed)           0.199    20.548    cmsdk_apb_subsystem_instance/u_irq_sync_11/IRQIN
    SLICE_X82Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_11/CLK
    SLICE_X82Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X82Y259        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.056    10.391    cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.391    
                         arrival time                          20.548    
  -------------------------------------------------------------------
                         slack                                 10.157    

Slack (MET) :             10.158ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        0.249ns  (logic 0.049ns (19.679%)  route 0.200ns (80.321%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y245        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y245        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.049    20.349 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[4]/Q
                         net (fo=1, routed)           0.200    20.549    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg_n_0_[4]
    SLICE_X83Y237        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X83Y237        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[4]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X83Y237        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.056    10.391    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.391    
                         arrival time                          20.549    
  -------------------------------------------------------------------
                         slack                                 10.158    

Slack (MET) :             10.160ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        0.251ns  (logic 0.048ns (19.124%)  route 0.203ns (80.877%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y245        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y245        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    20.348 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[12]/Q
                         net (fo=1, routed)           0.203    20.551    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg_n_0_[12]
    SLICE_X83Y237        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X83Y237        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[12]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X83Y237        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.056    10.391    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                        -10.391    
                         arrival time                          20.551    
  -------------------------------------------------------------------
                         slack                                 10.160    





---------------------------------------------------------------------------------------------------
From Clock:  PCLKG
  To Clock:  HCLK

Setup :            0  Failing Endpoints,  Worst Slack        8.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.801ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/ctrl_30_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_3/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.430ns (35.131%)  route 0.794ns (64.869%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PCLK
    SLICE_X87Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/ctrl_30_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y275        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/ctrl_30_reg[1]/Q
                         net (fo=15, routed)          0.310     0.724    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/timer_size
    SLICE_X88Y274        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     0.794 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/frc_int_INST_0_i_1/O
                         net (fo=5, routed)           0.162     0.956    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_t
    SLICE_X86Y275        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.040     0.996 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/frc_int_INST_0/O
                         net (fo=2, routed)           0.287     1.283    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_frc_int2
    SLICE_X84Y274        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.206     1.489 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/TIMINTC_INST_0/O
                         net (fo=1, routed)           0.035     1.524    cmsdk_apb_subsystem_instance/u_irq_sync_3/IRQIN
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_3/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_3/CLK
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_3/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X84Y274        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    10.325    cmsdk_apb_subsystem_instance/u_irq_sync_3/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.325    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                  8.801    

Slack (MET) :             8.827ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/ctrl_30_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_2/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.412ns (34.391%)  route 0.786ns (65.609%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PCLK
    SLICE_X87Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/ctrl_30_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y275        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/ctrl_30_reg[1]/Q
                         net (fo=15, routed)          0.310     0.724    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/timer_size
    SLICE_X88Y274        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     0.794 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/frc_int_INST_0_i_1/O
                         net (fo=5, routed)           0.162     0.956    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_t
    SLICE_X86Y275        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.040     0.996 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/frc_int_INST_0/O
                         net (fo=2, routed)           0.287     1.283    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_frc_int2
    SLICE_X84Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     1.471 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/TIMINT2_INST_0/O
                         net (fo=1, routed)           0.027     1.498    cmsdk_apb_subsystem_instance/u_irq_sync_2/IRQIN
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_2/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_2/CLK
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_2/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X84Y274        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    10.325    cmsdk_apb_subsystem_instance/u_irq_sync_2/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.325    
                         arrival time                          -1.498    
  -------------------------------------------------------------------
                         slack                                  8.827    

Slack (MET) :             8.876ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_1/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.558ns (48.522%)  route 0.592ns (51.478%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X82Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y277        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_tog_p_reg/Q
                         net (fo=4, routed)           0.202     0.616    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_tog_p
    SLICE_X83Y277        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.191     0.807 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/frc_int_INST_0_i_1/O
                         net (fo=5, routed)           0.070     0.877    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_t
    SLICE_X83Y277        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     0.996 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/frc_int_INST_0/O
                         net (fo=2, routed)           0.283     1.279    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_frc_int1
    SLICE_X84Y274        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.134     1.413 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/TIMINT1_INST_0/O
                         net (fo=1, routed)           0.037     1.450    cmsdk_apb_subsystem_instance/u_irq_sync_1/IRQIN
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_1/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_1/CLK
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_1/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X84Y274        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    10.326    cmsdk_apb_subsystem_instance/u_irq_sync_1/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.326    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                  8.876    

Slack (MET) :             9.059ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_control_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_4/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.316ns (32.712%)  route 0.650ns (67.288%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X80Y268        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y268        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_control_reg[0]/Q
                         net (fo=5, routed)           0.260     0.674    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_control_reg_n_0_[0]
    SLICE_X80Y269        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     0.806 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGINT_INST_0/O
                         net (fo=1, routed)           0.363     1.169    cmsdk_apb_subsystem_instance/WATCHDOG/i_wdogint
    SLICE_X78Y264        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     1.239 r  cmsdk_apb_subsystem_instance/WATCHDOG/WDOGINT_INST_0/O
                         net (fo=1, routed)           0.027     1.266    cmsdk_apb_subsystem_instance/u_irq_sync_4/IRQIN
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_4/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_4/CLK
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_4/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X78Y264        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    10.325    cmsdk_apb_subsystem_instance/u_irq_sync_4/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.325    
                         arrival time                          -1.266    
  -------------------------------------------------------------------
                         slack                                  9.059    

Slack (MET) :             9.152ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_ctrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_10/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.300ns (34.443%)  route 0.571ns (65.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLKG
    SLICE_X85Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_ctrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y261        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.413 r  cmsdk_apb_subsystem_instance/UART0/reg_ctrl_reg[4]/Q
                         net (fo=4, routed)           0.545     0.958    cmsdk_apb_subsystem_instance/UART0/p_0_in28_in
    SLICE_X86Y238        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.187     1.145 r  cmsdk_apb_subsystem_instance/UART0/UARTINT_INST_0/O
                         net (fo=1, routed)           0.026     1.171    cmsdk_apb_subsystem_instance/u_irq_sync_10/IRQIN
    SLICE_X86Y238        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_10/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_10/CLK
    SLICE_X86Y238        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_10/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X86Y238        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.058    10.323    cmsdk_apb_subsystem_instance/u_irq_sync_10/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                  9.152    

Slack (MET) :             9.224ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_ctrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_8/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.286ns (35.750%)  route 0.514ns (64.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLKG
    SLICE_X85Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_ctrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y261        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     0.413 r  cmsdk_apb_subsystem_instance/UART0/reg_ctrl_reg[4]/Q
                         net (fo=4, routed)           0.485     0.898    cmsdk_apb_subsystem_instance/UART0/p_0_in28_in
    SLICE_X86Y238        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.173     1.071 r  cmsdk_apb_subsystem_instance/UART0/TXOVRINT_INST_0/O
                         net (fo=1, routed)           0.029     1.100    cmsdk_apb_subsystem_instance/u_irq_sync_8/IRQIN
    SLICE_X86Y238        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_8/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_8/CLK
    SLICE_X86Y238        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_8/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X86Y238        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    10.324    cmsdk_apb_subsystem_instance/u_irq_sync_8/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.324    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                  9.224    

Slack (MET) :             9.346ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_ctrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_9/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.434%)  route 0.492ns (72.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLKG
    SLICE_X85Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y261        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.415 r  cmsdk_apb_subsystem_instance/UART0/reg_ctrl_reg[5]/Q
                         net (fo=4, routed)           0.465     0.880    cmsdk_apb_subsystem_instance/UART0/p_0_in27_in
    SLICE_X86Y238        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.071     0.951 r  cmsdk_apb_subsystem_instance/UART0/RXOVRINT_INST_0/O
                         net (fo=1, routed)           0.027     0.978    cmsdk_apb_subsystem_instance/u_irq_sync_9/IRQIN
    SLICE_X86Y238        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_9/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_9/CLK
    SLICE_X86Y238        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_9/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X86Y238        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    10.324    cmsdk_apb_subsystem_instance/u_irq_sync_9/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.324    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  9.346    

Slack (MET) :             9.445ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.305ns (52.586%)  route 0.275ns (47.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLKG
    SLICE_X82Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y261        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[4]/Q
                         net (fo=4, routed)           0.248     0.665    cmsdk_apb_subsystem_instance/UART1/p_0_in28_in
    SLICE_X81Y259        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     0.853 r  cmsdk_apb_subsystem_instance/UART1/TXOVRINT_INST_0/O
                         net (fo=1, routed)           0.027     0.880    cmsdk_apb_subsystem_instance/u_irq_sync_13/IRQIN
    SLICE_X81Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_13/CLK
    SLICE_X81Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X81Y259        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    10.325    cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.325    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                  9.445    

Slack (MET) :             9.500ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_14/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.309ns (58.857%)  route 0.216ns (41.143%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLKG
    SLICE_X82Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y261        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.418 r  cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[5]/Q
                         net (fo=4, routed)           0.189     0.607    cmsdk_apb_subsystem_instance/UART1/p_0_in27_in
    SLICE_X82Y259        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     0.798 r  cmsdk_apb_subsystem_instance/UART1/RXOVRINT_INST_0/O
                         net (fo=1, routed)           0.027     0.825    cmsdk_apb_subsystem_instance/u_irq_sync_14/IRQIN
    SLICE_X82Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_14/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_14/CLK
    SLICE_X82Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_14/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X82Y259        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.060    10.325    cmsdk_apb_subsystem_instance/u_irq_sync_14/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.325    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                  9.500    

Slack (MET) :             9.501ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.311ns (59.351%)  route 0.213ns (40.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLKG
    SLICE_X82Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y261        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     0.418 r  cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[5]/Q
                         net (fo=4, routed)           0.187     0.605    cmsdk_apb_subsystem_instance/UART1/p_0_in27_in
    SLICE_X82Y259        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     0.798 r  cmsdk_apb_subsystem_instance/UART1/UARTINT_INST_0/O
                         net (fo=1, routed)           0.026     0.824    cmsdk_apb_subsystem_instance/u_irq_sync_15/IRQIN
    SLICE_X82Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_15/CLK
    SLICE_X82Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X82Y259        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.060    10.325    cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.325    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                  9.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/timer_itop_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_2/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.516%)  route 0.055ns (35.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/timer_itop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y274        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/timer_itop_reg[1]/Q
                         net (fo=2, routed)           0.039     0.387    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/p_0_in
    SLICE_X84Y274        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     0.439 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/TIMINT2_INST_0/O
                         net (fo=1, routed)           0.016     0.455    cmsdk_apb_subsystem_instance/u_irq_sync_2/IRQIN
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_2/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_2/CLK
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_2/sync_reg_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y274        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/u_irq_sync_2/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/timer_itop_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_3/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.111ns (68.519%)  route 0.051ns (31.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/timer_itop_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y274        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/timer_itop_reg[1]/Q
                         net (fo=2, routed)           0.039     0.387    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/p_0_in
    SLICE_X84Y274        LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.063     0.450 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/TIMINTC_INST_0/O
                         net (fo=1, routed)           0.012     0.462    cmsdk_apb_subsystem_instance/u_irq_sync_3/IRQIN
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_3/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_3/CLK
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_3/sync_reg_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y274        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/u_irq_sync_3/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.078ns (46.154%)  route 0.091ns (53.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLKG
    SLICE_X82Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y261        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[4]/Q
                         net (fo=4, routed)           0.077     0.425    cmsdk_apb_subsystem_instance/UART1/p_0_in28_in
    SLICE_X82Y259        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.030     0.455 r  cmsdk_apb_subsystem_instance/UART1/UARTINT_INST_0/O
                         net (fo=1, routed)           0.014     0.469    cmsdk_apb_subsystem_instance/u_irq_sync_15/IRQIN
    SLICE_X82Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_15/CLK
    SLICE_X82Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y259        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/wdog_itop_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.123ns (58.852%)  route 0.086ns (41.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/wdog_itop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y264        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/wdog_itop_reg[0]/Q
                         net (fo=1, routed)           0.074     0.423    cmsdk_apb_subsystem_instance/WATCHDOG/wdog_itop_reg_n_0_[0]
    SLICE_X78Y264        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.074     0.497 r  cmsdk_apb_subsystem_instance/WATCHDOG/WDOGRES_INST_0/O
                         net (fo=1, routed)           0.012     0.509    cmsdk_apb_subsystem_instance/u_irq_sync_5/IRQIN
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_5/CLK
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X78Y264        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/timer_itop_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_1/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.123ns (58.019%)  route 0.089ns (41.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/timer_itop_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y274        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/timer_itop_reg[0]/Q
                         net (fo=2, routed)           0.077     0.426    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/timer_itop_reg_n_0_[0]
    SLICE_X84Y274        LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.074     0.500 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/TIMINT1_INST_0/O
                         net (fo=1, routed)           0.012     0.512    cmsdk_apb_subsystem_instance/u_irq_sync_1/IRQIN
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_1/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_1/CLK
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_1/sync_reg_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y274        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/u_irq_sync_1/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/wdog_itcr_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_4/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.093ns (42.273%)  route 0.127ns (57.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X80Y265        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/wdog_itcr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y265        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/WATCHDOG/wdog_itcr_reg/Q
                         net (fo=4, routed)           0.111     0.459    cmsdk_apb_subsystem_instance/WATCHDOG/wdog_itcr
    SLICE_X78Y264        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.045     0.504 r  cmsdk_apb_subsystem_instance/WATCHDOG/WDOGINT_INST_0/O
                         net (fo=1, routed)           0.016     0.520    cmsdk_apb_subsystem_instance/u_irq_sync_4/IRQIN
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_4/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_4/CLK
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_4/sync_reg_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X78Y264        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/u_irq_sync_4/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_14/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.119ns (53.604%)  route 0.103ns (46.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLKG
    SLICE_X82Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y261        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[5]/Q
                         net (fo=4, routed)           0.087     0.435    cmsdk_apb_subsystem_instance/UART1/p_0_in27_in
    SLICE_X82Y259        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.071     0.506 r  cmsdk_apb_subsystem_instance/UART1/RXOVRINT_INST_0/O
                         net (fo=1, routed)           0.016     0.522    cmsdk_apb_subsystem_instance/u_irq_sync_14/IRQIN
    SLICE_X82Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_14/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_14/CLK
    SLICE_X82Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_14/sync_reg_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y259        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/u_irq_sync_14/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.275%)  route 0.137ns (53.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLKG
    SLICE_X82Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y261        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[4]/Q
                         net (fo=4, routed)           0.121     0.469    cmsdk_apb_subsystem_instance/UART1/p_0_in28_in
    SLICE_X81Y259        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     0.539 r  cmsdk_apb_subsystem_instance/UART1/TXOVRINT_INST_0/O
                         net (fo=1, routed)           0.016     0.555    cmsdk_apb_subsystem_instance/u_irq_sync_13/IRQIN
    SLICE_X81Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_13/CLK
    SLICE_X81Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y259        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_ctrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_9/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.079ns (23.939%)  route 0.251ns (76.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLKG
    SLICE_X85Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y261        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/UART0/reg_ctrl_reg[5]/Q
                         net (fo=4, routed)           0.235     0.584    cmsdk_apb_subsystem_instance/UART0/p_0_in27_in
    SLICE_X86Y238        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     0.614 r  cmsdk_apb_subsystem_instance/UART0/RXOVRINT_INST_0/O
                         net (fo=1, routed)           0.016     0.630    cmsdk_apb_subsystem_instance/u_irq_sync_9/IRQIN
    SLICE_X86Y238        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_9/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_9/CLK
    SLICE_X86Y238        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_9/sync_reg_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y238        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/u_irq_sync_9/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_ctrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_10/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.113ns (30.623%)  route 0.256ns (69.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLKG
    SLICE_X85Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_ctrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y261        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/UART0/reg_ctrl_reg[5]/Q
                         net (fo=4, routed)           0.241     0.590    cmsdk_apb_subsystem_instance/UART0/p_0_in27_in
    SLICE_X86Y238        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     0.654 r  cmsdk_apb_subsystem_instance/UART0/UARTINT_INST_0/O
                         net (fo=1, routed)           0.015     0.669    cmsdk_apb_subsystem_instance/u_irq_sync_10/IRQIN
    SLICE_X86Y238        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_10/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_10/CLK
    SLICE_X86Y238        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_10/sync_reg_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y238        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/u_irq_sync_10/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.313    





---------------------------------------------------------------------------------------------------
From Clock:  TIMCLK
  To Clock:  HCLK

Setup :            0  Failing Endpoints,  Worst Slack       38.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       90.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.375ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_3/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (HCLK rise@40.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.492ns (29.818%)  route 1.158ns (70.182%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X86Y283        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y283        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg_reg[1]/Q
                         net (fo=12, routed)          0.674     1.088    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg_reg_n_0_[1]
    SLICE_X88Y274        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     1.220 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/frc_int_INST_0_i_1/O
                         net (fo=5, routed)           0.162     1.382    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_t
    SLICE_X86Y275        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.040     1.422 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/frc_int_INST_0/O
                         net (fo=2, routed)           0.287     1.709    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_frc_int2
    SLICE_X84Y274        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.206     1.915 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/TIMINTC_INST_0/O
                         net (fo=1, routed)           0.035     1.950    cmsdk_apb_subsystem_instance/u_irq_sync_3/IRQIN
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_3/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      40.000    40.000 r  
    BB9                                               0.000    40.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=0)                   0.000    40.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    40.300    cmsdk_apb_subsystem_instance/u_irq_sync_3/CLK
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_3/sync_reg_reg[0]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X84Y274        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    40.325    cmsdk_apb_subsystem_instance/u_irq_sync_3/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.325    
                         arrival time                          -1.950    
  -------------------------------------------------------------------
                         slack                                 38.375    

Slack (MET) :             38.401ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_2/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (HCLK rise@40.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.474ns (29.187%)  route 1.150ns (70.813%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X86Y283        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y283        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg_reg[1]/Q
                         net (fo=12, routed)          0.674     1.088    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg_reg_n_0_[1]
    SLICE_X88Y274        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     1.220 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/frc_int_INST_0_i_1/O
                         net (fo=5, routed)           0.162     1.382    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_t
    SLICE_X86Y275        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.040     1.422 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/frc_int_INST_0/O
                         net (fo=2, routed)           0.287     1.709    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_frc_int2
    SLICE_X84Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     1.897 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/TIMINT2_INST_0/O
                         net (fo=1, routed)           0.027     1.924    cmsdk_apb_subsystem_instance/u_irq_sync_2/IRQIN
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_2/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      40.000    40.000 r  
    BB9                                               0.000    40.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=0)                   0.000    40.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    40.300    cmsdk_apb_subsystem_instance/u_irq_sync_2/CLK
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_2/sync_reg_reg[0]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X84Y274        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    40.325    cmsdk_apb_subsystem_instance/u_irq_sync_2/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.325    
                         arrival time                          -1.924    
  -------------------------------------------------------------------
                         slack                                 38.401    

Slack (MET) :             38.853ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_reg_t_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_1/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (HCLK rise@40.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.482ns (41.091%)  route 0.691ns (58.909%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X83Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_reg_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y277        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_reg_t_reg/Q
                         net (fo=2, routed)           0.301     0.715    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_reg_t
    SLICE_X83Y277        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.115     0.830 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/frc_int_INST_0_i_1/O
                         net (fo=5, routed)           0.070     0.900    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/int_clr_t
    SLICE_X83Y277        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     1.019 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/frc_int_INST_0/O
                         net (fo=2, routed)           0.283     1.302    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_frc_int1
    SLICE_X84Y274        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.134     1.436 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/TIMINT1_INST_0/O
                         net (fo=1, routed)           0.037     1.473    cmsdk_apb_subsystem_instance/u_irq_sync_1/IRQIN
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_1/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      40.000    40.000 r  
    BB9                                               0.000    40.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=0)                   0.000    40.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    40.300    cmsdk_apb_subsystem_instance/u_irq_sync_1/CLK
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_1/sync_reg_reg[0]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X84Y274        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    40.326    cmsdk_apb_subsystem_instance/u_irq_sync_1/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.326    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                 38.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.266ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/raw_intfrc_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_1/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -90.000ns  (HCLK rise@30.000ns - TIMCLK rise@120.000ns)
  Data Path Delay:        0.357ns  (logic 0.157ns (43.978%)  route 0.200ns (56.022%))
  Logic Levels:           2  (LUT3=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    Hold  -start 3  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)   120.000   120.000 r  
    SLICE_X48Y271        FDPE                         0.000   120.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300   120.300    
                         net (fo=1, routed)           0.000   120.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000   120.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000   120.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X83Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/raw_intfrc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y277        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049   120.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/raw_intfrc_reg/Q
                         net (fo=4, routed)           0.046   120.395    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/raw_intfrc
    SLICE_X83Y277        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.053   120.448 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/frc_int_INST_0/O
                         net (fo=2, routed)           0.142   120.590    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_frc_int1
    SLICE_X84Y274        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.055   120.645 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/TIMINT1_INST_0/O
                         net (fo=1, routed)           0.012   120.657    cmsdk_apb_subsystem_instance/u_irq_sync_1/IRQIN
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_1/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      30.000    30.000 r  
    BB9                                               0.000    30.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=0)                   0.000    30.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    30.300    cmsdk_apb_subsystem_instance/u_irq_sync_1/CLK
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_1/sync_reg_reg[0]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty            0.035    30.335    
    SLICE_X84Y274        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.056    30.391    cmsdk_apb_subsystem_instance/u_irq_sync_1/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -30.391    
                         arrival time                         120.657    
  -------------------------------------------------------------------
                         slack                                 90.266    

Slack (MET) :             90.267ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/raw_intfrc_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_3/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -90.000ns  (HCLK rise@30.000ns - TIMCLK rise@120.000ns)
  Data Path Delay:        0.358ns  (logic 0.157ns (43.855%)  route 0.201ns (56.145%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    Hold  -start 3  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)   120.000   120.000 r  
    SLICE_X48Y271        FDPE                         0.000   120.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300   120.300    
                         net (fo=1, routed)           0.000   120.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000   120.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000   120.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X83Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/raw_intfrc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y277        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049   120.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/raw_intfrc_reg/Q
                         net (fo=4, routed)           0.046   120.395    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/raw_intfrc
    SLICE_X83Y277        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.053   120.448 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/frc_int_INST_0/O
                         net (fo=2, routed)           0.143   120.591    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_frc_int1
    SLICE_X84Y274        LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.055   120.646 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/TIMINTC_INST_0/O
                         net (fo=1, routed)           0.012   120.658    cmsdk_apb_subsystem_instance/u_irq_sync_3/IRQIN
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_3/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      30.000    30.000 r  
    BB9                                               0.000    30.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=0)                   0.000    30.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    30.300    cmsdk_apb_subsystem_instance/u_irq_sync_3/CLK
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_3/sync_reg_reg[0]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty            0.035    30.335    
    SLICE_X84Y274        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.056    30.391    cmsdk_apb_subsystem_instance/u_irq_sync_3/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -30.391    
                         arrival time                         120.658    
  -------------------------------------------------------------------
                         slack                                 90.267    

Slack (MET) :             90.374ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/raw_intfrc_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_2/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -90.000ns  (HCLK rise@30.000ns - TIMCLK rise@120.000ns)
  Data Path Delay:        0.465ns  (logic 0.190ns (40.860%)  route 0.275ns (59.140%))
  Logic Levels:           2  (LUT3=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    Hold  -start 3  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)   120.000   120.000 r  
    SLICE_X48Y271        FDPE                         0.000   120.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300   120.300    
                         net (fo=1, routed)           0.000   120.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000   120.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000   120.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/raw_intfrc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y274        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049   120.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/raw_intfrc_reg/Q
                         net (fo=4, routed)           0.116   120.465    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/raw_intfrc
    SLICE_X86Y275        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.071   120.536 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/frc_int_INST_0/O
                         net (fo=2, routed)           0.143   120.679    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_frc_int2
    SLICE_X84Y274        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070   120.749 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/TIMINT2_INST_0/O
                         net (fo=1, routed)           0.016   120.765    cmsdk_apb_subsystem_instance/u_irq_sync_2/IRQIN
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_2/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      30.000    30.000 r  
    BB9                                               0.000    30.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=0)                   0.000    30.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    30.300    cmsdk_apb_subsystem_instance/u_irq_sync_2/CLK
    SLICE_X84Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_2/sync_reg_reg[0]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty            0.035    30.335    
    SLICE_X84Y274        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056    30.391    cmsdk_apb_subsystem_instance/u_irq_sync_2/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -30.391    
                         arrival time                         120.765    
  -------------------------------------------------------------------
                         slack                                 90.374    





---------------------------------------------------------------------------------------------------
From Clock:  WDOGCLK
  To Clock:  HCLK

Setup :            0  Failing Endpoints,  Worst Slack       38.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       90.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.662ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_4/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (HCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.356ns (26.119%)  route 1.007ns (73.881%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y273        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/Q
                         net (fo=7, routed)           0.617     1.031    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/carry_msb
    SLICE_X80Y269        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     1.203 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGINT_INST_0/O
                         net (fo=1, routed)           0.363     1.566    cmsdk_apb_subsystem_instance/WATCHDOG/i_wdogint
    SLICE_X78Y264        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     1.636 r  cmsdk_apb_subsystem_instance/WATCHDOG/WDOGINT_INST_0/O
                         net (fo=1, routed)           0.027     1.663    cmsdk_apb_subsystem_instance/u_irq_sync_4/IRQIN
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_4/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      40.000    40.000 r  
    BB9                                               0.000    40.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=0)                   0.000    40.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    40.300    cmsdk_apb_subsystem_instance/u_irq_sync_4/CLK
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_4/sync_reg_reg[0]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X78Y264        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    40.325    cmsdk_apb_subsystem_instance/u_irq_sync_4/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.325    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 38.662    

Slack (MET) :             39.458ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (HCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.264ns (46.561%)  route 0.303ns (53.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y269        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg/Q
                         net (fo=4, routed)           0.268     0.682    cmsdk_apb_subsystem_instance/WATCHDOG/i_wdogres
    SLICE_X78Y264        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.150     0.832 r  cmsdk_apb_subsystem_instance/WATCHDOG/WDOGRES_INST_0/O
                         net (fo=1, routed)           0.035     0.867    cmsdk_apb_subsystem_instance/u_irq_sync_5/IRQIN
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      40.000    40.000 r  
    BB9                                               0.000    40.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=0)                   0.000    40.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    40.300    cmsdk_apb_subsystem_instance/u_irq_sync_5/CLK
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[0]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X78Y264        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    40.325    cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         40.325    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                 39.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.166ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -90.000ns  (HCLK rise@30.000ns - WDOGCLK rise@120.000ns)
  Data Path Delay:        0.257ns  (logic 0.111ns (43.191%)  route 0.146ns (56.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    Hold  -start 3  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)  120.000   120.000 r  
    SLICE_X48Y270        FDPE                         0.000   120.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300   120.300    
                         net (fo=1, routed)           0.000   120.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000   120.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000   120.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y269        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048   120.348 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg/Q
                         net (fo=4, routed)           0.134   120.482    cmsdk_apb_subsystem_instance/WATCHDOG/i_wdogres
    SLICE_X78Y264        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.063   120.545 r  cmsdk_apb_subsystem_instance/WATCHDOG/WDOGRES_INST_0/O
                         net (fo=1, routed)           0.012   120.557    cmsdk_apb_subsystem_instance/u_irq_sync_5/IRQIN
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      30.000    30.000 r  
    BB9                                               0.000    30.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=0)                   0.000    30.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    30.300    cmsdk_apb_subsystem_instance/u_irq_sync_5/CLK
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[0]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty            0.035    30.335    
    SLICE_X78Y264        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.056    30.391    cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -30.391    
                         arrival time                         120.557    
  -------------------------------------------------------------------
                         slack                                 90.166    

Slack (MET) :             90.252ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_w_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_4/sync_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -90.000ns  (HCLK rise@30.000ns - WDOGCLK rise@120.000ns)
  Data Path Delay:        0.343ns  (logic 0.094ns (27.405%)  route 0.249ns (72.595%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    Hold  -start 3  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)  120.000   120.000 r  
    SLICE_X48Y270        FDPE                         0.000   120.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300   120.300    
                         net (fo=1, routed)           0.000   120.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000   120.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000   120.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y269        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048   120.348 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_w_reg/Q
                         net (fo=4, routed)           0.053   120.401    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_w
    SLICE_X80Y269        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015   120.416 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGINT_INST_0/O
                         net (fo=1, routed)           0.180   120.596    cmsdk_apb_subsystem_instance/WATCHDOG/i_wdogint
    SLICE_X78Y264        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.031   120.627 r  cmsdk_apb_subsystem_instance/WATCHDOG/WDOGINT_INST_0/O
                         net (fo=1, routed)           0.016   120.643    cmsdk_apb_subsystem_instance/u_irq_sync_4/IRQIN
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_4/sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      30.000    30.000 r  
    BB9                                               0.000    30.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=0)                   0.000    30.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    30.300    cmsdk_apb_subsystem_instance/u_irq_sync_4/CLK
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_4/sync_reg_reg[0]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty            0.035    30.335    
    SLICE_X78Y264        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056    30.391    cmsdk_apb_subsystem_instance/u_irq_sync_4/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -30.391    
                         arrival time                         120.643    
  -------------------------------------------------------------------
                         slack                                 90.252    





---------------------------------------------------------------------------------------------------
From Clock:  HCLK
  To Clock:  PCLK

Setup :            0  Failing Endpoints,  Worst Slack        8.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        1.448ns  (logic 0.306ns (21.133%)  route 1.142ns (78.867%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X82Y219        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y219        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    10.414 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[0]/Q
                         net (fo=41, routed)          0.859    11.273    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr[0]
    SLICE_X83Y250        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.117    11.390 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[28]_i_2/O
                         net (fo=1, routed)           0.260    11.650    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[28]_i_2_n_0
    SLICE_X83Y248        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.075    11.725 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[28]_i_1/O
                         net (fo=1, routed)           0.023    11.748    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[28]_i_1_n_0
    SLICE_X83Y248        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y248        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[28]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y248        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[28]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.597ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        1.426ns  (logic 0.426ns (29.874%)  route 1.000ns (70.126%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X81Y219        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    10.414 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[1]/Q
                         net (fo=41, routed)          0.774    11.188    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr[1]
    SLICE_X83Y246        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.193    11.381 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[26]_i_2/O
                         net (fo=1, routed)           0.200    11.581    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[26]_i_2_n_0
    SLICE_X83Y245        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.119    11.700 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[26]_i_1/O
                         net (fo=1, routed)           0.026    11.726    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[26]_i_1_n_0
    SLICE_X83Y245        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y245        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[26]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y245        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.058    20.323    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[26]
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                  8.597    

Slack (MET) :             8.620ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        1.405ns  (logic 0.289ns (20.569%)  route 1.116ns (79.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X81Y213        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y213        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117    10.417 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[14]/Q
                         net (fo=1, routed)           1.089    11.506    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr[14]
    SLICE_X81Y257        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172    11.678 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR[14]_i_1/O
                         net (fo=1, routed)           0.027    11.705    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR[14]_i_1_n_0
    SLICE_X81Y257        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y257        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[14]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X81Y257        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[14]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                         -11.705    
  -------------------------------------------------------------------
                         slack                                  8.620    

Slack (MET) :             8.627ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        1.398ns  (logic 0.307ns (21.960%)  route 1.091ns (78.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X81Y220        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y220        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114    10.414 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[2]/Q
                         net (fo=1, routed)           0.642    11.056    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr[2]
    SLICE_X82Y257        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193    11.249 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR[2]_i_1/O
                         net (fo=1, routed)           0.449    11.698    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR[2]_i_1_n_0
    SLICE_X82Y257        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X82Y257        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[2]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y257        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[2]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                         -11.698    
  -------------------------------------------------------------------
                         slack                                  8.627    

Slack (MET) :             8.632ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        1.393ns  (logic 0.438ns (31.443%)  route 0.955ns (68.557%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X82Y219        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y219        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    10.414 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[0]/Q
                         net (fo=41, routed)          0.786    11.200    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr[0]
    SLICE_X83Y249        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.191    11.391 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[27]_i_2/O
                         net (fo=1, routed)           0.143    11.534    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[27]_i_2_n_0
    SLICE_X83Y248        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.133    11.667 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[27]_i_1/O
                         net (fo=1, routed)           0.026    11.693    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[27]_i_1_n_0
    SLICE_X83Y248        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y248        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[27]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y248        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[27]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  8.632    

Slack (MET) :             8.658ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_data_offset_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        1.367ns  (logic 0.234ns (17.118%)  route 1.133ns (82.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X81Y219        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    10.414 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[1]/Q
                         net (fo=41, routed)          1.106    11.520    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr[1]
    SLICE_X82Y250        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120    11.640 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_data_offset[4]_i_1/O
                         net (fo=1, routed)           0.027    11.667    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_data_offset[4]
    SLICE_X82Y250        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_data_offset_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X82Y250        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_data_offset_reg[4]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y250        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_data_offset_reg[4]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                         -11.667    
  -------------------------------------------------------------------
                         slack                                  8.658    

Slack (MET) :             8.662ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        1.362ns  (logic 0.360ns (26.432%)  route 1.002ns (73.568%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X81Y223        FDRE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y223        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    10.414 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[29]/Q
                         net (fo=4, routed)           0.911    11.325    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata[29]
    SLICE_X81Y252        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115    11.440 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[5]_i_2/O
                         net (fo=1, routed)           0.068    11.508    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[5]_i_2_n_0
    SLICE_X81Y252        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131    11.639 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[5]_i_1/O
                         net (fo=1, routed)           0.023    11.662    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[5]_i_1_n_0
    SLICE_X81Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[5]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X81Y252        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                         -11.662    
  -------------------------------------------------------------------
                         slack                                  8.662    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        1.314ns  (logic 0.427ns (32.496%)  route 0.887ns (67.504%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X81Y219        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    10.414 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[1]/Q
                         net (fo=41, routed)          0.730    11.144    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr[1]
    SLICE_X83Y247        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.176    11.320 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[24]_i_2/O
                         net (fo=1, routed)           0.130    11.450    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[24]_i_2_n_0
    SLICE_X83Y247        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.137    11.587 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[24]_i_1/O
                         net (fo=1, routed)           0.027    11.614    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[24]_i_1_n_0
    SLICE_X83Y247        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y247        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[24]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y247        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[24]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                         -11.614    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        1.271ns  (logic 0.424ns (33.360%)  route 0.847ns (66.640%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X81Y219        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    10.414 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[1]/Q
                         net (fo=41, routed)          0.693    11.107    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr[1]
    SLICE_X82Y246        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.191    11.298 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[30]_i_2/O
                         net (fo=1, routed)           0.128    11.426    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[30]_i_2_n_0
    SLICE_X82Y246        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.119    11.545 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[30]_i_1/O
                         net (fo=1, routed)           0.026    11.571    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[30]_i_1_n_0
    SLICE_X82Y246        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X82Y246        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[30]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y246        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.058    20.323    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[30]
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                         -11.571    
  -------------------------------------------------------------------
                         slack                                  8.752    

Slack (MET) :             8.764ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_data_offset_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        1.261ns  (logic 0.269ns (21.332%)  route 0.992ns (78.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 1.322ns, distribution -1.322ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X82Y219        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y219        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.114    10.414 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr_reg[0]/Q
                         net (fo=41, routed)          0.957    11.371    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_haddr[0]
    SLICE_X82Y250        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.155    11.526 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_data_offset[3]_i_1/O
                         net (fo=1, routed)           0.035    11.561    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_data_offset[3]
    SLICE_X82Y250        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_data_offset_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X82Y250        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_data_offset_reg[3]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y250        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_beat_data_offset_reg[3]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                  8.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/treq_toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/treq_sync_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.049ns (30.818%)  route 0.110ns (69.182%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X81Y249        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/treq_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y249        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/treq_toggle_reg/Q
                         net (fo=2, routed)           0.110     0.459    cmsdk_apb_subsystem_instance/APB_Bridge_inst/treq_toggle
    SLICE_X81Y249        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/treq_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y249        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/treq_sync_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y249        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/APB_Bridge_inst/treq_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.063ns (25.610%)  route 0.183ns (74.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X81Y242        FDRE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y242        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[28]/Q
                         net (fo=4, routed)           0.167     0.515    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata[28]
    SLICE_X81Y251        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015     0.530 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[28]_i_1/O
                         net (fo=1, routed)           0.016     0.546    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[28]_i_1_n_0
    SLICE_X81Y251        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y251        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[28]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y251        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.546    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.078ns (29.323%)  route 0.188ns (70.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X81Y242        FDRE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y242        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[13]/Q
                         net (fo=2, routed)           0.172     0.520    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata[13]
    SLICE_X81Y252        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     0.550 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[13]_i_1/O
                         net (fo=1, routed)           0.016     0.566    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[13]_i_1_n_0
    SLICE_X81Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[13]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y252        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.078ns (29.104%)  route 0.190ns (70.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X81Y242        FDRE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y242        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[28]/Q
                         net (fo=4, routed)           0.174     0.522    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata[28]
    SLICE_X81Y251        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.030     0.552 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[12]_i_1/O
                         net (fo=1, routed)           0.016     0.568    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[12]_i_1_n_0
    SLICE_X81Y251        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y251        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[12]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y251        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.063ns (23.420%)  route 0.206ns (76.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X81Y242        FDRE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y242        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[4]/Q
                         net (fo=1, routed)           0.194     0.542    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata[4]
    SLICE_X81Y251        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.015     0.557 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[4]_i_1/O
                         net (fo=1, routed)           0.012     0.569    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[4]_i_1_n_0
    SLICE_X81Y251        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y251        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[4]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y251        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.080ns (29.304%)  route 0.193ns (70.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X82Y242        FDRE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y242        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[27]/Q
                         net (fo=4, routed)           0.177     0.525    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata[27]
    SLICE_X82Y251        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.032     0.557 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[11]_i_1/O
                         net (fo=1, routed)           0.016     0.573    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[11]_i_1_n_0
    SLICE_X82Y251        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X82Y251        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[11]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y251        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.573    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.093ns (33.214%)  route 0.187ns (66.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X82Y242        FDRE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y242        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[3]/Q
                         net (fo=1, routed)           0.173     0.521    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata[3]
    SLICE_X82Y251        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.045     0.566 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[3]_i_1/O
                         net (fo=1, routed)           0.014     0.580    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[3]_i_1_n_0
    SLICE_X82Y251        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X82Y251        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[3]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y251        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.064ns (22.535%)  route 0.220ns (77.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X81Y242        FDRE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y242        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[0]/Q
                         net (fo=1, routed)           0.204     0.553    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata[0]
    SLICE_X81Y253        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     0.568 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[0]_i_1/O
                         net (fo=1, routed)           0.016     0.584    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[0]_i_1_n_0
    SLICE_X81Y253        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y253        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y253        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.584    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.064ns (21.918%)  route 0.228ns (78.082%))
  Logic Levels:           1  (LUT5=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X81Y242        FDRE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y242        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[21]/Q
                         net (fo=3, routed)           0.216     0.565    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata[21]
    SLICE_X81Y252        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015     0.580 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[5]_i_1/O
                         net (fo=1, routed)           0.012     0.592    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[5]_i_1_n_0
    SLICE_X81Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[5]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y252        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (34.014%)  route 0.194ns (65.986%))
  Logic Levels:           1  (LUT4=1)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X81Y242        FDRE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y242        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata_reg[28]/Q
                         net (fo=4, routed)           0.178     0.526    cmsdk_apb_subsystem_instance/APB_Bridge_inst/ahb_hwdata[28]
    SLICE_X81Y251        LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.052     0.578 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[20]_i_1/O
                         net (fo=1, routed)           0.016     0.594    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA[20]_i_1_n_0
    SLICE_X81Y251        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y251        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[20]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y251        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.238    





---------------------------------------------------------------------------------------------------
From Clock:  PCLKG
  To Clock:  PCLK

Setup :            0  Failing Endpoints,  Worst Slack       12.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.624ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TXD0_EN
                            (output port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 1.072ns (32.084%)  route 2.269ns (67.916%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLKG
    SLICE_X85Y260        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y260        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.415 r  cmsdk_apb_subsystem_instance/UART0/reg_ctrl_reg[0]/Q
                         net (fo=6, routed)           2.269     2.684    TXD0_EN_OBUF
    BE7                  OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.957     3.641 r  TXD0_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.641    TXD0_EN
    BE7                                                               r  TXD0_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
                         ideal clock network latency
                                                      0.300    20.300    
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
                         output delay                -4.000    16.265    
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                          -3.641    
  -------------------------------------------------------------------
                         slack                                 12.624    

Slack (MET) :             12.904ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            TXD1_EN
                            (output port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.047ns (34.196%)  route 2.014ns (65.804%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           4.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLKG
    SLICE_X81Y260        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y260        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[0]/Q
                         net (fo=6, routed)           2.014     2.431    TXD1_EN_OBUF
    BD11                 OBUF (Prop_OUTBUF_HPIOB_I_O)
                                                      0.930     3.361 r  TXD1_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.361    TXD1_EN
    BD11                                                              r  TXD1_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
                         ideal clock network latency
                                                      0.300    20.300    
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
                         output delay                -4.000    16.265    
  -------------------------------------------------------------------
                         required time                         16.265    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                 12.904    

Slack (MET) :             17.566ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.776ns (31.583%)  route 1.681ns (68.417%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X84Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y269        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg_reg[0]/Q
                         net (fo=1, routed)           0.314     0.728    cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg[0]
    SLICE_X84Y269        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     0.902 r  cmsdk_apb_subsystem_instance/TIMER/PRDATA[0]_INST_0/O
                         net (fo=1, routed)           0.281     1.183    cmsdk_apb_subsystem_instance/MUX/PRDATA1[0]
    SLICE_X83Y266        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     1.303 r  cmsdk_apb_subsystem_instance/MUX/PRDATA[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.328     1.631    cmsdk_apb_subsystem_instance/MUX/PRDATA[0]_INST_0_i_1_n_0
    SLICE_X83Y259        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     1.822 r  cmsdk_apb_subsystem_instance/MUX/PRDATA[0]_INST_0/O
                         net (fo=4, routed)           0.732     2.554    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PRDATA[0]
    SLICE_X82Y245        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.177     2.731 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[16]_i_1/O
                         net (fo=1, routed)           0.026     2.757    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[16]_i_1_n_0
    SLICE_X82Y245        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X82Y245        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[16]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y245        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.058    20.323    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[16]
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                 17.566    

Slack (MET) :             17.621ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.716ns (29.784%)  route 1.688ns (70.216%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X85Y271        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y271        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[8]/Q
                         net (fo=2, routed)           0.274     0.688    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg_n_0_[8]
    SLICE_X85Y271        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.176     0.864 r  cmsdk_apb_subsystem_instance/TIMER/PRDATA[8]_INST_0/O
                         net (fo=1, routed)           0.344     1.208    cmsdk_apb_subsystem_instance/MUX/PRDATA1[8]
    SLICE_X83Y269        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.176     1.384 r  cmsdk_apb_subsystem_instance/MUX/PRDATA[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.256     1.640    cmsdk_apb_subsystem_instance/MUX/PRDATA[8]_INST_0_i_1_n_0
    SLICE_X83Y263        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177     1.817 r  cmsdk_apb_subsystem_instance/MUX/PRDATA[8]_INST_0/O
                         net (fo=3, routed)           0.787     2.604    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PRDATA[8]
    SLICE_X83Y247        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.073     2.677 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[24]_i_1/O
                         net (fo=1, routed)           0.027     2.704    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[24]_i_1_n_0
    SLICE_X83Y247        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y247        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[24]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y247        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[24]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                 17.621    

Slack (MET) :             17.641ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.695ns (29.165%)  route 1.688ns (70.835%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X86Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[17]/Q
                         net (fo=2, routed)           0.215     0.629    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg_n_0_[17]
    SLICE_X86Y272        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     0.817 r  cmsdk_apb_subsystem_instance/TIMER/PRDATA[17]_INST_0/O
                         net (fo=1, routed)           0.506     1.323    cmsdk_apb_subsystem_instance/MUX/PRDATA1[17]
    SLICE_X82Y264        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.118     1.441 r  cmsdk_apb_subsystem_instance/MUX/PRDATA[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.354     1.795    cmsdk_apb_subsystem_instance/MUX/PRDATA[17]_INST_0_i_1_n_0
    SLICE_X82Y264        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.115     1.910 r  cmsdk_apb_subsystem_instance/MUX/PRDATA[17]_INST_0/O
                         net (fo=2, routed)           0.520     2.430    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PRDATA[17]
    SLICE_X83Y248        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.117     2.547 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[25]_i_2/O
                         net (fo=1, routed)           0.066     2.613    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[25]_i_2_n_0
    SLICE_X83Y248        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.043     2.656 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[25]_i_1/O
                         net (fo=1, routed)           0.027     2.683    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[25]_i_1_n_0
    SLICE_X83Y248        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y248        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[25]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y248        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[25]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -2.683    
  -------------------------------------------------------------------
                         slack                                 17.641    

Slack (MET) :             17.661ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.790ns (33.432%)  route 1.573ns (66.568%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X84Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y269        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg_reg[0]/Q
                         net (fo=1, routed)           0.314     0.728    cmsdk_apb_subsystem_instance/TIMER/read_mux_byte0_reg[0]
    SLICE_X84Y269        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     0.902 r  cmsdk_apb_subsystem_instance/TIMER/PRDATA[0]_INST_0/O
                         net (fo=1, routed)           0.281     1.183    cmsdk_apb_subsystem_instance/MUX/PRDATA1[0]
    SLICE_X83Y266        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.120     1.303 r  cmsdk_apb_subsystem_instance/MUX/PRDATA[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.328     1.631    cmsdk_apb_subsystem_instance/MUX/PRDATA[0]_INST_0_i_1_n_0
    SLICE_X83Y259        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     1.822 r  cmsdk_apb_subsystem_instance/MUX/PRDATA[0]_INST_0/O
                         net (fo=4, routed)           0.623     2.445    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PRDATA[0]
    SLICE_X82Y245        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.191     2.636 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[0]_i_1/O
                         net (fo=1, routed)           0.027     2.663    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[0]_i_1_n_0
    SLICE_X82Y245        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X82Y245        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[0]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y245        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[0]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -2.663    
  -------------------------------------------------------------------
                         slack                                 17.661    

Slack (MET) :             17.693ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.803ns (34.434%)  route 1.529ns (65.566%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLKG
    SLICE_X84Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y264        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[5]/Q
                         net (fo=1, routed)           0.448     0.862    cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg[5]
    SLICE_X84Y269        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.187     1.049 r  cmsdk_apb_subsystem_instance/UART0/PRDATA[5]_INST_0/O
                         net (fo=1, routed)           0.069     1.118    cmsdk_apb_subsystem_instance/MUX/PRDATA0[5]
    SLICE_X84Y269        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.132     1.250 r  cmsdk_apb_subsystem_instance/MUX/PRDATA[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.341     1.591    cmsdk_apb_subsystem_instance/MUX/PRDATA[5]_INST_0_i_1_n_0
    SLICE_X83Y260        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     1.784 r  cmsdk_apb_subsystem_instance/MUX/PRDATA[5]_INST_0/O
                         net (fo=4, routed)           0.649     2.433    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PRDATA[5]
    SLICE_X83Y245        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.177     2.610 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[5]_i_1/O
                         net (fo=1, routed)           0.022     2.632    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[5]_i_1_n_0
    SLICE_X83Y245        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y245        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[5]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y245        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[5]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                          -2.632    
  -------------------------------------------------------------------
                         slack                                 17.693    

Slack (MET) :             17.757ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.820ns (36.155%)  route 1.448ns (63.845%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X85Y271        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y271        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[8]/Q
                         net (fo=2, routed)           0.274     0.688    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg_n_0_[8]
    SLICE_X85Y271        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.176     0.864 r  cmsdk_apb_subsystem_instance/TIMER/PRDATA[8]_INST_0/O
                         net (fo=1, routed)           0.344     1.208    cmsdk_apb_subsystem_instance/MUX/PRDATA1[8]
    SLICE_X83Y269        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.176     1.384 r  cmsdk_apb_subsystem_instance/MUX/PRDATA[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.256     1.640    cmsdk_apb_subsystem_instance/MUX/PRDATA[8]_INST_0_i_1_n_0
    SLICE_X83Y263        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177     1.817 r  cmsdk_apb_subsystem_instance/MUX/PRDATA[8]_INST_0/O
                         net (fo=3, routed)           0.552     2.369    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PRDATA[8]
    SLICE_X82Y245        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     2.546 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[8]_i_1/O
                         net (fo=1, routed)           0.022     2.568    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[8]_i_1_n_0
    SLICE_X82Y245        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X82Y245        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[8]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y245        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[8]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                          -2.568    
  -------------------------------------------------------------------
                         slack                                 17.757    

Slack (MET) :             17.812ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.670ns (30.303%)  route 1.541ns (69.697%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLKG
    SLICE_X85Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y264        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[2]/Q
                         net (fo=1, routed)           0.157     0.571    cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg[2]
    SLICE_X84Y264        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.150     0.721 r  cmsdk_apb_subsystem_instance/UART0/PRDATA[2]_INST_0/O
                         net (fo=1, routed)           0.261     0.982    cmsdk_apb_subsystem_instance/MUX/PRDATA0[2]
    SLICE_X84Y264        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     1.154 r  cmsdk_apb_subsystem_instance/MUX/PRDATA[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.411     1.565    cmsdk_apb_subsystem_instance/MUX/PRDATA[2]_INST_0_i_1_n_0
    SLICE_X83Y260        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     1.608 r  cmsdk_apb_subsystem_instance/MUX/PRDATA[2]_INST_0/O
                         net (fo=4, routed)           0.686     2.294    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PRDATA[2]
    SLICE_X83Y245        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.191     2.485 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[26]_i_1/O
                         net (fo=1, routed)           0.026     2.511    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[26]_i_1_n_0
    SLICE_X83Y245        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y245        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[26]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y245        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.058    20.323    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[26]
  -------------------------------------------------------------------
                         required time                         20.323    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                 17.812    

Slack (MET) :             17.817ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.600ns (27.174%)  route 1.608ns (72.826%))
  Logic Levels:           4  (LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X86Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y273        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.416 r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[27]/Q
                         net (fo=2, routed)           0.504     0.920    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg_n_0_[27]
    SLICE_X86Y273        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.041     0.961 r  cmsdk_apb_subsystem_instance/TIMER/PRDATA[27]_INST_0/O
                         net (fo=1, routed)           0.283     1.244    cmsdk_apb_subsystem_instance/MUX/PRDATA1[27]
    SLICE_X83Y274        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.133     1.377 r  cmsdk_apb_subsystem_instance/MUX/PRDATA[27]_INST_0/O
                         net (fo=1, routed)           0.652     2.029    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PRDATA[27]
    SLICE_X83Y249        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.177     2.206 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[27]_i_2/O
                         net (fo=1, routed)           0.143     2.349    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[27]_i_2_n_0
    SLICE_X83Y248        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.133     2.482 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[27]_i_1/O
                         net (fo=1, routed)           0.026     2.508    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata[27]_i_1_n_0
    SLICE_X83Y248        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y248        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[27]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y248        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/APB_Bridge_inst/apb_prdata_reg[27]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                          -2.508    
  -------------------------------------------------------------------
                         slack                                 17.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_baud_div_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.063ns (41.722%)  route 0.088ns (58.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLKG
    SLICE_X81Y262        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_div_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y262        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/UART1/reg_baud_div_reg[13]/Q
                         net (fo=2, routed)           0.072     0.420    cmsdk_apb_subsystem_instance/UART1/data0[5]
    SLICE_X82Y262        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.015     0.435 r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i[9]_i_1/O
                         net (fo=1, routed)           0.016     0.451    cmsdk_apb_subsystem_instance/UART1/nxt_baud_cntr_i[9]
    SLICE_X82Y262        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X82Y262        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[9]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y262        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_baud_div_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.100ns (65.359%)  route 0.053ns (34.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLKG
    SLICE_X81Y262        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y262        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/UART1/reg_baud_div_reg[18]/Q
                         net (fo=2, routed)           0.037     0.385    cmsdk_apb_subsystem_instance/UART1/data0[10]
    SLICE_X81Y262        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.052     0.437 r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i[14]_i_1/O
                         net (fo=1, routed)           0.016     0.453    cmsdk_apb_subsystem_instance/UART1/nxt_baud_cntr_i[14]
    SLICE_X81Y262        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X81Y262        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[14]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y262        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (64.935%)  route 0.054ns (35.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X84Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y270        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[7]/Q
                         net (fo=2, routed)           0.038     0.386    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg_n_0_[7]
    SLICE_X84Y270        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.052     0.438 r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val[7]_i_1/O
                         net (fo=1, routed)           0.016     0.454    cmsdk_apb_subsystem_instance/TIMER/reg_curr_val[7]_i_1_n_0
    SLICE_X84Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLK
    SLICE_X84Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[7]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y270        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.516%)  route 0.055ns (35.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X85Y267        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y267        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[3]/Q
                         net (fo=2, routed)           0.039     0.387    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg_n_0_[3]
    SLICE_X85Y267        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.052     0.439 r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val[3]_i_1/O
                         net (fo=1, routed)           0.016     0.455    cmsdk_apb_subsystem_instance/TIMER/reg_curr_val[3]_i_1_n_0
    SLICE_X85Y267        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLK
    SLICE_X85Y267        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[3]/C
                         clock pessimism              0.000     0.300    
    SLICE_X85Y267        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.103%)  route 0.056ns (35.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X86Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y269        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[6]/Q
                         net (fo=2, routed)           0.040     0.388    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg_n_0_[6]
    SLICE_X86Y269        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.052     0.440 r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val[6]_i_1/O
                         net (fo=1, routed)           0.016     0.456    cmsdk_apb_subsystem_instance/TIMER/reg_curr_val[6]_i_1_n_0
    SLICE_X86Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLK
    SLICE_X86Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[6]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y269        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.064ns (39.264%)  route 0.099ns (60.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X84Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y269        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[0]/Q
                         net (fo=2, routed)           0.083     0.432    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg_n_0_[0]
    SLICE_X84Y269        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.447 r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val[0]_i_1/O
                         net (fo=1, routed)           0.016     0.463    cmsdk_apb_subsystem_instance/TIMER/reg_curr_val[0]_i_1_n_0
    SLICE_X84Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLK
    SLICE_X84Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y269        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_baud_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.081ns (47.647%)  route 0.089ns (52.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLKG
    SLICE_X82Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y264        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/UART1/reg_baud_div_reg[11]/Q
                         net (fo=2, routed)           0.073     0.422    cmsdk_apb_subsystem_instance/UART1/data0[3]
    SLICE_X82Y263        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.032     0.454 r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i[7]_i_1/O
                         net (fo=1, routed)           0.016     0.470    cmsdk_apb_subsystem_instance/UART1/nxt_baud_cntr_i[7]
    SLICE_X82Y263        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X82Y263        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[7]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y263        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART1/reg_baud_cntr_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_baud_div_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.093ns (51.955%)  route 0.086ns (48.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLKG
    SLICE_X83Y263        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_baud_div_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y263        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/UART0/reg_baud_div_reg[13]/Q
                         net (fo=2, routed)           0.070     0.418    cmsdk_apb_subsystem_instance/UART0/data0[5]
    SLICE_X83Y262        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.045     0.463 r  cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i[9]_i_1/O
                         net (fo=1, routed)           0.016     0.479    cmsdk_apb_subsystem_instance/UART0/nxt_baud_cntr_i[9]
    SLICE_X83Y262        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLK
    SLICE_X83Y262        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i_reg[9]/C
                         clock pessimism              0.000     0.300    
    SLICE_X83Y262        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART0/reg_baud_cntr_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_tx_buf_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART0/tx_shift_buf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.094ns (52.222%)  route 0.086ns (47.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLKG
    SLICE_X83Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_tx_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y259        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/UART0/reg_tx_buf_reg[0]/Q
                         net (fo=1, routed)           0.070     0.419    cmsdk_apb_subsystem_instance/UART0/reg_tx_buf[0]
    SLICE_X84Y259        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     0.464 r  cmsdk_apb_subsystem_instance/UART0/tx_shift_buf[0]_i_1/O
                         net (fo=1, routed)           0.016     0.480    cmsdk_apb_subsystem_instance/UART0/nxt_tx_shift_buf[0]
    SLICE_X84Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/tx_shift_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLK
    SLICE_X84Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/tx_shift_buf_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y259        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART0/tx_shift_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART1/reg_txintr_reg/D
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.093ns (51.667%)  route 0.087ns (48.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLKG
    SLICE_X81Y260        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y260        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[2]/Q
                         net (fo=2, routed)           0.072     0.420    cmsdk_apb_subsystem_instance/UART1/p_0_in2_in
    SLICE_X81Y259        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.045     0.465 r  cmsdk_apb_subsystem_instance/UART1/reg_txintr_i_1/O
                         net (fo=1, routed)           0.015     0.480    cmsdk_apb_subsystem_instance/UART1/reg_txintr_i_1_n_0
    SLICE_X81Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_txintr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLK
    SLICE_X81Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_txintr_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y259        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART1/reg_txintr_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  TIMCLK
  To Clock:  PCLK

Setup :            0  Failing Endpoints,  Worst Slack       38.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       20.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.122ns  (required time - arrival time)
  Source:                 RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                            (clock source 'TIMCLK'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/div_clk_reg/D
                            (rising edge-triggered cell FDPE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PCLK rise@40.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.273ns (12.392%)  route 1.930ns (87.608%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         net (fo=1, routed)           0.810     0.810    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     0.893 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
                         net (fo=95, routed)          1.085     1.978    RCC_instance/TIMCLK_Divider/OUT_CLK_BUFGCE
    SLICE_X48Y271        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.190     2.168 r  RCC_instance/TIMCLK_Divider/div_clk_i_1/O
                         net (fo=1, routed)           0.035     2.203    RCC_instance/TIMCLK_Divider/div_clk_i_1_n_0
    SLICE_X48Y271        FDPE                                         r  RCC_instance/TIMCLK_Divider/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      40.000    40.000 r  
    SLICE_X48Y268        FDPE                         0.000    40.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    40.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDPE                                         r  RCC_instance/TIMCLK_Divider/div_clk_reg/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X48Y271        FDPE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    40.325    RCC_instance/TIMCLK_Divider/div_clk_reg
  -------------------------------------------------------------------
                         required time                         40.325    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                 38.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.483ns  (arrival time - required time)
  Source:                 RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                            (clock source 'TIMCLK'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/div_clk_reg/D
                            (rising edge-triggered cell FDPE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (PCLK rise@20.000ns - TIMCLK rise@40.000ns)
  Data Path Delay:        0.874ns  (logic 0.101ns (11.556%)  route 0.773ns (88.444%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)    40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         net (fo=1, routed)           0.329    40.329    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    40.356 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
                         net (fo=95, routed)          0.432    40.788    RCC_instance/TIMCLK_Divider/OUT_CLK_BUFGCE
    SLICE_X48Y271        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.074    40.862 r  RCC_instance/TIMCLK_Divider/div_clk_i_1/O
                         net (fo=1, routed)           0.012    40.874    RCC_instance/TIMCLK_Divider/div_clk_i_1_n_0
    SLICE_X48Y271        FDPE                                         r  RCC_instance/TIMCLK_Divider/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDPE                                         r  RCC_instance/TIMCLK_Divider/div_clk_reg/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty            0.035    20.335    
    SLICE_X48Y271        FDPE (Hold_HFF2_SLICEL_C_D)
                                                      0.056    20.391    RCC_instance/TIMCLK_Divider/div_clk_reg
  -------------------------------------------------------------------
                         required time                        -20.391    
                         arrival time                          40.874    
  -------------------------------------------------------------------
                         slack                                 20.483    





---------------------------------------------------------------------------------------------------
From Clock:  WDOGCLK
  To Clock:  PCLK

Setup :            0  Failing Endpoints,  Worst Slack       38.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       20.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.154ns  (required time - arrival time)
  Source:                 RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                            (clock source 'WDOGCLK'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/div_clk_reg/D
                            (rising edge-triggered cell FDPE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PCLK rise@60.000ns - WDOGCLK fall@20.000ns)
  Data Path Delay:        2.169ns  (logic 0.270ns (12.448%)  route 1.899ns (87.552%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 40.300 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK fall edge)   20.000    20.000 f  
                         ideal clock network latency
                                                      0.000    20.000    
    SLICE_X48Y270        FDPE                         0.000    20.000 f  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         net (fo=1, routed)           0.769    20.769    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    20.852 f  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
                         net (fo=44, routed)          1.104    21.956    RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFGCE
    SLICE_X48Y270        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187    22.143 r  RCC_instance/WDOGCLK_Divider/div_clk_i_1/O
                         net (fo=1, routed)           0.026    22.169    RCC_instance/WDOGCLK_Divider/div_clk_i_1_n_0
    SLICE_X48Y270        FDPE                                         r  RCC_instance/WDOGCLK_Divider/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      60.000    60.000 r  
    SLICE_X48Y268        FDPE                         0.000    60.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    60.300    
                         net (fo=1, routed)           0.000    60.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    60.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    60.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X48Y270        FDPE                                         r  RCC_instance/WDOGCLK_Divider/div_clk_reg/C
                         clock pessimism              0.000    60.300    
                         clock uncertainty           -0.035    60.265    
    SLICE_X48Y270        FDPE (Setup_BFF_SLICEL_C_D)
                                                      0.058    60.323    RCC_instance/WDOGCLK_Divider/div_clk_reg
  -------------------------------------------------------------------
                         required time                         60.323    
                         arrival time                         -22.169    
  -------------------------------------------------------------------
                         slack                                 38.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.471ns  (arrival time - required time)
  Source:                 RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                            (clock source 'WDOGCLK'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/div_clk_reg/D
                            (rising edge-triggered cell FDPE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.000ns  (PCLK rise@20.000ns - WDOGCLK rise@40.000ns)
  Data Path Delay:        0.862ns  (logic 0.098ns (11.369%)  route 0.764ns (88.631%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)   40.000    40.000 r  
                         ideal clock network latency
                                                      0.000    40.000    
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         net (fo=1, routed)           0.307    40.307    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    40.334 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
                         net (fo=44, routed)          0.442    40.776    RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFGCE
    SLICE_X48Y270        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.071    40.847 r  RCC_instance/WDOGCLK_Divider/div_clk_i_1/O
                         net (fo=1, routed)           0.015    40.862    RCC_instance/WDOGCLK_Divider/div_clk_i_1_n_0
    SLICE_X48Y270        FDPE                                         r  RCC_instance/WDOGCLK_Divider/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X48Y270        FDPE                                         r  RCC_instance/WDOGCLK_Divider/div_clk_reg/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty            0.035    20.335    
    SLICE_X48Y270        FDPE (Hold_BFF_SLICEL_C_D)
                                                      0.056    20.391    RCC_instance/WDOGCLK_Divider/div_clk_reg
  -------------------------------------------------------------------
                         required time                        -20.391    
                         arrival time                          40.862    
  -------------------------------------------------------------------
                         slack                                 20.471    





---------------------------------------------------------------------------------------------------
From Clock:  PCLK
  To Clock:  PCLKG

Setup :            0  Failing Endpoints,  Worst Slack       15.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.084ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.330ns (26.923%)  route 3.610ns (73.077%))
  Logic Levels:           7  (LUT2=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y252        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/Q
                         net (fo=7, routed)           0.453     0.867    cmsdk_apb_subsystem_instance/APB_decoder_inst/PSEL
    SLICE_X81Y257        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     1.052 f  cmsdk_apb_subsystem_instance/APB_decoder_inst/WDOG_PSEL_INST_0/O
                         net (fo=44, routed)          1.068     2.120    cmsdk_apb_subsystem_instance/WATCHDOG/PSEL
    SLICE_X80Y265        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     2.295 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[6]_i_4/O
                         net (fo=3, routed)           0.323     2.618    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[6]_i_4_n_0
    SLICE_X80Y267        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     2.806 f  cmsdk_apb_subsystem_instance/WATCHDOG/PSLVERR_INST_0_i_4/O
                         net (fo=1, routed)           0.326     3.132    cmsdk_apb_subsystem_instance/WATCHDOG/PSLVERR_INST_0_i_4_n_0
    SLICE_X81Y268        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     3.320 f  cmsdk_apb_subsystem_instance/WATCHDOG/PSLVERR_INST_0/O
                         net (fo=5, routed)           0.219     3.539    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PSLVERR
    SLICE_X80Y268        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.116     3.655 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.915     4.570    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[31]_INST_0_i_1_n_0
    SLICE_X81Y273        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172     4.742 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[18]_INST_0/O
                         net (fo=1, routed)           0.283     5.025    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[18]
    SLICE_X82Y272        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     5.217 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[18]_i_1/O
                         net (fo=1, routed)           0.023     5.240    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[18]
    SLICE_X82Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X82Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[18]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y272        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[18]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -5.240    
  -------------------------------------------------------------------
                         slack                                 15.084    

Slack (MET) :             15.197ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 1.329ns (27.527%)  route 3.499ns (72.473%))
  Logic Levels:           7  (LUT2=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y252        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/Q
                         net (fo=7, routed)           0.453     0.867    cmsdk_apb_subsystem_instance/APB_decoder_inst/PSEL
    SLICE_X81Y257        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     1.052 f  cmsdk_apb_subsystem_instance/APB_decoder_inst/WDOG_PSEL_INST_0/O
                         net (fo=44, routed)          1.068     2.120    cmsdk_apb_subsystem_instance/WATCHDOG/PSEL
    SLICE_X80Y265        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     2.295 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[6]_i_4/O
                         net (fo=3, routed)           0.323     2.618    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[6]_i_4_n_0
    SLICE_X80Y267        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     2.806 f  cmsdk_apb_subsystem_instance/WATCHDOG/PSLVERR_INST_0_i_4/O
                         net (fo=1, routed)           0.326     3.132    cmsdk_apb_subsystem_instance/WATCHDOG/PSLVERR_INST_0_i_4_n_0
    SLICE_X81Y268        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     3.320 f  cmsdk_apb_subsystem_instance/WATCHDOG/PSLVERR_INST_0/O
                         net (fo=5, routed)           0.219     3.539    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PSLVERR
    SLICE_X80Y268        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.116     3.655 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.848     4.503    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[31]_INST_0_i_1_n_0
    SLICE_X81Y274        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172     4.675 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[16]_INST_0/O
                         net (fo=1, routed)           0.235     4.910    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[16]
    SLICE_X82Y272        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     5.101 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[16]_i_1/O
                         net (fo=1, routed)           0.027     5.128    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[16]
    SLICE_X82Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X82Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[16]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y272        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[16]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                 15.197    

Slack (MET) :             15.343ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 0.933ns (20.398%)  route 3.641ns (79.602%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y252        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/Q
                         net (fo=7, routed)           0.453     0.867    cmsdk_apb_subsystem_instance/APB_decoder_inst/PSEL
    SLICE_X81Y257        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.206     1.073 f  cmsdk_apb_subsystem_instance/APB_decoder_inst/DUAL_TIMER_PSEL_INST_0/O
                         net (fo=48, routed)          1.292     2.365    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSEL
    SLICE_X86Y274        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     2.480 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9/O
                         net (fo=3, routed)           0.239     2.719    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9_n_0
    SLICE_X87Y274        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.193     2.912 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1/O
                         net (fo=1, routed)           0.240     3.152    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1_n_0
    SLICE_X87Y274        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.272 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0/O
                         net (fo=3, routed)           0.385     3.657    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PSLVERR
    SLICE_X84Y276        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.185     3.842 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val[31]_i_1/O
                         net (fo=32, routed)          1.032     4.874    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val0
    SLICE_X83Y284        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X83Y284        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[27]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y284        FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048    20.217    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[27]
  -------------------------------------------------------------------
                         required time                         20.217    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                 15.343    

Slack (MET) :             15.343ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 0.933ns (20.398%)  route 3.641ns (79.602%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y252        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/Q
                         net (fo=7, routed)           0.453     0.867    cmsdk_apb_subsystem_instance/APB_decoder_inst/PSEL
    SLICE_X81Y257        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.206     1.073 f  cmsdk_apb_subsystem_instance/APB_decoder_inst/DUAL_TIMER_PSEL_INST_0/O
                         net (fo=48, routed)          1.292     2.365    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSEL
    SLICE_X86Y274        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     2.480 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9/O
                         net (fo=3, routed)           0.239     2.719    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9_n_0
    SLICE_X87Y274        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.193     2.912 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1/O
                         net (fo=1, routed)           0.240     3.152    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1_n_0
    SLICE_X87Y274        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.272 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0/O
                         net (fo=3, routed)           0.385     3.657    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PSLVERR
    SLICE_X84Y276        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.185     3.842 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val[31]_i_1/O
                         net (fo=32, routed)          1.032     4.874    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val0
    SLICE_X83Y284        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X83Y284        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[28]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y284        FDCE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.048    20.217    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[28]
  -------------------------------------------------------------------
                         required time                         20.217    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                 15.343    

Slack (MET) :             15.355ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.331ns (28.507%)  route 3.338ns (71.493%))
  Logic Levels:           7  (LUT2=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y252        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/Q
                         net (fo=7, routed)           0.453     0.867    cmsdk_apb_subsystem_instance/APB_decoder_inst/PSEL
    SLICE_X81Y257        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     1.052 f  cmsdk_apb_subsystem_instance/APB_decoder_inst/WDOG_PSEL_INST_0/O
                         net (fo=44, routed)          1.068     2.120    cmsdk_apb_subsystem_instance/WATCHDOG/PSEL
    SLICE_X80Y265        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     2.295 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[6]_i_4/O
                         net (fo=3, routed)           0.323     2.618    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[6]_i_4_n_0
    SLICE_X80Y267        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     2.806 f  cmsdk_apb_subsystem_instance/WATCHDOG/PSLVERR_INST_0_i_4/O
                         net (fo=1, routed)           0.326     3.132    cmsdk_apb_subsystem_instance/WATCHDOG/PSLVERR_INST_0_i_4_n_0
    SLICE_X81Y268        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     3.320 f  cmsdk_apb_subsystem_instance/WATCHDOG/PSLVERR_INST_0/O
                         net (fo=5, routed)           0.219     3.539    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PSLVERR
    SLICE_X80Y268        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.116     3.655 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.455     4.110    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[31]_INST_0_i_1_n_0
    SLICE_X80Y272        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     4.298 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[29]_INST_0/O
                         net (fo=1, routed)           0.467     4.765    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[29]
    SLICE_X82Y272        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     4.942 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[29]_i_1/O
                         net (fo=1, routed)           0.027     4.969    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[29]
    SLICE_X82Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X82Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[29]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y272        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[29]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                 15.355    

Slack (MET) :             15.384ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 0.933ns (20.591%)  route 3.598ns (79.409%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y252        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/Q
                         net (fo=7, routed)           0.453     0.867    cmsdk_apb_subsystem_instance/APB_decoder_inst/PSEL
    SLICE_X81Y257        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.206     1.073 f  cmsdk_apb_subsystem_instance/APB_decoder_inst/DUAL_TIMER_PSEL_INST_0/O
                         net (fo=48, routed)          1.292     2.365    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSEL
    SLICE_X86Y274        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     2.480 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9/O
                         net (fo=3, routed)           0.239     2.719    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9_n_0
    SLICE_X87Y274        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.193     2.912 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1/O
                         net (fo=1, routed)           0.240     3.152    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1_n_0
    SLICE_X87Y274        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.272 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0/O
                         net (fo=3, routed)           0.385     3.657    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PSLVERR
    SLICE_X84Y276        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.185     3.842 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val[31]_i_1/O
                         net (fo=32, routed)          0.989     4.831    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val0
    SLICE_X83Y283        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X83Y283        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[24]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y283        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.050    20.215    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[24]
  -------------------------------------------------------------------
                         required time                         20.215    
                         arrival time                          -4.831    
  -------------------------------------------------------------------
                         slack                                 15.384    

Slack (MET) :             15.389ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 0.933ns (20.601%)  route 3.596ns (79.399%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y252        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/Q
                         net (fo=7, routed)           0.453     0.867    cmsdk_apb_subsystem_instance/APB_decoder_inst/PSEL
    SLICE_X81Y257        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.206     1.073 f  cmsdk_apb_subsystem_instance/APB_decoder_inst/DUAL_TIMER_PSEL_INST_0/O
                         net (fo=48, routed)          1.292     2.365    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSEL
    SLICE_X86Y274        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     2.480 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9/O
                         net (fo=3, routed)           0.239     2.719    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9_n_0
    SLICE_X87Y274        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.193     2.912 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1/O
                         net (fo=1, routed)           0.240     3.152    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1_n_0
    SLICE_X87Y274        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.272 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0/O
                         net (fo=3, routed)           0.385     3.657    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PSLVERR
    SLICE_X84Y276        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.185     3.842 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val[31]_i_1/O
                         net (fo=32, routed)          0.987     4.829    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val0
    SLICE_X83Y283        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X83Y283        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[20]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y283        FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047    20.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[20]
  -------------------------------------------------------------------
                         required time                         20.218    
                         arrival time                          -4.829    
  -------------------------------------------------------------------
                         slack                                 15.389    

Slack (MET) :             15.389ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 1.274ns (27.481%)  route 3.362ns (72.519%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y252        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/Q
                         net (fo=7, routed)           0.453     0.867    cmsdk_apb_subsystem_instance/APB_decoder_inst/PSEL
    SLICE_X81Y257        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     1.052 f  cmsdk_apb_subsystem_instance/APB_decoder_inst/WDOG_PSEL_INST_0/O
                         net (fo=44, routed)          1.068     2.120    cmsdk_apb_subsystem_instance/WATCHDOG/PSEL
    SLICE_X80Y265        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     2.295 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[6]_i_4/O
                         net (fo=3, routed)           0.323     2.618    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[6]_i_4_n_0
    SLICE_X80Y267        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     2.806 f  cmsdk_apb_subsystem_instance/WATCHDOG/PSLVERR_INST_0_i_4/O
                         net (fo=1, routed)           0.326     3.132    cmsdk_apb_subsystem_instance/WATCHDOG/PSLVERR_INST_0_i_4_n_0
    SLICE_X81Y268        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     3.320 f  cmsdk_apb_subsystem_instance/WATCHDOG/PSLVERR_INST_0/O
                         net (fo=5, routed)           0.219     3.539    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PSLVERR
    SLICE_X80Y268        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.116     3.655 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[31]_INST_0_i_1/O
                         net (fo=30, routed)          0.617     4.272    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[31]_INST_0_i_1_n_0
    SLICE_X82Y271        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.120     4.392 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[4]_INST_0/O
                         net (fo=1, routed)           0.329     4.721    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[4]
    SLICE_X81Y269        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     4.909 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[4]_i_1/O
                         net (fo=1, routed)           0.027     4.936    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[4]
    SLICE_X81Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X81Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[4]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X81Y269        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[4]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                 15.389    

Slack (MET) :             15.421ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.933ns (20.752%)  route 3.563ns (79.248%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y252        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/Q
                         net (fo=7, routed)           0.453     0.867    cmsdk_apb_subsystem_instance/APB_decoder_inst/PSEL
    SLICE_X81Y257        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.206     1.073 f  cmsdk_apb_subsystem_instance/APB_decoder_inst/DUAL_TIMER_PSEL_INST_0/O
                         net (fo=48, routed)          1.292     2.365    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSEL
    SLICE_X86Y274        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     2.480 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9/O
                         net (fo=3, routed)           0.239     2.719    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9_n_0
    SLICE_X87Y274        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.193     2.912 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1/O
                         net (fo=1, routed)           0.240     3.152    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1_n_0
    SLICE_X87Y274        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.272 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0/O
                         net (fo=3, routed)           0.385     3.657    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PSLVERR
    SLICE_X84Y276        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.185     3.842 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val[31]_i_1/O
                         net (fo=32, routed)          0.954     4.796    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val0
    SLICE_X85Y284        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X85Y284        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[25]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X85Y284        FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048    20.217    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[25]
  -------------------------------------------------------------------
                         required time                         20.217    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                 15.421    

Slack (MET) :             15.421ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.933ns (20.752%)  route 3.563ns (79.248%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X83Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y252        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PSEL_reg/Q
                         net (fo=7, routed)           0.453     0.867    cmsdk_apb_subsystem_instance/APB_decoder_inst/PSEL
    SLICE_X81Y257        LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.206     1.073 f  cmsdk_apb_subsystem_instance/APB_decoder_inst/DUAL_TIMER_PSEL_INST_0/O
                         net (fo=48, routed)          1.292     2.365    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSEL
    SLICE_X86Y274        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     2.480 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9/O
                         net (fo=3, routed)           0.239     2.719    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_9_n_0
    SLICE_X87Y274        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.193     2.912 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1/O
                         net (fo=1, routed)           0.240     3.152    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0_i_1_n_0
    SLICE_X87Y274        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     3.272 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PSLVERR_INST_0/O
                         net (fo=3, routed)           0.385     3.657    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PSLVERR
    SLICE_X84Y276        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.185     3.842 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val[31]_i_1/O
                         net (fo=32, routed)          0.954     4.796    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val0
    SLICE_X85Y284        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X85Y284        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[31]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X85Y284        FDCE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.048    20.217    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[31]
  -------------------------------------------------------------------
                         required time                         20.217    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                 15.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART1/read_mux_byte0_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.079ns (39.899%)  route 0.119ns (60.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y258        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y258        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.349 f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[4]/Q
                         net (fo=255, routed)         0.104     0.453    cmsdk_apb_subsystem_instance/UART1/PADDR[4]
    SLICE_X81Y260        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.030     0.483 r  cmsdk_apb_subsystem_instance/UART1/read_mux_byte0_inferred_i_7/O
                         net (fo=1, routed)           0.015     0.498    cmsdk_apb_subsystem_instance/UART1/read_mux_byte0[1]
    SLICE_X81Y260        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/read_mux_byte0_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLKG
    SLICE_X81Y260        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/read_mux_byte0_reg_reg[1]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y260        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART1/read_mux_byte0_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART1/read_mux_byte0_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.065ns (30.952%)  route 0.145ns (69.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X82Y257        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y257        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[2]/Q
                         net (fo=307, routed)         0.133     0.482    cmsdk_apb_subsystem_instance/UART1/PADDR[2]
    SLICE_X82Y261        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.016     0.498 r  cmsdk_apb_subsystem_instance/UART1/read_mux_byte0_inferred_i_4/O
                         net (fo=1, routed)           0.012     0.510    cmsdk_apb_subsystem_instance/UART1/read_mux_byte0[4]
    SLICE_X82Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/read_mux_byte0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLKG
    SLICE_X82Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/read_mux_byte0_reg_reg[4]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y261        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART1/read_mux_byte0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART1/reg_baud_div_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y253        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y253        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[0]/Q
                         net (fo=29, routed)          0.170     0.519    cmsdk_apb_subsystem_instance/UART1/PWDATA[0]
    SLICE_X81Y260        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLKG
    SLICE_X81Y260        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_div_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y260        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART1/reg_baud_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_rx_buf_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.112ns (46.667%)  route 0.128ns (53.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLK
    SLICE_X84Y260        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_rx_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y260        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/UART0/reg_rx_buf_reg[6]/Q
                         net (fo=1, routed)           0.112     0.460    cmsdk_apb_subsystem_instance/UART0/reg_rx_buf[6]
    SLICE_X84Y263        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.064     0.524 r  cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_inferred_i_2/O
                         net (fo=1, routed)           0.016     0.540    cmsdk_apb_subsystem_instance/UART0/read_mux_byte0[6]
    SLICE_X84Y263        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLKG
    SLICE_X84Y263        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[6]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y263        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART1/reg_baud_div_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.049ns (20.332%)  route 0.192ns (79.668%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y252        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y252        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[5]/Q
                         net (fo=20, routed)          0.192     0.541    cmsdk_apb_subsystem_instance/UART1/PWDATA[5]
    SLICE_X81Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLKG
    SLICE_X81Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_baud_div_reg[5]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y261        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART1/reg_baud_div_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_rx_buf_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.119ns (48.178%)  route 0.128ns (51.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLK
    SLICE_X84Y260        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_rx_buf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y260        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/UART0/reg_rx_buf_reg[7]/Q
                         net (fo=1, routed)           0.112     0.461    cmsdk_apb_subsystem_instance/UART0/reg_rx_buf[7]
    SLICE_X84Y263        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     0.531 r  cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_inferred_i_1/O
                         net (fo=1, routed)           0.016     0.547    cmsdk_apb_subsystem_instance/UART0/read_mux_byte0[7]
    SLICE_X84Y263        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLKG
    SLICE_X84Y263        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[7]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y263        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.049ns (19.368%)  route 0.204ns (80.632%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y253        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y253        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[0]/Q
                         net (fo=29, routed)          0.204     0.553    cmsdk_apb_subsystem_instance/UART1/PWDATA[0]
    SLICE_X81Y260        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLKG
    SLICE_X81Y260        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y260        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART1/reg_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART1/reg_tx_buf_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.352%)  route 0.218ns (81.648%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X81Y253        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y253        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PWDATA_reg[7]/Q
                         net (fo=18, routed)          0.218     0.567    cmsdk_apb_subsystem_instance/UART1/PWDATA[7]
    SLICE_X80Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_tx_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLKG
    SLICE_X80Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/reg_tx_buf_reg[7]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y259        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART1/reg_tx_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART1/read_mux_byte0_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.119ns (44.569%)  route 0.148ns (55.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/PCLK
    SLICE_X82Y257        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y257        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/PADDR_reg[2]/Q
                         net (fo=307, routed)         0.134     0.483    cmsdk_apb_subsystem_instance/UART1/PADDR[2]
    SLICE_X82Y261        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.070     0.553 r  cmsdk_apb_subsystem_instance/UART1/read_mux_byte0_inferred_i_3/O
                         net (fo=1, routed)           0.014     0.567    cmsdk_apb_subsystem_instance/UART1/read_mux_byte0[5]
    SLICE_X82Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/read_mux_byte0_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART1/PCLKG
    SLICE_X82Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART1/read_mux_byte0_reg_reg[5]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y261        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART1/read_mux_byte0_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/UART0/reg_rx_buf_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.123ns (45.896%)  route 0.145ns (54.104%))
  Logic Levels:           2  (LUT6=2)
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLK
    SLICE_X84Y261        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/reg_rx_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y261        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/UART0/reg_rx_buf_reg[4]/Q
                         net (fo=1, routed)           0.034     0.382    cmsdk_apb_subsystem_instance/UART0/reg_rx_buf[4]
    SLICE_X84Y261        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.045     0.427 f  cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_inferred_i_16/O
                         net (fo=1, routed)           0.096     0.523    cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_inferred_i_16_n_0
    SLICE_X84Y263        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.030     0.553 r  cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_inferred_i_4/O
                         net (fo=1, routed)           0.015     0.568    cmsdk_apb_subsystem_instance/UART0/read_mux_byte0[4]
    SLICE_X84Y263        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/UART0/PCLKG
    SLICE_X84Y263        FDCE                                         r  cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[4]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y263        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/UART0/read_mux_byte0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  TIMCLK
  To Clock:  PCLKG

Setup :            0  Failing Endpoints,  Worst Slack       17.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.668ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.655ns (27.801%)  route 1.701ns (72.199%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X82Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y282        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t_reg/Q
                         net (fo=62, routed)          0.436     0.850    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t
    SLICE_X85Y280        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.149     0.999 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[7]_INST_0_i_3/O
                         net (fo=21, routed)          0.660     1.659    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[7]_INST_0_i_3_n_0
    SLICE_X82Y278        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.177     1.836 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[2]_INST_0/O
                         net (fo=1, routed)           0.384     2.220    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data1[2]
    SLICE_X84Y275        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     2.392 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[2]_i_2/O
                         net (fo=1, routed)           0.194     2.586    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[2]_i_2_n_0
    SLICE_X83Y275        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.043     2.629 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[2]_i_1/O
                         net (fo=1, routed)           0.027     2.656    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[2]_i_1_n_0
    SLICE_X83Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X83Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[2]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y275        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[2]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                 17.668    

Slack (MET) :             17.715ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.755ns (32.698%)  route 1.554ns (67.302%))
  Logic Levels:           4  (LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X86Y283        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y283        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg_reg[1]/Q
                         net (fo=12, routed)          0.674     1.088    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg_reg_n_0_[1]
    SLICE_X88Y274        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     1.220 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/frc_int_INST_0_i_1/O
                         net (fo=5, routed)           0.285     1.505    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_t
    SLICE_X86Y275        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     1.694 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.224     1.918    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[0]_INST_0_i_2_n_0
    SLICE_X88Y275        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.188     2.106 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[0]_INST_0/O
                         net (fo=1, routed)           0.344     2.450    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data2[0]
    SLICE_X86Y275        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     2.582 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[0]_i_1/O
                         net (fo=1, routed)           0.027     2.609    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[0]_i_1_n_0
    SLICE_X86Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X86Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[0]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X86Y275        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[0]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -2.609    
  -------------------------------------------------------------------
                         slack                                 17.715    

Slack (MET) :             17.848ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.715ns (32.858%)  route 1.461ns (67.142%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X87Y284        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y284        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t_reg/Q
                         net (fo=62, routed)          0.656     1.073    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t
    SLICE_X88Y276        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     1.188 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[7]_INST_0_i_3/O
                         net (fo=21, routed)          0.390     1.578    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[7]_INST_0_i_3_n_0
    SLICE_X87Y276        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     1.769 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[3]_INST_0/O
                         net (fo=1, routed)           0.261     2.030    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data2[3]
    SLICE_X83Y275        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.177     2.207 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[3]_i_3/O
                         net (fo=1, routed)           0.124     2.331    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[3]_i_3_n_0
    SLICE_X83Y275        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115     2.446 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[3]_i_1/O
                         net (fo=1, routed)           0.030     2.476    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[3]_i_1_n_0
    SLICE_X83Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X83Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[3]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y275        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[3]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -2.476    
  -------------------------------------------------------------------
                         slack                                 17.848    

Slack (MET) :             17.918ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.494ns (23.457%)  route 1.612ns (76.543%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X82Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y282        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t_reg/Q
                         net (fo=62, routed)          0.436     0.850    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t
    SLICE_X85Y280        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.149     0.999 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[7]_INST_0_i_3/O
                         net (fo=21, routed)          0.813     1.812    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[7]_INST_0_i_3_n_0
    SLICE_X82Y278        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     1.852 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[5]_INST_0/O
                         net (fo=1, routed)           0.210     2.062    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data1[5]
    SLICE_X82Y275        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.073     2.135 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[5]_i_4/O
                         net (fo=1, routed)           0.126     2.261    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[5]_i_4_n_0
    SLICE_X82Y275        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.118     2.379 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[5]_i_1/O
                         net (fo=1, routed)           0.027     2.406    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[5]_i_1_n_0
    SLICE_X82Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X82Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[5]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y275        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[5]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                 17.918    

Slack (MET) :             18.033ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.722ns (36.209%)  route 1.272ns (63.791%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X87Y284        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y284        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t_reg/Q
                         net (fo=62, routed)          0.723     1.140    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t
    SLICE_X86Y276        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     1.312 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.156     1.468    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[4]_INST_0_i_1_n_0
    SLICE_X85Y276        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.193     1.661 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[4]_INST_0/O
                         net (fo=1, routed)           0.219     1.880    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data2[4]
    SLICE_X83Y275        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.075     1.955 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[4]_i_2/O
                         net (fo=1, routed)           0.129     2.084    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[4]_i_2_n_0
    SLICE_X83Y275        LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.165     2.249 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[4]_i_1/O
                         net (fo=1, routed)           0.045     2.294    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[4]_i_1_n_0
    SLICE_X83Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X83Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[4]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y275        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.062    20.327    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[4]
  -------------------------------------------------------------------
                         required time                         20.327    
                         arrival time                          -2.294    
  -------------------------------------------------------------------
                         slack                                 18.033    

Slack (MET) :             18.143ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.629ns (33.440%)  route 1.252ns (66.560%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X82Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y282        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t_reg/Q
                         net (fo=62, routed)          0.436     0.850    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t
    SLICE_X85Y280        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.149     0.999 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[7]_INST_0_i_3/O
                         net (fo=21, routed)          0.451     1.450    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[7]_INST_0_i_3_n_0
    SLICE_X82Y280        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.191     1.641 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.338     1.979    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data1[7]
    SLICE_X84Y276        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     2.154 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[7]_i_1/O
                         net (fo=1, routed)           0.027     2.181    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[7]_i_1_n_0
    SLICE_X84Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X84Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[7]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X84Y276        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[7]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -2.181    
  -------------------------------------------------------------------
                         slack                                 18.143    

Slack (MET) :             18.168ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.628ns (33.818%)  route 1.229ns (66.182%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X87Y284        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y284        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t_reg/Q
                         net (fo=62, routed)          0.628     1.045    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t
    SLICE_X88Y285        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.132     1.177 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.207     1.384    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[22]_INST_0_i_1_n_0
    SLICE_X88Y285        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     1.572 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[22]_INST_0/O
                         net (fo=1, routed)           0.367     1.939    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data2[22]
    SLICE_X85Y282        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     2.130 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[22]_i_1/O
                         net (fo=1, routed)           0.027     2.157    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[22]_i_1_n_0
    SLICE_X85Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X85Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[22]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X85Y282        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[22]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                          -2.157    
  -------------------------------------------------------------------
                         slack                                 18.168    

Slack (MET) :             18.197ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.597ns (32.677%)  route 1.230ns (67.323%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X87Y284        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y284        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t_reg/Q
                         net (fo=62, routed)          0.656     1.073    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t
    SLICE_X88Y276        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.115     1.188 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[7]_INST_0_i_3/O
                         net (fo=21, routed)          0.304     1.492    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[7]_INST_0_i_3_n_0
    SLICE_X87Y275        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.177     1.669 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.243     1.912    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data2[1]
    SLICE_X84Y275        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.188     2.100 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[1]_i_1/O
                         net (fo=1, routed)           0.027     2.127    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[1]_i_1_n_0
    SLICE_X84Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X84Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[1]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X84Y275        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[1]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -2.127    
  -------------------------------------------------------------------
                         slack                                 18.197    

Slack (MET) :             18.278ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.542ns (31.042%)  route 1.204ns (68.958%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X87Y284        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y284        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t_reg/Q
                         net (fo=62, routed)          0.772     1.189    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_req_tog_t
    SLICE_X85Y277        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     1.305 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.332     1.637    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[12]_INST_0_i_1_n_0
    SLICE_X85Y277        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.177     1.814 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[12]_INST_0/O
                         net (fo=1, routed)           0.070     1.884    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data2[12]
    SLICE_X85Y277        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.132     2.016 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[12]_i_1/O
                         net (fo=1, routed)           0.030     2.046    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[12]_i_1_n_0
    SLICE_X85Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X85Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[12]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X85Y277        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[12]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -2.046    
  -------------------------------------------------------------------
                         slack                                 18.278    

Slack (MET) :             18.369ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.591ns (35.710%)  route 1.064ns (64.290%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X82Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y282        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.414 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t_reg/Q
                         net (fo=62, routed)          0.401     0.815    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t
    SLICE_X84Y285        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.116     0.931 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[31]_INST_0_i_2/O
                         net (fo=1, routed)           0.282     1.213    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[31]_INST_0_i_2_n_0
    SLICE_X84Y285        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.185     1.398 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[31]_INST_0/O
                         net (fo=1, routed)           0.351     1.749    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data1[31]
    SLICE_X85Y284        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.176     1.925 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[31]_i_1/O
                         net (fo=1, routed)           0.030     1.955    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[31]_i_1_n_0
    SLICE_X85Y284        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X85Y284        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[31]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X85Y284        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[31]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -1.955    
  -------------------------------------------------------------------
                         slack                                 18.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.094ns (41.964%)  route 0.130ns (58.036%))
  Logic Levels:           2  (LUT6=2)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X84Y277        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y277        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[1]/Q
                         net (fo=8, routed)           0.043     0.392    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[1]
    SLICE_X84Y277        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.030     0.422 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[1]_INST_0/O
                         net (fo=1, routed)           0.071     0.493    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data1[1]
    SLICE_X84Y275        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     0.508 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[1]_i_1/O
                         net (fo=1, routed)           0.016     0.524    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[1]_i_1_n_0
    SLICE_X84Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X84Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[1]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y275        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[29]/C
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.162ns (58.065%)  route 0.117ns (41.935%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X84Y281        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[29]/Q
                         net (fo=4, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[29]
    SLICE_X84Y281        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.030     0.414 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.033     0.447    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[29]_INST_0_i_1_n_0
    SLICE_X84Y281        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.030     0.477 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[29]_INST_0/O
                         net (fo=1, routed)           0.035     0.512    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data1[29]
    SLICE_X84Y281        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.053     0.565 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[29]_i_1/O
                         net (fo=1, routed)           0.014     0.579    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[29]_i_1_n_0
    SLICE_X84Y281        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X84Y281        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[29]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y281        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[22]/C
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.149ns (45.846%)  route 0.176ns (54.154%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X85Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y282        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[22]/Q
                         net (fo=4, routed)           0.037     0.386    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[22]
    SLICE_X85Y282        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031     0.417 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.058     0.475    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[22]_INST_0_i_1_n_0
    SLICE_X85Y282        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.015     0.490 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[22]_INST_0/O
                         net (fo=1, routed)           0.065     0.555    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data1[22]
    SLICE_X85Y282        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.054     0.609 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[22]_i_1/O
                         net (fo=1, routed)           0.016     0.625    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[22]_i_1_n_0
    SLICE_X85Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X85Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[22]/C
                         clock pessimism              0.000     0.300    
    SLICE_X85Y282        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.169ns (51.524%)  route 0.159ns (48.476%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X84Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y282        FDPE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[19]/Q
                         net (fo=4, routed)           0.070     0.418    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[19]
    SLICE_X83Y282        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.015     0.433 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[19]_INST_0_i_1/O
                         net (fo=1, routed)           0.035     0.468    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[19]_INST_0_i_1_n_0
    SLICE_X83Y282        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.052     0.520 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[19]_INST_0/O
                         net (fo=1, routed)           0.038     0.558    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data1[19]
    SLICE_X83Y282        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.054     0.612 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[19]_i_1/O
                         net (fo=1, routed)           0.016     0.628    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[19]_i_1_n_0
    SLICE_X83Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X83Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[19]/C
                         clock pessimism              0.000     0.300    
    SLICE_X83Y282        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.149ns (44.745%)  route 0.184ns (55.255%))
  Logic Levels:           2  (LUT6=2)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y276        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y276        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[7]/Q
                         net (fo=7, routed)           0.038     0.386    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[7]
    SLICE_X88Y276        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.030     0.416 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[7]_INST_0/O
                         net (fo=1, routed)           0.130     0.546    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data2[7]
    SLICE_X84Y276        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.071     0.617 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[7]_i_1/O
                         net (fo=1, routed)           0.016     0.633    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[7]_i_1_n_0
    SLICE_X84Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X84Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[7]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y276        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[23]/C
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.154ns (45.029%)  route 0.188ns (54.971%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X86Y284        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y284        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[23]/Q
                         net (fo=4, routed)           0.070     0.419    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[23]
    SLICE_X86Y283        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.030     0.449 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.033     0.482    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[23]_INST_0_i_1_n_0
    SLICE_X86Y283        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.030     0.512 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/data_out[23]_INST_0/O
                         net (fo=1, routed)           0.071     0.583    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data2[23]
    SLICE_X86Y281        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.045     0.628 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[23]_i_1/O
                         net (fo=1, routed)           0.014     0.642    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[23]_i_1_n_0
    SLICE_X86Y281        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X86Y281        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[23]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y281        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.642    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_tog_t_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_tog_p_reg/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.938%)  route 0.193ns (54.062%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_tog_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y274        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_tog_t_reg/Q
                         net (fo=2, routed)           0.100     0.448    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_tog_t
    SLICE_X88Y274        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.063     0.511 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/frc_int_INST_0_i_1/O
                         net (fo=5, routed)           0.077     0.588    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_t
    SLICE_X88Y275        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.053     0.641 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_tog_p_i_1/O
                         net (fo=1, routed)           0.016     0.657    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_tog_p_i_1_n_0
    SLICE_X88Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_tog_p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PCLK
    SLICE_X88Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_tog_p_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X88Y275        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_tog_p_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.429%)  route 0.197ns (54.571%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X83Y283        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y283        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[17]/Q
                         net (fo=4, routed)           0.085     0.434    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[17]
    SLICE_X85Y283        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.046     0.480 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.058     0.538    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[17]_INST_0_i_1_n_0
    SLICE_X85Y283        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.015     0.553 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[17]_INST_0/O
                         net (fo=1, routed)           0.038     0.591    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data1[17]
    SLICE_X85Y283        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.054     0.645 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[17]_i_1/O
                         net (fo=1, routed)           0.016     0.661    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[17]_i_1_n_0
    SLICE_X85Y283        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X85Y283        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[17]/C
                         clock pessimism              0.000     0.300    
    SLICE_X85Y283        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t_reg/C
                            (rising edge-triggered cell FDCE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.112ns (30.108%)  route 0.260ns (69.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X82Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y282        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t_reg/Q
                         net (fo=62, routed)          0.247     0.596    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_t
    SLICE_X84Y276        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.063     0.659 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_i_1/O
                         net (fo=1, routed)           0.013     0.672    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_i_1_n_0
    SLICE_X84Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X84Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y276        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_req_tog_p_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[26]/C
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - TIMCLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.153ns (40.263%)  route 0.227ns (59.737%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X84Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y282        FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[26]/Q
                         net (fo=4, routed)           0.036     0.384    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[26]
    SLICE_X84Y282        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.030     0.414 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.107     0.521    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[26]_INST_0_i_1_n_0
    SLICE_X84Y282        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.030     0.551 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/data_out[26]_INST_0/O
                         net (fo=1, routed)           0.068     0.619    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/frc_data1[26]
    SLICE_X84Y281        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.045     0.664 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[26]_i_1/O
                         net (fo=1, routed)           0.016     0.680    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata[26]_i_1_n_0
    SLICE_X84Y281        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X84Y281        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[26]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y281        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
From Clock:  WDOGCLK
  To Clock:  PCLKG

Setup :            0  Failing Endpoints,  Worst Slack       18.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.145ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.707ns (37.626%)  route 1.172ns (62.374%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y270        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/Q
                         net (fo=36, routed)          0.247     0.664    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w
    SLICE_X81Y270        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.131     0.795 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.210     1.005    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[1]_INST_0_i_3_n_0
    SLICE_X81Y270        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     1.177 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.372     1.549    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[1]_INST_0_i_1_n_0
    SLICE_X80Y267        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     1.721 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[1]_INST_0/O
                         net (fo=1, routed)           0.316     2.037    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[1]
    SLICE_X81Y266        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115     2.152 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[1]_i_1/O
                         net (fo=1, routed)           0.027     2.179    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[1]
    SLICE_X81Y266        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X81Y266        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[1]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X81Y266        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[1]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -2.179    
  -------------------------------------------------------------------
                         slack                                 18.145    

Slack (MET) :             18.213ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.364ns (20.099%)  route 1.447ns (79.901%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y270        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/Q
                         net (fo=36, routed)          0.953     1.370    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w
    SLICE_X80Y272        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.070     1.440 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[29]_INST_0/O
                         net (fo=1, routed)           0.467     1.907    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[29]
    SLICE_X82Y272        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.177     2.084 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[29]_i_1/O
                         net (fo=1, routed)           0.027     2.111    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[29]
    SLICE_X82Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X82Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[29]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y272        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[29]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -2.111    
  -------------------------------------------------------------------
                         slack                                 18.213    

Slack (MET) :             18.377ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.474ns (28.780%)  route 1.173ns (71.220%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y270        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/Q
                         net (fo=36, routed)          0.866     1.283    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w
    SLICE_X80Y271        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     1.455 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[6]_INST_0/O
                         net (fo=1, routed)           0.278     1.733    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[6]
    SLICE_X80Y266        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.185     1.918 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[6]_i_1/O
                         net (fo=1, routed)           0.029     1.947    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[6]
    SLICE_X80Y266        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X80Y266        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[6]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X80Y266        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[6]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 18.377    

Slack (MET) :             18.378ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.362ns (21.993%)  route 1.284ns (78.007%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y270        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/Q
                         net (fo=36, routed)          0.750     1.167    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w
    SLICE_X80Y271        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.174     1.341 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[7]_INST_0/O
                         net (fo=1, routed)           0.511     1.852    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[7]
    SLICE_X82Y268        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.071     1.923 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[7]_i_1/O
                         net (fo=1, routed)           0.023     1.946    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[7]
    SLICE_X82Y268        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X82Y268        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[7]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y268        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[7]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -1.946    
  -------------------------------------------------------------------
                         slack                                 18.378    

Slack (MET) :             18.408ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.570ns (35.272%)  route 1.046ns (64.728%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y273        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.414 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/Q
                         net (fo=7, routed)           0.407     0.821    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/carry_msb
    SLICE_X80Y269        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115     0.936 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.173     1.109    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[0]_INST_0_i_2_n_0
    SLICE_X80Y270        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     1.150 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.254     1.404    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[0]_INST_0_i_1_n_0
    SLICE_X80Y266        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.069     1.473 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[0]_INST_0/O
                         net (fo=1, routed)           0.064     1.537    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[0]
    SLICE_X80Y266        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.116     1.653 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[0]_i_2/O
                         net (fo=1, routed)           0.121     1.774    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[0]_i_2_n_0
    SLICE_X80Y266        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.115     1.889 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[0]_i_1/O
                         net (fo=1, routed)           0.027     1.916    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[0]
    SLICE_X80Y266        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X80Y266        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[0]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X80Y266        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[0]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                 18.408    

Slack (MET) :             18.523ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.273ns (18.176%)  route 1.229ns (81.824%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y270        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/Q
                         net (fo=36, routed)          1.058     1.475    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w
    SLICE_X80Y273        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.116     1.591 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[20]_INST_0/O
                         net (fo=1, routed)           0.144     1.735    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[20]
    SLICE_X80Y271        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     1.775 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[20]_i_1/O
                         net (fo=1, routed)           0.027     1.802    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[20]
    SLICE_X80Y271        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X80Y271        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[20]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X80Y271        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[20]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                          -1.802    
  -------------------------------------------------------------------
                         slack                                 18.523    

Slack (MET) :             18.524ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.482ns (32.112%)  route 1.019ns (67.888%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y270        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/Q
                         net (fo=36, routed)          0.663     1.080    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w
    SLICE_X82Y271        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.177     1.257 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[4]_INST_0/O
                         net (fo=1, routed)           0.329     1.586    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[4]
    SLICE_X81Y269        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     1.774 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[4]_i_1/O
                         net (fo=1, routed)           0.027     1.801    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[4]
    SLICE_X81Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X81Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[4]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X81Y269        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[4]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                          -1.801    
  -------------------------------------------------------------------
                         slack                                 18.524    

Slack (MET) :             18.664ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.425ns (31.250%)  route 0.935ns (68.750%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y270        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/Q
                         net (fo=36, routed)          0.658     1.075    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w
    SLICE_X82Y271        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.176     1.251 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[5]_INST_0/O
                         net (fo=1, routed)           0.247     1.498    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[5]
    SLICE_X82Y268        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.132     1.630 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[5]_i_1/O
                         net (fo=1, routed)           0.030     1.660    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[5]
    SLICE_X82Y268        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X82Y268        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[5]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X82Y268        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[5]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -1.660    
  -------------------------------------------------------------------
                         slack                                 18.664    

Slack (MET) :             18.674ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.275ns (20.370%)  route 1.075ns (79.630%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y270        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/Q
                         net (fo=36, routed)          0.705     1.122    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w
    SLICE_X82Y270        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     1.162 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[14]_INST_0/O
                         net (fo=1, routed)           0.343     1.505    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[14]
    SLICE_X83Y266        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     1.623 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[14]_i_1/O
                         net (fo=1, routed)           0.027     1.650    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[14]
    SLICE_X83Y266        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X83Y266        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[14]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y266        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.059    20.324    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[14]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                 18.674    

Slack (MET) :             18.688ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.486ns (36.350%)  route 0.851ns (63.650%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y270        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.417 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/Q
                         net (fo=36, routed)          0.591     1.008    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w
    SLICE_X82Y273        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.178     1.186 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[24]_INST_0/O
                         net (fo=1, routed)           0.233     1.419    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[24]
    SLICE_X83Y272        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     1.610 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[24]_i_1/O
                         net (fo=1, routed)           0.027     1.637    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[24]
    SLICE_X83Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X83Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[24]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y272        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.060    20.325    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[24]
  -------------------------------------------------------------------
                         required time                         20.325    
                         arrival time                          -1.637    
  -------------------------------------------------------------------
                         slack                                 18.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.079ns (49.068%)  route 0.082ns (50.932%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y275        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[27]/Q
                         net (fo=4, routed)           0.036     0.385    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/p_0_in[11]
    SLICE_X81Y275        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.015     0.400 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[27]_INST_0/O
                         net (fo=1, routed)           0.030     0.430    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[27]
    SLICE_X81Y275        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     0.445 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[27]_i_1/O
                         net (fo=1, routed)           0.016     0.461    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[27]
    SLICE_X81Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X81Y275        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[27]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y275        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.131ns (60.092%)  route 0.087ns (39.908%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X82Y269        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y269        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[13]/Q
                         net (fo=4, routed)           0.038     0.387    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg_n_0_[13]
    SLICE_X82Y269        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.030     0.417 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[13]_INST_0/O
                         net (fo=1, routed)           0.035     0.452    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[13]
    SLICE_X82Y269        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     0.504 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[13]_i_1/O
                         net (fo=1, routed)           0.014     0.518    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[13]
    SLICE_X82Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X82Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[13]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y269        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.110ns (46.809%)  route 0.125ns (53.192%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X82Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y274        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[28]/Q
                         net (fo=4, routed)           0.075     0.424    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/p_0_in[12]
    SLICE_X82Y273        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.045     0.469 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[28]_INST_0/O
                         net (fo=1, routed)           0.034     0.503    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[28]
    SLICE_X82Y273        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.016     0.519 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[28]_i_1/O
                         net (fo=1, routed)           0.016     0.535    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[28]
    SLICE_X82Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X82Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[28]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y273        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_reg/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.064ns (27.119%)  route 0.172ns (72.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y270        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.349 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/Q
                         net (fo=36, routed)          0.158     0.507    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w
    SLICE_X80Y270        LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.015     0.522 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_i_1/O
                         net (fo=1, routed)           0.014     0.536    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_i_1_n_0
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y270        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.536    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.117ns (46.800%)  route 0.133ns (53.200%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X82Y269        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y269        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[12]/Q
                         net (fo=5, routed)           0.046     0.395    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg_n_0_[12]
    SLICE_X82Y269        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     0.447 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[12]_INST_0/O
                         net (fo=1, routed)           0.071     0.518    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[12]
    SLICE_X82Y269        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     0.534 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[12]_i_1/O
                         net (fo=1, routed)           0.016     0.550    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[12]
    SLICE_X82Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X82Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[12]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y269        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.550    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.131ns (52.400%)  route 0.119ns (47.600%))
  Logic Levels:           2  (LUT6=2)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y270        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/Q
                         net (fo=36, routed)          0.042     0.391    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w
    SLICE_X80Y270        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.030     0.421 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[3]_INST_0/O
                         net (fo=1, routed)           0.061     0.482    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[3]
    SLICE_X80Y270        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.052     0.534 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[3]_i_1/O
                         net (fo=1, routed)           0.016     0.550    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[3]
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[3]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y270        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.550    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.079ns (28.214%)  route 0.201ns (71.786%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y273        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y273        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[20]/Q
                         net (fo=4, routed)           0.114     0.463    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/p_0_in[4]
    SLICE_X80Y273        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.015     0.478 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[20]_INST_0/O
                         net (fo=1, routed)           0.071     0.549    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[20]
    SLICE_X80Y271        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.564 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[20]_i_1/O
                         net (fo=1, routed)           0.016     0.580    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[20]
    SLICE_X80Y271        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X80Y271        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[20]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y271        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.133ns (47.500%)  route 0.147ns (52.500%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y271        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y271        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[8]/Q
                         net (fo=5, routed)           0.101     0.449    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg_n_0_[8]
    SLICE_X81Y269        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.070     0.519 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[8]_INST_0/O
                         net (fo=1, routed)           0.030     0.549    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[8]
    SLICE_X81Y269        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.015     0.564 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[8]_i_1/O
                         net (fo=1, routed)           0.016     0.580    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[8]
    SLICE_X81Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X81Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[8]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y269        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.118ns (40.550%)  route 0.173ns (59.450%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X82Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y270        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[15]/Q
                         net (fo=3, routed)           0.045     0.394    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg_n_0_[15]
    SLICE_X82Y270        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.053     0.447 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[15]_INST_0/O
                         net (fo=1, routed)           0.116     0.563    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[15]
    SLICE_X82Y269        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.016     0.579 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[15]_i_1/O
                         net (fo=1, routed)           0.012     0.591    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[15]
    SLICE_X82Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X82Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[15]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y269        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.591    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             PCLKG
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.108ns (36.486%)  route 0.188ns (63.514%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y274        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[19]/Q
                         net (fo=4, routed)           0.112     0.460    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/p_0_in[3]
    SLICE_X81Y272        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.475 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/frc_data[19]_INST_0/O
                         net (fo=1, routed)           0.060     0.535    cmsdk_apb_subsystem_instance/WATCHDOG/frc_data[19]
    SLICE_X81Y272        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     0.580 r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata[19]_i_1/O
                         net (fo=1, routed)           0.016     0.596    cmsdk_apb_subsystem_instance/WATCHDOG/prdata_next[19]
    SLICE_X81Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/PCLK
    SLICE_X81Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[19]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y272        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/i_prdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
From Clock:  PCLKG
  To Clock:  TIMCLK

Setup :            0  Failing Endpoints,  Worst Slack       17.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.600ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[22]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        2.318ns  (logic 0.643ns (27.739%)  route 1.675ns (72.261%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X83Y279        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y279        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117    20.417 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/Q
                         net (fo=4, routed)           0.248    20.665    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg_n_0_[0]
    SLICE_X83Y279        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176    20.841 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.218    21.059    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_8_n_0
    SLICE_X83Y279        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.177    21.236 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.275    21.511    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_3_n_0
    SLICE_X84Y280        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.173    21.684 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_1/O
                         net (fo=29, routed)          0.934    22.618    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/carry_reg
    SLICE_X85Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X85Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[22]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X85Y282        FDPE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                         -22.618    
  -------------------------------------------------------------------
                         slack                                 17.600    

Slack (MET) :             17.604ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[18]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        2.314ns  (logic 0.643ns (27.787%)  route 1.671ns (72.213%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X83Y279        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y279        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117    20.417 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/Q
                         net (fo=4, routed)           0.248    20.665    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg_n_0_[0]
    SLICE_X83Y279        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176    20.841 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.218    21.059    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_8_n_0
    SLICE_X83Y279        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.177    21.236 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.275    21.511    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_3_n_0
    SLICE_X84Y280        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.173    21.684 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_1/O
                         net (fo=29, routed)          0.930    22.614    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/carry_reg
    SLICE_X86Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X86Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[18]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X86Y282        FDPE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                         -22.614    
  -------------------------------------------------------------------
                         slack                                 17.604    

Slack (MET) :             17.621ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/ctrl_30_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[26]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        2.297ns  (logic 0.490ns (21.332%)  route 1.807ns (78.668%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PCLK
    SLICE_X87Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/ctrl_30_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y277        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    20.415 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/ctrl_30_reg[0]/Q
                         net (fo=4, routed)           0.224    20.639    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/ctrl_30_reg_n_0_[0]
    SLICE_X88Y277        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    20.711 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.206    20.917    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8_n_0
    SLICE_X88Y278        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188    21.105 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.250    21.355    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3_n_0
    SLICE_X86Y278        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115    21.470 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_1/O
                         net (fo=29, routed)          1.127    22.597    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg
    SLICE_X84Y286        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X84Y286        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[26]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X84Y286        FDPE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                         -22.597    
  -------------------------------------------------------------------
                         slack                                 17.621    

Slack (MET) :             17.625ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[25]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        2.293ns  (logic 0.643ns (28.042%)  route 1.650ns (71.958%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X83Y279        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y279        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117    20.417 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/Q
                         net (fo=4, routed)           0.248    20.665    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg_n_0_[0]
    SLICE_X83Y279        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176    20.841 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.218    21.059    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_8_n_0
    SLICE_X83Y279        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.177    21.236 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.275    21.511    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_3_n_0
    SLICE_X84Y280        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.173    21.684 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_1/O
                         net (fo=29, routed)          0.909    22.593    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/carry_reg
    SLICE_X85Y284        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X85Y284        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[25]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X85Y284        FDPE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                         -22.593    
  -------------------------------------------------------------------
                         slack                                 17.625    

Slack (MET) :             17.625ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[31]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        2.293ns  (logic 0.643ns (28.042%)  route 1.650ns (71.958%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X83Y279        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y279        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117    20.417 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/Q
                         net (fo=4, routed)           0.248    20.665    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg_n_0_[0]
    SLICE_X83Y279        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176    20.841 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.218    21.059    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_8_n_0
    SLICE_X83Y279        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.177    21.236 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.275    21.511    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_3_n_0
    SLICE_X84Y280        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.173    21.684 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_1/O
                         net (fo=29, routed)          0.909    22.593    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/carry_reg
    SLICE_X85Y284        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X85Y284        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[31]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X85Y284        FDPE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                         -22.593    
  -------------------------------------------------------------------
                         slack                                 17.625    

Slack (MET) :             17.634ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        2.284ns  (logic 0.643ns (28.152%)  route 1.641ns (71.848%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X83Y279        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y279        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117    20.417 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/Q
                         net (fo=4, routed)           0.248    20.665    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg_n_0_[0]
    SLICE_X83Y279        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176    20.841 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.218    21.059    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_8_n_0
    SLICE_X83Y279        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.177    21.236 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.275    21.511    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_3_n_0
    SLICE_X84Y280        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.173    21.684 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_1/O
                         net (fo=29, routed)          0.900    22.584    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/carry_reg
    SLICE_X84Y280        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X84Y280        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[6]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X84Y280        FDPE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                         -22.584    
  -------------------------------------------------------------------
                         slack                                 17.634    

Slack (MET) :             17.688ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/ctrl_30_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[31]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        2.230ns  (logic 0.490ns (21.973%)  route 1.740ns (78.027%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PCLK
    SLICE_X87Y277        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/ctrl_30_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y277        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    20.415 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/ctrl_30_reg[0]/Q
                         net (fo=4, routed)           0.224    20.639    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/ctrl_30_reg_n_0_[0]
    SLICE_X88Y277        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.072    20.711 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.206    20.917    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_8_n_0
    SLICE_X88Y278        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188    21.105 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.250    21.355    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_3_n_0
    SLICE_X86Y278        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115    21.470 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[31]_i_1/O
                         net (fo=29, routed)          1.060    22.530    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg
    SLICE_X84Y285        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X84Y285        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[31]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X84Y285        FDPE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                         -22.530    
  -------------------------------------------------------------------
                         slack                                 17.688    

Slack (MET) :             17.690ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[16]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        2.228ns  (logic 0.643ns (28.860%)  route 1.585ns (71.140%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X83Y279        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y279        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117    20.417 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/Q
                         net (fo=4, routed)           0.248    20.665    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg_n_0_[0]
    SLICE_X83Y279        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176    20.841 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.218    21.059    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_8_n_0
    SLICE_X83Y279        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.177    21.236 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.275    21.511    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_3_n_0
    SLICE_X84Y280        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.173    21.684 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_1/O
                         net (fo=29, routed)          0.844    22.528    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/carry_reg
    SLICE_X83Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X83Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[16]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X83Y282        FDPE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                         -22.528    
  -------------------------------------------------------------------
                         slack                                 17.690    

Slack (MET) :             17.691ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[19]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        2.227ns  (logic 0.643ns (28.873%)  route 1.584ns (71.127%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X83Y279        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y279        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117    20.417 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/Q
                         net (fo=4, routed)           0.248    20.665    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg_n_0_[0]
    SLICE_X83Y279        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176    20.841 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.218    21.059    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_8_n_0
    SLICE_X83Y279        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.177    21.236 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.275    21.511    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_3_n_0
    SLICE_X84Y280        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.173    21.684 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_1/O
                         net (fo=29, routed)          0.843    22.527    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/carry_reg
    SLICE_X84Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X84Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[19]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X84Y282        FDPE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                         -22.527    
  -------------------------------------------------------------------
                         slack                                 17.691    

Slack (MET) :             17.691ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[26]/CE
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        2.227ns  (logic 0.643ns (28.873%)  route 1.584ns (71.127%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X83Y279        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y279        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117    20.417 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg[0]/Q
                         net (fo=4, routed)           0.248    20.665    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/ctrl_30_reg_n_0_[0]
    SLICE_X83Y279        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176    20.841 f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_8/O
                         net (fo=1, routed)           0.218    21.059    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_8_n_0
    SLICE_X83Y279        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.177    21.236 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_3/O
                         net (fo=4, routed)           0.275    21.511    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_3_n_0
    SLICE_X84Y280        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.173    21.684 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[31]_i_1/O
                         net (fo=29, routed)          0.843    22.527    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/carry_reg
    SLICE_X84Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X84Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[26]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X84Y282        FDPE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047    40.218    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         40.218    
                         arrival time                         -22.527    
  -------------------------------------------------------------------
                         slack                                 17.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X84Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y282        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[26]/Q
                         net (fo=3, routed)           0.036     0.385    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period[26]
    SLICE_X84Y282        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.045     0.430 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[26]_i_1/O
                         net (fo=1, routed)           0.014     0.444    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[26]_i_1_n_0
    SLICE_X84Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X84Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[26]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y282        FDPE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[29]/D
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.093ns (64.138%)  route 0.052ns (35.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X84Y281        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y281        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[29]/Q
                         net (fo=2, routed)           0.036     0.384    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val[29]
    SLICE_X84Y281        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     0.429 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[29]_i_1/O
                         net (fo=1, routed)           0.016     0.445    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[29]_i_1_n_0
    SLICE_X84Y281        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X84Y281        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[29]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y281        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_period_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.093ns (64.138%)  route 0.052ns (35.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PCLK
    SLICE_X88Y278        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_period_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y278        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_period_reg[15]/Q
                         net (fo=3, routed)           0.036     0.384    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_period[15]
    SLICE_X88Y278        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     0.429 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[15]_i_1/O
                         net (fo=1, routed)           0.016     0.445    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[15]_i_1_n_0
    SLICE_X88Y278        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y278        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[15]/C
                         clock pessimism              0.000     0.300    
    SLICE_X88Y278        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_val_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.093ns (64.138%)  route 0.052ns (35.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PCLK
    SLICE_X86Y285        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_val_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y285        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_val_reg[16]/Q
                         net (fo=2, routed)           0.036     0.384    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_val[16]
    SLICE_X86Y285        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     0.429 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[16]_i_1/O
                         net (fo=1, routed)           0.016     0.445    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[16]_i_1_n_0
    SLICE_X86Y285        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X86Y285        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[16]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y285        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.093ns (64.138%)  route 0.052ns (35.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PCLK
    SLICE_X88Y276        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y276        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_val_reg[2]/Q
                         net (fo=2, routed)           0.036     0.384    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_val[2]
    SLICE_X88Y276        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     0.429 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.016     0.445    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[2]_i_1_n_0
    SLICE_X88Y276        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y276        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[2]/C
                         clock pessimism              0.000     0.300    
    SLICE_X88Y276        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.093ns (63.699%)  route 0.053ns (36.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X86Y281        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y281        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[10]/Q
                         net (fo=2, routed)           0.037     0.385    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val[10]
    SLICE_X86Y281        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     0.430 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[10]_i_1/O
                         net (fo=1, routed)           0.016     0.446    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[10]_i_1_n_0
    SLICE_X86Y281        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X86Y281        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[10]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y281        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_val_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.093ns (63.699%)  route 0.053ns (36.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PCLK
    SLICE_X86Y278        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y278        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_val_reg[11]/Q
                         net (fo=2, routed)           0.037     0.385    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_val[11]
    SLICE_X86Y278        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     0.430 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[11]_i_1/O
                         net (fo=1, routed)           0.016     0.446    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[11]_i_1_n_0
    SLICE_X86Y278        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X86Y278        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[11]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y278        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_val_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[24]/D
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.093ns (63.699%)  route 0.053ns (36.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PCLK
    SLICE_X86Y284        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_val_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y284        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_val_reg[24]/Q
                         net (fo=2, routed)           0.037     0.385    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/load_val[24]
    SLICE_X86Y284        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     0.430 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[24]_i_1/O
                         net (fo=1, routed)           0.016     0.446    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg[24]_i_1_n_0
    SLICE_X86Y284        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X86Y284        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[24]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y284        FDPE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.093ns (63.265%)  route 0.054ns (36.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X83Y278        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y278        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[0]/Q
                         net (fo=2, routed)           0.038     0.386    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val[0]
    SLICE_X83Y278        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.045     0.431 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.016     0.447    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[0]_i_1_n_0
    SLICE_X83Y278        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X83Y278        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X83Y278        FDPE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             TIMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.094ns (63.514%)  route 0.054ns (36.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X85Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y282        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[22]/Q
                         net (fo=2, routed)           0.038     0.386    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val[22]
    SLICE_X85Y282        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.046     0.432 r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[22]_i_1/O
                         net (fo=1, routed)           0.016     0.448    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg[22]_i_1_n_0
    SLICE_X85Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X85Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[22]/C
                         clock pessimism              0.000     0.300    
    SLICE_X85Y282        FDPE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  PCLKG
  To Clock:  WDOGCLK

Setup :            0  Failing Endpoints,  Worst Slack       17.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.787ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (WDOGCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        2.238ns  (logic 0.503ns (22.475%)  route 1.735ns (77.525%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X78Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y269        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    20.414 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/Q
                         net (fo=6, routed)           0.078    20.492    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040    20.532 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457    20.989    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172    21.161 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.599    21.760    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X82Y271        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.177    21.937 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[0]_i_1/O
                         net (fo=2, routed)           0.601    22.538    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[0]_i_1_n_0
    SLICE_X80Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[0]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X80Y273        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.060    40.325    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[0]
  -------------------------------------------------------------------
                         required time                         40.325    
                         arrival time                         -22.538    
  -------------------------------------------------------------------
                         slack                                 17.787    

Slack (MET) :             18.036ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (WDOGCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        1.988ns  (logic 0.544ns (27.364%)  route 1.444ns (72.636%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X78Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y269        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    20.414 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/Q
                         net (fo=6, routed)           0.078    20.492    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040    20.532 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457    20.989    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172    21.161 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.599    21.760    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X82Y271        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.177    21.937 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[0]_i_1/O
                         net (fo=2, routed)           0.283    22.220    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[0]_i_1_n_0
    SLICE_X81Y273        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041    22.261 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_2/O
                         net (fo=1, routed)           0.027    22.288    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/p_3_out[1]
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y273        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    40.324    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]
  -------------------------------------------------------------------
                         required time                         40.324    
                         arrival time                         -22.288    
  -------------------------------------------------------------------
                         slack                                 18.036    

Slack (MET) :             18.135ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (WDOGCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        1.890ns  (logic 0.498ns (26.349%)  route 1.392ns (73.651%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X78Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y269        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    20.414 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/Q
                         net (fo=6, routed)           0.078    20.492    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040    20.532 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457    20.989    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172    21.161 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.830    21.991    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X81Y275        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172    22.163 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[17]_i_1/O
                         net (fo=1, routed)           0.027    22.190    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[17]
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[17]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y275        FDPE (Setup_HFF_SLICEL_C_D)
                                                      0.060    40.325    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.325    
                         arrival time                         -22.190    
  -------------------------------------------------------------------
                         slack                                 18.135    

Slack (MET) :             18.136ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (WDOGCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        1.889ns  (logic 0.498ns (26.363%)  route 1.391ns (73.637%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X78Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y269        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    20.414 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/Q
                         net (fo=6, routed)           0.078    20.492    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040    20.532 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457    20.989    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172    21.161 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.830    21.991    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X81Y275        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172    22.163 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[26]_i_1/O
                         net (fo=1, routed)           0.026    22.189    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[26]
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[26]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y275        FDPE (Setup_GFF_SLICEL_C_D)
                                                      0.060    40.325    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[26]
  -------------------------------------------------------------------
                         required time                         40.325    
                         arrival time                         -22.189    
  -------------------------------------------------------------------
                         slack                                 18.136    

Slack (MET) :             18.216ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (WDOGCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        1.808ns  (logic 0.511ns (28.263%)  route 1.297ns (71.737%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X78Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y269        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    20.414 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/Q
                         net (fo=6, routed)           0.078    20.492    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040    20.532 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457    20.989    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172    21.161 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.740    21.901    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X81Y275        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.185    22.086 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[27]_i_1/O
                         net (fo=1, routed)           0.022    22.108    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[27]
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[27]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y275        FDPE (Setup_FFF_SLICEL_C_D)
                                                      0.059    40.324    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[27]
  -------------------------------------------------------------------
                         required time                         40.324    
                         arrival time                         -22.108    
  -------------------------------------------------------------------
                         slack                                 18.216    

Slack (MET) :             18.351ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[22]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (WDOGCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        1.672ns  (logic 0.513ns (30.682%)  route 1.159ns (69.318%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X78Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y269        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    20.414 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/Q
                         net (fo=6, routed)           0.078    20.492    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040    20.532 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457    20.989    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172    21.161 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.598    21.759    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X81Y274        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187    21.946 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[22]_i_1/O
                         net (fo=1, routed)           0.026    21.972    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[22]
    SLICE_X81Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[22]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y274        FDPE (Setup_BFF_SLICEL_C_D)
                                                      0.058    40.323    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[22]
  -------------------------------------------------------------------
                         required time                         40.323    
                         arrival time                         -21.972    
  -------------------------------------------------------------------
                         slack                                 18.351    

Slack (MET) :             18.360ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (WDOGCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        1.664ns  (logic 0.441ns (26.502%)  route 1.223ns (73.498%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X78Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y269        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    20.414 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/Q
                         net (fo=6, routed)           0.078    20.492    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040    20.532 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457    20.989    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172    21.161 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.659    21.820    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X81Y274        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.115    21.935 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[19]_i_1/O
                         net (fo=1, routed)           0.029    21.964    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[19]
    SLICE_X81Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[19]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y274        FDPE (Setup_CFF_SLICEL_C_D)
                                                      0.059    40.324    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[19]
  -------------------------------------------------------------------
                         required time                         40.324    
                         arrival time                         -21.964    
  -------------------------------------------------------------------
                         slack                                 18.360    

Slack (MET) :             18.361ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (WDOGCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        1.663ns  (logic 0.441ns (26.518%)  route 1.222ns (73.482%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X78Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y269        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    20.414 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/Q
                         net (fo=6, routed)           0.078    20.492    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040    20.532 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457    20.989    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172    21.161 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.660    21.821    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X81Y274        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.115    21.936 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[16]_i_1/O
                         net (fo=1, routed)           0.027    21.963    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[16]
    SLICE_X81Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[16]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y274        FDPE (Setup_DFF_SLICEL_C_D)
                                                      0.059    40.324    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.324    
                         arrival time                         -21.963    
  -------------------------------------------------------------------
                         slack                                 18.361    

Slack (MET) :             18.399ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (WDOGCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        1.625ns  (logic 0.517ns (31.815%)  route 1.108ns (68.185%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X78Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y269        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    20.414 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/Q
                         net (fo=6, routed)           0.078    20.492    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040    20.532 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457    20.989    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172    21.161 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.546    21.707    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X82Y269        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.191    21.898 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[13]_i_1/O
                         net (fo=1, routed)           0.027    21.925    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[13]
    SLICE_X82Y269        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X82Y269        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[13]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X82Y269        FDPE (Setup_DFF_SLICEM_C_D)
                                                      0.059    40.324    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.324    
                         arrival time                         -21.925    
  -------------------------------------------------------------------
                         slack                                 18.399    

Slack (MET) :             18.442ns  (required time - arrival time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[28]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (WDOGCLK rise@40.000ns - PCLKG rise@20.000ns)
  Data Path Delay:        1.582ns  (logic 0.444ns (28.066%)  route 1.138ns (71.934%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.786ns, distribution -0.786ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X78Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y269        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    20.414 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p_reg/Q
                         net (fo=6, routed)           0.078    20.492    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_tog_p
    SLICE_X78Y269        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040    20.532 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_reg_w_i_1/O
                         net (fo=3, routed)           0.457    20.989    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/int_clr_w
    SLICE_X80Y269        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172    21.161 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3/O
                         net (fo=34, routed)          0.576    21.737    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_3_n_0
    SLICE_X82Y274        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.118    21.855 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[28]_i_1/O
                         net (fo=1, routed)           0.027    21.882    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[28]
    SLICE_X82Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X82Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[28]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X82Y274        FDPE (Setup_DFF_SLICEM_C_D)
                                                      0.059    40.324    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[28]
  -------------------------------------------------------------------
                         required time                         40.324    
                         arrival time                         -21.882    
  -------------------------------------------------------------------
                         slack                                 18.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.063ns (42.000%)  route 0.087ns (58.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X81Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y274        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[17]/Q
                         net (fo=3, routed)           0.071     0.419    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load[17]
    SLICE_X81Y275        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.434 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[17]_i_1/O
                         net (fo=1, routed)           0.016     0.450    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[17]
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[17]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y275        FDPE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[26]/C
                            (rising edge-triggered cell FDPE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[26]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.830%)  route 0.089ns (58.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X81Y273        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y273        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[26]/Q
                         net (fo=3, routed)           0.075     0.424    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load[26]
    SLICE_X81Y275        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015     0.439 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[26]_i_1/O
                         net (fo=1, routed)           0.014     0.453    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[26]
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[26]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y275        FDPE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.078ns (47.273%)  route 0.087ns (52.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X81Y273        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y273        FDPE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[27]/Q
                         net (fo=3, routed)           0.075     0.423    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load[27]
    SLICE_X81Y275        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.030     0.453 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[27]_i_1/O
                         net (fo=1, routed)           0.012     0.465    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[27]
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[27]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y275        FDPE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.093ns (52.841%)  route 0.083ns (47.159%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X81Y272        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y272        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.348 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[21]/Q
                         net (fo=3, routed)           0.036     0.384    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load[21]
    SLICE_X81Y273        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.015     0.399 f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_4/O
                         net (fo=1, routed)           0.031     0.430    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_4_n_0
    SLICE_X81Y273        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.030     0.460 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry[1]_i_2/O
                         net (fo=1, routed)           0.016     0.476    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/p_3_out[1]
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y273        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/D
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.048ns (27.119%)  route 0.129ns (72.881%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y270        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p_reg/Q
                         net (fo=37, routed)          0.129     0.477    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_p
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y270        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_control_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg/D
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.094ns (51.087%)  route 0.090ns (48.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X80Y267        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_control_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y267        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_control_reg[1]/Q
                         net (fo=2, routed)           0.074     0.423    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_res_en
    SLICE_X80Y269        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.045     0.468 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_i_1/O
                         net (fo=1, routed)           0.016     0.484    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_i_1_n_0
    SLICE_X80Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y269        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/i_wdog_res_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.100ns (53.191%)  route 0.088ns (46.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X82Y271        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y271        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[4]/Q
                         net (fo=3, routed)           0.076     0.424    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load[4]
    SLICE_X82Y270        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.052     0.476 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[4]_i_1/O
                         net (fo=1, routed)           0.012     0.488    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[4]
    SLICE_X82Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X82Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[4]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y270        FDPE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.096ns (50.794%)  route 0.093ns (49.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X81Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y270        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[1]/Q
                         net (fo=3, routed)           0.077     0.426    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load[1]
    SLICE_X82Y270        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.047     0.473 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[1]_i_1/O
                         net (fo=1, routed)           0.016     0.489    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[1]
    SLICE_X82Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X82Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[1]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y270        FDPE (Hold_HFF_SLICEM_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[21]/C
                            (rising edge-triggered cell FDPE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[21]/D
                            (rising edge-triggered cell FDPE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.078ns (39.196%)  route 0.121ns (60.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X81Y272        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y272        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.348 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load_reg[21]/Q
                         net (fo=3, routed)           0.105     0.453    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_load[21]
    SLICE_X80Y273        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.030     0.483 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count[21]_i_1/O
                         net (fo=1, routed)           0.016     0.499    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/count_mux1[21]
    SLICE_X80Y273        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y273        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[21]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y273        FDPE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_control_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_int_en_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             WDOGCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - PCLKG rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.049ns (23.671%)  route 0.158ns (76.329%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.354ns, distribution -0.354ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/PCLK
    SLICE_X80Y268        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_control_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y268        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_control_reg[0]/Q
                         net (fo=5, routed)           0.158     0.507    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_control_reg_n_0_[0]
    SLICE_X80Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_int_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y269        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_int_en_reg_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y269        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.356    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/wdog_int_en_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.356    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  HCLK
  To Clock:  HCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg/PRE
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.728ns (11.371%)  route 5.676ns (88.629%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     2.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     3.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         2.888     5.889    HRESETn_IBUF
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     6.005 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         2.699     8.704    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X85Y178        FDPE                                         f  U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X85Y178        FDPE                                         r  U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X85Y178        FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.082    10.183    U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg
  -------------------------------------------------------------------
                         required time                         10.183    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg_rep__0/PRE
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.728ns (11.371%)  route 5.676ns (88.629%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     2.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     3.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         2.888     5.889    HRESETn_IBUF
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     6.005 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         2.699     8.704    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X85Y178        FDPE                                         f  U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X85Y178        FDPE                                         r  U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg_rep__0/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X85Y178        FDPE (Recov_CFF_SLICEM_C_PRE)
                                                     -0.082    10.183    U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg_rep__0
  -------------------------------------------------------------------
                         required time                         10.183    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/T1vpw6_reg/CLR
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.728ns (11.371%)  route 5.676ns (88.629%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     2.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     3.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         2.888     5.889    HRESETn_IBUF
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     6.005 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         2.699     8.704    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X85Y178        FDCE                                         f  U0_CORTEXM0INTEGRATION/u_logic/T1vpw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X85Y178        FDCE                                         r  U0_CORTEXM0INTEGRATION/u_logic/T1vpw6_reg/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X85Y178        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    10.183    U0_CORTEXM0INTEGRATION/u_logic/T1vpw6_reg
  -------------------------------------------------------------------
                         required time                         10.183    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Xxupw6_reg/CLR
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.728ns (11.371%)  route 5.676ns (88.629%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     2.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     3.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         2.888     5.889    HRESETn_IBUF
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     6.005 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         2.699     8.704    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X85Y178        FDCE                                         f  U0_CORTEXM0INTEGRATION/u_logic/Xxupw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X85Y178        FDCE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Xxupw6_reg/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X85Y178        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082    10.183    U0_CORTEXM0INTEGRATION/u_logic/Xxupw6_reg
  -------------------------------------------------------------------
                         required time                         10.183    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[18]/CLR
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 0.612ns (9.658%)  route 5.727ns (90.342%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     2.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     3.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         5.638     8.639    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HRESETn
    SLICE_X79Y191        FDCE                                         f  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HCLK
    SLICE_X79Y191        FDCE                                         r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[18]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X79Y191        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    10.183    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         10.183    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[19]/CLR
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 0.612ns (9.658%)  route 5.727ns (90.342%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     2.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     3.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         5.638     8.639    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HRESETn
    SLICE_X79Y191        FDCE                                         f  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HCLK
    SLICE_X79Y191        FDCE                                         r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[19]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X79Y191        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082    10.183    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         10.183    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[11]/CLR
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 0.612ns (9.672%)  route 5.718ns (90.328%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     2.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     3.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         5.629     8.630    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HRESETn
    SLICE_X80Y191        FDCE                                         f  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HCLK
    SLICE_X80Y191        FDCE                                         r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[11]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X80Y191        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    10.183    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.183    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.552ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[12]/CLR
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 0.612ns (9.672%)  route 5.718ns (90.328%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     2.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     3.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         5.629     8.630    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HRESETn
    SLICE_X80Y191        FDCE                                         f  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HCLK
    SLICE_X80Y191        FDCE                                         r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[12]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X80Y191        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    10.183    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         10.183    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Zdhax6_reg/PRE
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 0.728ns (11.570%)  route 5.566ns (88.430%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     2.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     3.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         2.888     5.889    HRESETn_IBUF
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     6.005 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         2.589     8.594    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X88Y188        FDPE                                         f  U0_CORTEXM0INTEGRATION/u_logic/Zdhax6_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X88Y188        FDPE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Zdhax6_reg/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X88Y188        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.082    10.183    U0_CORTEXM0INTEGRATION/u_logic/Zdhax6_reg
  -------------------------------------------------------------------
                         required time                         10.183    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Nyhax6_reg/PRE
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HCLK rise@10.000ns - HCLK rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 0.728ns (11.588%)  route 5.556ns (88.412%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     2.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     3.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     3.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         2.888     5.889    HRESETn_IBUF
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     6.005 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         2.579     8.584    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X88Y188        FDPE                                         f  U0_CORTEXM0INTEGRATION/u_logic/Nyhax6_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X88Y188        FDPE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Nyhax6_reg/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty           -0.035    10.265    
    SLICE_X88Y188        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    10.183    U0_CORTEXM0INTEGRATION/u_logic/Nyhax6_reg
  -------------------------------------------------------------------
                         required time                         10.183    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  1.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/I8lax6_reg/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.094ns (12.352%)  route 0.667ns (87.648%))
  Logic Levels:           2  (LUT2=2)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_5/CLK
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y264        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/Q
                         net (fo=1, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg_n_0_[2]
    SLICE_X78Y264        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/IRQOUT_INST_0/O
                         net (fo=1, routed)           0.030     0.429    watchdog_reset
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     0.459 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         0.602     1.061    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X79Y198        FDCE                                         f  U0_CORTEXM0INTEGRATION/u_logic/I8lax6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X79Y198        FDCE                                         r  U0_CORTEXM0INTEGRATION/u_logic/I8lax6_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X79Y198        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     0.305    U0_CORTEXM0INTEGRATION/u_logic/I8lax6_reg
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Fe2bx6_reg/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.094ns (11.271%)  route 0.740ns (88.729%))
  Logic Levels:           2  (LUT2=2)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_5/CLK
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y264        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/Q
                         net (fo=1, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg_n_0_[2]
    SLICE_X78Y264        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/IRQOUT_INST_0/O
                         net (fo=1, routed)           0.030     0.429    watchdog_reset
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     0.459 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         0.675     1.134    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X86Y203        FDCE                                         f  U0_CORTEXM0INTEGRATION/u_logic/Fe2bx6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X86Y203        FDCE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Fe2bx6_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y203        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.305    U0_CORTEXM0INTEGRATION/u_logic/Fe2bx6_reg
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/L3bbx6_reg/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.094ns (11.217%)  route 0.744ns (88.783%))
  Logic Levels:           2  (LUT2=2)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_5/CLK
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y264        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/Q
                         net (fo=1, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg_n_0_[2]
    SLICE_X78Y264        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/IRQOUT_INST_0/O
                         net (fo=1, routed)           0.030     0.429    watchdog_reset
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     0.459 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         0.679     1.138    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X85Y203        FDCE                                         f  U0_CORTEXM0INTEGRATION/u_logic/L3bbx6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X85Y203        FDCE                                         r  U0_CORTEXM0INTEGRATION/u_logic/L3bbx6_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X85Y203        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     0.305    U0_CORTEXM0INTEGRATION/u_logic/L3bbx6_reg
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Gv1bx6_reg/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.094ns (11.190%)  route 0.746ns (88.810%))
  Logic Levels:           2  (LUT2=2)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_5/CLK
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y264        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/Q
                         net (fo=1, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg_n_0_[2]
    SLICE_X78Y264        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/IRQOUT_INST_0/O
                         net (fo=1, routed)           0.030     0.429    watchdog_reset
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     0.459 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         0.681     1.140    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X86Y203        FDCE                                         f  U0_CORTEXM0INTEGRATION/u_logic/Gv1bx6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X86Y203        FDCE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Gv1bx6_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y203        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     0.305    U0_CORTEXM0INTEGRATION/u_logic/Gv1bx6_reg
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Mz1bx6_reg/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.094ns (11.190%)  route 0.746ns (88.810%))
  Logic Levels:           2  (LUT2=2)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_5/CLK
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y264        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/Q
                         net (fo=1, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg_n_0_[2]
    SLICE_X78Y264        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/IRQOUT_INST_0/O
                         net (fo=1, routed)           0.030     0.429    watchdog_reset
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     0.459 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         0.681     1.140    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X86Y203        FDCE                                         f  U0_CORTEXM0INTEGRATION/u_logic/Mz1bx6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X86Y203        FDCE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Mz1bx6_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y203        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     0.305    U0_CORTEXM0INTEGRATION/u_logic/Mz1bx6_reg
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.094ns (11.190%)  route 0.746ns (88.810%))
  Logic Levels:           2  (LUT2=2)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_5/CLK
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y264        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/Q
                         net (fo=1, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg_n_0_[2]
    SLICE_X78Y264        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/IRQOUT_INST_0/O
                         net (fo=1, routed)           0.030     0.429    watchdog_reset
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     0.459 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         0.681     1.140    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X81Y187        FDCE                                         f  U0_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X81Y187        FDCE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y187        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     0.305    U0_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/S53bx6_reg/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.094ns (10.994%)  route 0.761ns (89.006%))
  Logic Levels:           2  (LUT2=2)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_5/CLK
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y264        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/Q
                         net (fo=1, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg_n_0_[2]
    SLICE_X78Y264        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/IRQOUT_INST_0/O
                         net (fo=1, routed)           0.030     0.429    watchdog_reset
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     0.459 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         0.696     1.155    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X84Y201        FDCE                                         f  U0_CORTEXM0INTEGRATION/u_logic/S53bx6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X84Y201        FDCE                                         r  U0_CORTEXM0INTEGRATION/u_logic/S53bx6_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y201        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     0.305    U0_CORTEXM0INTEGRATION/u_logic/S53bx6_reg
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.094ns (10.842%)  route 0.773ns (89.158%))
  Logic Levels:           2  (LUT2=2)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_5/CLK
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y264        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/Q
                         net (fo=1, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg_n_0_[2]
    SLICE_X78Y264        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/IRQOUT_INST_0/O
                         net (fo=1, routed)           0.030     0.429    watchdog_reset
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     0.459 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         0.708     1.167    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X81Y188        FDCE                                         f  U0_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X81Y188        FDCE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X81Y188        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.305    U0_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Rwjax6_reg/PRE
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.094ns (10.805%)  route 0.776ns (89.195%))
  Logic Levels:           2  (LUT2=2)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_5/CLK
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y264        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/Q
                         net (fo=1, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg_n_0_[2]
    SLICE_X78Y264        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/IRQOUT_INST_0/O
                         net (fo=1, routed)           0.030     0.429    watchdog_reset
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     0.459 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         0.711     1.170    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X82Y200        FDPE                                         f  U0_CORTEXM0INTEGRATION/u_logic/Rwjax6_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X82Y200        FDPE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Rwjax6_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y200        FDPE (Remov_HFF_SLICEM_C_PRE)
                                                      0.005     0.305    U0_CORTEXM0INTEGRATION/u_logic/Rwjax6_reg
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Sojax6_reg/PRE
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.094ns (10.805%)  route 0.776ns (89.195%))
  Logic Levels:           2  (LUT2=2)
  Clock Net Delay (Source):      0.000ns (routing 0.615ns, distribution -0.615ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    cmsdk_apb_subsystem_instance/u_irq_sync_5/CLK
    SLICE_X78Y264        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y264        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.349 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg[2]/Q
                         net (fo=1, routed)           0.035     0.384    cmsdk_apb_subsystem_instance/u_irq_sync_5/sync_reg_reg_n_0_[2]
    SLICE_X78Y264        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     0.399 r  cmsdk_apb_subsystem_instance/u_irq_sync_5/IRQOUT_INST_0/O
                         net (fo=1, routed)           0.030     0.429    watchdog_reset
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.030     0.459 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         0.711     1.170    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X82Y200        FDPE                                         f  U0_CORTEXM0INTEGRATION/u_logic/Sojax6_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)       0.000     0.000 r  
    BB9                                               0.000     0.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=0)                   0.000     0.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     0.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000     0.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X82Y200        FDPE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Sojax6_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y200        FDPE (Remov_GFF_SLICEM_C_PRE)
                                                      0.005     0.305    U0_CORTEXM0INTEGRATION/u_logic/Sojax6_reg
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.865    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PCLK
  To Clock:  HCLK

Setup :            0  Failing Endpoints,  Worst Slack        9.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.478ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg/PRE
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.728ns (11.371%)  route 5.676ns (88.629%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         2.888     7.889    HRESETn_IBUF
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     8.005 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         2.699    10.704    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X85Y178        FDPE                                         f  U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X85Y178        FDPE                                         r  U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X85Y178        FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.082    20.183    U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  9.478    

Slack (MET) :             9.478ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg_rep__0/PRE
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.728ns (11.371%)  route 5.676ns (88.629%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         2.888     7.889    HRESETn_IBUF
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     8.005 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         2.699    10.704    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X85Y178        FDPE                                         f  U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X85Y178        FDPE                                         r  U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg_rep__0/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X85Y178        FDPE (Recov_CFF_SLICEM_C_PRE)
                                                     -0.082    20.183    U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg_rep__0
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  9.478    

Slack (MET) :             9.478ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/T1vpw6_reg/CLR
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.728ns (11.371%)  route 5.676ns (88.629%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         2.888     7.889    HRESETn_IBUF
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     8.005 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         2.699    10.704    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X85Y178        FDCE                                         f  U0_CORTEXM0INTEGRATION/u_logic/T1vpw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X85Y178        FDCE                                         r  U0_CORTEXM0INTEGRATION/u_logic/T1vpw6_reg/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X85Y178        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    20.183    U0_CORTEXM0INTEGRATION/u_logic/T1vpw6_reg
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  9.478    

Slack (MET) :             9.478ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Xxupw6_reg/CLR
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.728ns (11.371%)  route 5.676ns (88.629%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         2.888     7.889    HRESETn_IBUF
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     8.005 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         2.699    10.704    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X85Y178        FDCE                                         f  U0_CORTEXM0INTEGRATION/u_logic/Xxupw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X85Y178        FDCE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Xxupw6_reg/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X85Y178        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082    20.183    U0_CORTEXM0INTEGRATION/u_logic/Xxupw6_reg
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  9.478    

Slack (MET) :             9.543ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[18]/CLR
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 0.612ns (9.658%)  route 5.727ns (90.342%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         5.638    10.639    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HRESETn
    SLICE_X79Y191        FDCE                                         f  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HCLK
    SLICE_X79Y191        FDCE                                         r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[18]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X79Y191        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    20.183    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  9.543    

Slack (MET) :             9.543ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[19]/CLR
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 0.612ns (9.658%)  route 5.727ns (90.342%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         5.638    10.639    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HRESETn
    SLICE_X79Y191        FDCE                                         f  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HCLK
    SLICE_X79Y191        FDCE                                         r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[19]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X79Y191        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082    20.183    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  9.543    

Slack (MET) :             9.552ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[11]/CLR
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 0.612ns (9.672%)  route 5.718ns (90.328%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         5.629    10.630    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HRESETn
    SLICE_X80Y191        FDCE                                         f  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HCLK
    SLICE_X80Y191        FDCE                                         r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[11]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X80Y191        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    20.183    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  9.552    

Slack (MET) :             9.552ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[12]/CLR
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 0.612ns (9.672%)  route 5.718ns (90.328%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         5.629    10.630    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HRESETn
    SLICE_X80Y191        FDCE                                         f  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HCLK
    SLICE_X80Y191        FDCE                                         r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[12]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X80Y191        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    20.183    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  9.552    

Slack (MET) :             9.588ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Zdhax6_reg/PRE
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 0.728ns (11.570%)  route 5.566ns (88.430%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         2.888     7.889    HRESETn_IBUF
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     8.005 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         2.589    10.594    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X88Y188        FDPE                                         f  U0_CORTEXM0INTEGRATION/u_logic/Zdhax6_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X88Y188        FDPE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Zdhax6_reg/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X88Y188        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.082    20.183    U0_CORTEXM0INTEGRATION/u_logic/Zdhax6_reg
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                  9.588    

Slack (MET) :             9.598ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Nyhax6_reg/PRE
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (HCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 0.728ns (11.588%)  route 5.556ns (88.412%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         2.888     7.889    HRESETn_IBUF
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     8.005 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         2.579    10.584    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X88Y188        FDPE                                         f  U0_CORTEXM0INTEGRATION/u_logic/Nyhax6_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      20.000    20.000 r  
    BB9                                               0.000    20.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=0)                   0.000    20.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    20.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    20.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X88Y188        FDPE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Nyhax6_reg/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X88Y188        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    20.183    U0_CORTEXM0INTEGRATION/u_logic/Nyhax6_reg
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                  9.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.272ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_0/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.312ns  (logic 0.247ns (18.834%)  route 1.065ns (81.166%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
                         ideal clock network latency
                                                      0.300    20.300    
                         input delay                  4.000    24.300    
    BA8                                               0.000    24.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    24.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    24.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    24.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.038    25.612    cmsdk_apb_subsystem_instance/u_irq_sync_0/RSTn
    SLICE_X85Y259        FDCE                                         f  cmsdk_apb_subsystem_instance/u_irq_sync_0/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_0/CLK
    SLICE_X85Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_0/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X85Y259        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005    10.340    cmsdk_apb_subsystem_instance/u_irq_sync_0/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.340    
                         arrival time                          25.612    
  -------------------------------------------------------------------
                         slack                                 15.272    

Slack (MET) :             15.341ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.381ns  (logic 0.247ns (17.893%)  route 1.134ns (82.107%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
                         ideal clock network latency
                                                      0.300    20.300    
                         input delay                  4.000    24.300    
    BA8                                               0.000    24.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    24.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    24.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    24.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.107    25.681    cmsdk_apb_subsystem_instance/u_irq_sync_7/RSTn
    SLICE_X84Y258        FDCE                                         f  cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_7/CLK
    SLICE_X84Y258        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X84Y258        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005    10.340    cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.340    
                         arrival time                          25.681    
  -------------------------------------------------------------------
                         slack                                 15.341    

Slack (MET) :             15.341ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[1]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.381ns  (logic 0.247ns (17.893%)  route 1.134ns (82.107%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
                         ideal clock network latency
                                                      0.300    20.300    
                         input delay                  4.000    24.300    
    BA8                                               0.000    24.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    24.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    24.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    24.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.107    25.681    cmsdk_apb_subsystem_instance/u_irq_sync_7/RSTn
    SLICE_X84Y258        FDCE                                         f  cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_7/CLK
    SLICE_X84Y258        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[1]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X84Y258        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005    10.340    cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.340    
                         arrival time                          25.681    
  -------------------------------------------------------------------
                         slack                                 15.341    

Slack (MET) :             15.350ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.390ns  (logic 0.247ns (17.777%)  route 1.143ns (82.223%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
                         ideal clock network latency
                                                      0.300    20.300    
                         input delay                  4.000    24.300    
    BA8                                               0.000    24.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    24.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    24.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    24.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.116    25.690    cmsdk_apb_subsystem_instance/u_irq_sync_11/RSTn
    SLICE_X82Y259        FDCE                                         f  cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_11/CLK
    SLICE_X82Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X82Y259        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005    10.340    cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.340    
                         arrival time                          25.690    
  -------------------------------------------------------------------
                         slack                                 15.350    

Slack (MET) :             15.350ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_14/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.390ns  (logic 0.247ns (17.777%)  route 1.143ns (82.223%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
                         ideal clock network latency
                                                      0.300    20.300    
                         input delay                  4.000    24.300    
    BA8                                               0.000    24.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    24.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    24.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    24.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.116    25.690    cmsdk_apb_subsystem_instance/u_irq_sync_14/RSTn
    SLICE_X82Y259        FDCE                                         f  cmsdk_apb_subsystem_instance/u_irq_sync_14/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_14/CLK
    SLICE_X82Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_14/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X82Y259        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005    10.340    cmsdk_apb_subsystem_instance/u_irq_sync_14/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.340    
                         arrival time                          25.690    
  -------------------------------------------------------------------
                         slack                                 15.350    

Slack (MET) :             15.350ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.390ns  (logic 0.247ns (17.777%)  route 1.143ns (82.223%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
                         ideal clock network latency
                                                      0.300    20.300    
                         input delay                  4.000    24.300    
    BA8                                               0.000    24.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    24.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    24.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    24.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.116    25.690    cmsdk_apb_subsystem_instance/u_irq_sync_15/RSTn
    SLICE_X82Y259        FDCE                                         f  cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_15/CLK
    SLICE_X82Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X82Y259        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005    10.340    cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.340    
                         arrival time                          25.690    
  -------------------------------------------------------------------
                         slack                                 15.350    

Slack (MET) :             15.385ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[1]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.425ns  (logic 0.247ns (17.341%)  route 1.178ns (82.659%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
                         ideal clock network latency
                                                      0.300    20.300    
                         input delay                  4.000    24.300    
    BA8                                               0.000    24.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    24.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    24.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    24.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.151    25.725    cmsdk_apb_subsystem_instance/u_irq_sync_11/RSTn
    SLICE_X82Y258        FDCE                                         f  cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_11/CLK
    SLICE_X82Y258        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[1]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X82Y258        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005    10.340    cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.340    
                         arrival time                          25.725    
  -------------------------------------------------------------------
                         slack                                 15.385    

Slack (MET) :             15.385ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_12/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.425ns  (logic 0.247ns (17.341%)  route 1.178ns (82.659%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
                         ideal clock network latency
                                                      0.300    20.300    
                         input delay                  4.000    24.300    
    BA8                                               0.000    24.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    24.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    24.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    24.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.151    25.725    cmsdk_apb_subsystem_instance/u_irq_sync_12/RSTn
    SLICE_X82Y258        FDCE                                         f  cmsdk_apb_subsystem_instance/u_irq_sync_12/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_12/CLK
    SLICE_X82Y258        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_12/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X82Y258        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005    10.340    cmsdk_apb_subsystem_instance/u_irq_sync_12/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.340    
                         arrival time                          25.725    
  -------------------------------------------------------------------
                         slack                                 15.385    

Slack (MET) :             15.459ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.499ns  (logic 0.247ns (16.485%)  route 1.252ns (83.515%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
                         ideal clock network latency
                                                      0.300    20.300    
                         input delay                  4.000    24.300    
    BA8                                               0.000    24.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    24.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    24.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    24.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.225    25.799    cmsdk_apb_subsystem_instance/u_irq_sync_13/RSTn
    SLICE_X81Y259        FDCE                                         f  cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/u_irq_sync_13/CLK
    SLICE_X81Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X81Y259        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005    10.340    cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.340    
                         arrival time                          25.799    
  -------------------------------------------------------------------
                         slack                                 15.459    

Slack (MET) :             15.633ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/tack_sync_reg[0]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (HCLK rise@10.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.673ns  (logic 0.247ns (14.770%)  route 1.426ns (85.230%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
                         ideal clock network latency
                                                      0.300    20.300    
                         input delay                  4.000    24.300    
    BA8                                               0.000    24.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    24.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    24.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    24.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    24.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.399    25.973    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRESETn
    SLICE_X81Y249        FDCE                                         f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/tack_sync_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      10.000    10.000 r  
    BB9                                               0.000    10.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    10.300    
                         net (fo=0)                   0.000    10.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    10.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    10.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    10.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X81Y249        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/tack_sync_reg[0]/C
                         clock pessimism              0.000    10.300    
                         clock uncertainty            0.035    10.335    
    SLICE_X81Y249        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005    10.340    cmsdk_apb_subsystem_instance/APB_Bridge_inst/tack_sync_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.340    
                         arrival time                          25.973    
  -------------------------------------------------------------------
                         slack                                 15.633    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  WDOGCLK
  To Clock:  HCLK

Setup :            0  Failing Endpoints,  Worst Slack       25.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       99.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.478ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg/PRE
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (HCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.728ns (11.371%)  route 5.676ns (88.629%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         2.888    11.889    HRESETn_IBUF
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116    12.005 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         2.699    14.704    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X85Y178        FDPE                                         f  U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      40.000    40.000 r  
    BB9                                               0.000    40.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=0)                   0.000    40.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    40.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X85Y178        FDPE                                         r  U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X85Y178        FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.082    40.183    U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -14.704    
  -------------------------------------------------------------------
                         slack                                 25.478    

Slack (MET) :             25.478ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg_rep__0/PRE
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (HCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.728ns (11.371%)  route 5.676ns (88.629%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         2.888    11.889    HRESETn_IBUF
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116    12.005 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         2.699    14.704    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X85Y178        FDPE                                         f  U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      40.000    40.000 r  
    BB9                                               0.000    40.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=0)                   0.000    40.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    40.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X85Y178        FDPE                                         r  U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg_rep__0/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X85Y178        FDPE (Recov_CFF_SLICEM_C_PRE)
                                                     -0.082    40.183    U0_CORTEXM0INTEGRATION/u_logic/P5vpw6_reg_rep__0
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -14.704    
  -------------------------------------------------------------------
                         slack                                 25.478    

Slack (MET) :             25.478ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/T1vpw6_reg/CLR
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (HCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.728ns (11.371%)  route 5.676ns (88.629%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         2.888    11.889    HRESETn_IBUF
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116    12.005 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         2.699    14.704    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X85Y178        FDCE                                         f  U0_CORTEXM0INTEGRATION/u_logic/T1vpw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      40.000    40.000 r  
    BB9                                               0.000    40.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=0)                   0.000    40.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    40.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X85Y178        FDCE                                         r  U0_CORTEXM0INTEGRATION/u_logic/T1vpw6_reg/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X85Y178        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    40.183    U0_CORTEXM0INTEGRATION/u_logic/T1vpw6_reg
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -14.704    
  -------------------------------------------------------------------
                         slack                                 25.478    

Slack (MET) :             25.478ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Xxupw6_reg/CLR
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (HCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.728ns (11.371%)  route 5.676ns (88.629%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         2.888    11.889    HRESETn_IBUF
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116    12.005 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         2.699    14.704    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X85Y178        FDCE                                         f  U0_CORTEXM0INTEGRATION/u_logic/Xxupw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      40.000    40.000 r  
    BB9                                               0.000    40.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=0)                   0.000    40.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    40.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X85Y178        FDCE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Xxupw6_reg/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X85Y178        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082    40.183    U0_CORTEXM0INTEGRATION/u_logic/Xxupw6_reg
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -14.704    
  -------------------------------------------------------------------
                         slack                                 25.478    

Slack (MET) :             25.543ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[18]/CLR
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (HCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 0.612ns (9.658%)  route 5.727ns (90.342%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         5.638    14.639    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HRESETn
    SLICE_X79Y191        FDCE                                         f  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      40.000    40.000 r  
    BB9                                               0.000    40.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=0)                   0.000    40.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    40.300    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HCLK
    SLICE_X79Y191        FDCE                                         r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[18]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X79Y191        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.082    40.183    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -14.639    
  -------------------------------------------------------------------
                         slack                                 25.543    

Slack (MET) :             25.543ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[19]/CLR
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (HCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 0.612ns (9.658%)  route 5.727ns (90.342%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         5.638    14.639    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HRESETn
    SLICE_X79Y191        FDCE                                         f  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      40.000    40.000 r  
    BB9                                               0.000    40.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=0)                   0.000    40.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    40.300    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HCLK
    SLICE_X79Y191        FDCE                                         r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[19]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X79Y191        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.082    40.183    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -14.639    
  -------------------------------------------------------------------
                         slack                                 25.543    

Slack (MET) :             25.552ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[11]/CLR
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (HCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 0.612ns (9.672%)  route 5.718ns (90.328%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         5.629    14.630    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HRESETn
    SLICE_X80Y191        FDCE                                         f  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      40.000    40.000 r  
    BB9                                               0.000    40.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=0)                   0.000    40.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    40.300    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HCLK
    SLICE_X80Y191        FDCE                                         r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[11]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X80Y191        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    40.183    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -14.630    
  -------------------------------------------------------------------
                         slack                                 25.552    

Slack (MET) :             25.552ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[12]/CLR
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (HCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 0.612ns (9.672%)  route 5.718ns (90.328%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         5.629    14.630    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HRESETn
    SLICE_X80Y191        FDCE                                         f  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      40.000    40.000 r  
    BB9                                               0.000    40.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=0)                   0.000    40.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    40.300    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/HCLK
    SLICE_X80Y191        FDCE                                         r  AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[12]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X80Y191        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    40.183    AHB_BusMatrix_lite_instance/uAHB_BusMatrix/u_AHB_InputStage_0/reg_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -14.630    
  -------------------------------------------------------------------
                         slack                                 25.552    

Slack (MET) :             25.588ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Zdhax6_reg/PRE
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (HCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 0.728ns (11.570%)  route 5.566ns (88.430%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         2.888    11.889    HRESETn_IBUF
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116    12.005 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         2.589    14.594    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X88Y188        FDPE                                         f  U0_CORTEXM0INTEGRATION/u_logic/Zdhax6_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      40.000    40.000 r  
    BB9                                               0.000    40.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=0)                   0.000    40.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    40.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X88Y188        FDPE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Zdhax6_reg/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X88Y188        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.082    40.183    U0_CORTEXM0INTEGRATION/u_logic/Zdhax6_reg
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                 25.588    

Slack (MET) :             25.598ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U0_CORTEXM0INTEGRATION/u_logic/Nyhax6_reg/PRE
                            (recovery check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (HCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 0.728ns (11.588%)  route 5.556ns (88.412%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 10.300 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 1.213ns, distribution -1.213ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         2.888    11.889    HRESETn_IBUF
    SLICE_X78Y264        LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116    12.005 f  U0_CORTEXM0INTEGRATION_i_1/O
                         net (fo=279, routed)         2.579    14.584    U0_CORTEXM0INTEGRATION/u_logic/Ufopw6_i_2_n_0
    SLICE_X88Y188        FDPE                                         f  U0_CORTEXM0INTEGRATION/u_logic/Nyhax6_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      40.000    40.000 r  
    BB9                                               0.000    40.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=0)                   0.000    40.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    40.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    40.300    U0_CORTEXM0INTEGRATION/u_logic/HCLK
    SLICE_X88Y188        FDPE                                         r  U0_CORTEXM0INTEGRATION/u_logic/Nyhax6_reg/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X88Y188        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    40.183    U0_CORTEXM0INTEGRATION/u_logic/Nyhax6_reg
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -14.584    
  -------------------------------------------------------------------
                         slack                                 25.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             99.272ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_0/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -90.000ns  (HCLK rise@30.000ns - WDOGCLK rise@120.000ns)
  Data Path Delay:        1.312ns  (logic 0.247ns (18.834%)  route 1.065ns (81.166%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    Hold  -start 3  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)  120.000   120.000 r  
                         ideal clock network latency
                                                      0.300   120.300    
                         input delay                  8.000   128.300    
    BA8                                               0.000   128.300 r  HRESETn (IN)
                         net (fo=0)                   0.000   128.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247   128.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027   128.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.038   129.612    cmsdk_apb_subsystem_instance/u_irq_sync_0/RSTn
    SLICE_X85Y259        FDCE                                         f  cmsdk_apb_subsystem_instance/u_irq_sync_0/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      30.000    30.000 r  
    BB9                                               0.000    30.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=0)                   0.000    30.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    30.300    cmsdk_apb_subsystem_instance/u_irq_sync_0/CLK
    SLICE_X85Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_0/sync_reg_reg[0]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty            0.035    30.335    
    SLICE_X85Y259        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005    30.340    cmsdk_apb_subsystem_instance/u_irq_sync_0/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -30.340    
                         arrival time                         129.612    
  -------------------------------------------------------------------
                         slack                                 99.272    

Slack (MET) :             99.341ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -90.000ns  (HCLK rise@30.000ns - WDOGCLK rise@120.000ns)
  Data Path Delay:        1.381ns  (logic 0.247ns (17.893%)  route 1.134ns (82.107%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    Hold  -start 3  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)  120.000   120.000 r  
                         ideal clock network latency
                                                      0.300   120.300    
                         input delay                  8.000   128.300    
    BA8                                               0.000   128.300 r  HRESETn (IN)
                         net (fo=0)                   0.000   128.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247   128.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027   128.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.107   129.681    cmsdk_apb_subsystem_instance/u_irq_sync_7/RSTn
    SLICE_X84Y258        FDCE                                         f  cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      30.000    30.000 r  
    BB9                                               0.000    30.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=0)                   0.000    30.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    30.300    cmsdk_apb_subsystem_instance/u_irq_sync_7/CLK
    SLICE_X84Y258        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[0]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty            0.035    30.335    
    SLICE_X84Y258        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005    30.340    cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -30.340    
                         arrival time                         129.681    
  -------------------------------------------------------------------
                         slack                                 99.341    

Slack (MET) :             99.341ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[1]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -90.000ns  (HCLK rise@30.000ns - WDOGCLK rise@120.000ns)
  Data Path Delay:        1.381ns  (logic 0.247ns (17.893%)  route 1.134ns (82.107%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    Hold  -start 3  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)  120.000   120.000 r  
                         ideal clock network latency
                                                      0.300   120.300    
                         input delay                  8.000   128.300    
    BA8                                               0.000   128.300 r  HRESETn (IN)
                         net (fo=0)                   0.000   128.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247   128.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027   128.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.107   129.681    cmsdk_apb_subsystem_instance/u_irq_sync_7/RSTn
    SLICE_X84Y258        FDCE                                         f  cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      30.000    30.000 r  
    BB9                                               0.000    30.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=0)                   0.000    30.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    30.300    cmsdk_apb_subsystem_instance/u_irq_sync_7/CLK
    SLICE_X84Y258        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[1]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty            0.035    30.335    
    SLICE_X84Y258        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005    30.340    cmsdk_apb_subsystem_instance/u_irq_sync_7/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -30.340    
                         arrival time                         129.681    
  -------------------------------------------------------------------
                         slack                                 99.341    

Slack (MET) :             99.350ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -90.000ns  (HCLK rise@30.000ns - WDOGCLK rise@120.000ns)
  Data Path Delay:        1.390ns  (logic 0.247ns (17.777%)  route 1.143ns (82.223%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    Hold  -start 3  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)  120.000   120.000 r  
                         ideal clock network latency
                                                      0.300   120.300    
                         input delay                  8.000   128.300    
    BA8                                               0.000   128.300 r  HRESETn (IN)
                         net (fo=0)                   0.000   128.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247   128.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027   128.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.116   129.690    cmsdk_apb_subsystem_instance/u_irq_sync_11/RSTn
    SLICE_X82Y259        FDCE                                         f  cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      30.000    30.000 r  
    BB9                                               0.000    30.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=0)                   0.000    30.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    30.300    cmsdk_apb_subsystem_instance/u_irq_sync_11/CLK
    SLICE_X82Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[0]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty            0.035    30.335    
    SLICE_X82Y259        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005    30.340    cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -30.340    
                         arrival time                         129.690    
  -------------------------------------------------------------------
                         slack                                 99.350    

Slack (MET) :             99.350ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_14/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -90.000ns  (HCLK rise@30.000ns - WDOGCLK rise@120.000ns)
  Data Path Delay:        1.390ns  (logic 0.247ns (17.777%)  route 1.143ns (82.223%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    Hold  -start 3  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)  120.000   120.000 r  
                         ideal clock network latency
                                                      0.300   120.300    
                         input delay                  8.000   128.300    
    BA8                                               0.000   128.300 r  HRESETn (IN)
                         net (fo=0)                   0.000   128.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247   128.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027   128.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.116   129.690    cmsdk_apb_subsystem_instance/u_irq_sync_14/RSTn
    SLICE_X82Y259        FDCE                                         f  cmsdk_apb_subsystem_instance/u_irq_sync_14/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      30.000    30.000 r  
    BB9                                               0.000    30.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=0)                   0.000    30.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    30.300    cmsdk_apb_subsystem_instance/u_irq_sync_14/CLK
    SLICE_X82Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_14/sync_reg_reg[0]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty            0.035    30.335    
    SLICE_X82Y259        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                      0.005    30.340    cmsdk_apb_subsystem_instance/u_irq_sync_14/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -30.340    
                         arrival time                         129.690    
  -------------------------------------------------------------------
                         slack                                 99.350    

Slack (MET) :             99.350ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -90.000ns  (HCLK rise@30.000ns - WDOGCLK rise@120.000ns)
  Data Path Delay:        1.390ns  (logic 0.247ns (17.777%)  route 1.143ns (82.223%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    Hold  -start 3  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)  120.000   120.000 r  
                         ideal clock network latency
                                                      0.300   120.300    
                         input delay                  8.000   128.300    
    BA8                                               0.000   128.300 r  HRESETn (IN)
                         net (fo=0)                   0.000   128.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247   128.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027   128.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.116   129.690    cmsdk_apb_subsystem_instance/u_irq_sync_15/RSTn
    SLICE_X82Y259        FDCE                                         f  cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      30.000    30.000 r  
    BB9                                               0.000    30.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=0)                   0.000    30.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    30.300    cmsdk_apb_subsystem_instance/u_irq_sync_15/CLK
    SLICE_X82Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty            0.035    30.335    
    SLICE_X82Y259        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005    30.340    cmsdk_apb_subsystem_instance/u_irq_sync_15/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -30.340    
                         arrival time                         129.690    
  -------------------------------------------------------------------
                         slack                                 99.350    

Slack (MET) :             99.385ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[1]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -90.000ns  (HCLK rise@30.000ns - WDOGCLK rise@120.000ns)
  Data Path Delay:        1.425ns  (logic 0.247ns (17.341%)  route 1.178ns (82.659%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    Hold  -start 3  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)  120.000   120.000 r  
                         ideal clock network latency
                                                      0.300   120.300    
                         input delay                  8.000   128.300    
    BA8                                               0.000   128.300 r  HRESETn (IN)
                         net (fo=0)                   0.000   128.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247   128.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027   128.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.151   129.725    cmsdk_apb_subsystem_instance/u_irq_sync_11/RSTn
    SLICE_X82Y258        FDCE                                         f  cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      30.000    30.000 r  
    BB9                                               0.000    30.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=0)                   0.000    30.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    30.300    cmsdk_apb_subsystem_instance/u_irq_sync_11/CLK
    SLICE_X82Y258        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[1]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty            0.035    30.335    
    SLICE_X82Y258        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005    30.340    cmsdk_apb_subsystem_instance/u_irq_sync_11/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -30.340    
                         arrival time                         129.725    
  -------------------------------------------------------------------
                         slack                                 99.385    

Slack (MET) :             99.385ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_12/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -90.000ns  (HCLK rise@30.000ns - WDOGCLK rise@120.000ns)
  Data Path Delay:        1.425ns  (logic 0.247ns (17.341%)  route 1.178ns (82.659%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    Hold  -start 3  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)  120.000   120.000 r  
                         ideal clock network latency
                                                      0.300   120.300    
                         input delay                  8.000   128.300    
    BA8                                               0.000   128.300 r  HRESETn (IN)
                         net (fo=0)                   0.000   128.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247   128.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027   128.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.151   129.725    cmsdk_apb_subsystem_instance/u_irq_sync_12/RSTn
    SLICE_X82Y258        FDCE                                         f  cmsdk_apb_subsystem_instance/u_irq_sync_12/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      30.000    30.000 r  
    BB9                                               0.000    30.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=0)                   0.000    30.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    30.300    cmsdk_apb_subsystem_instance/u_irq_sync_12/CLK
    SLICE_X82Y258        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_12/sync_reg_reg[0]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty            0.035    30.335    
    SLICE_X82Y258        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005    30.340    cmsdk_apb_subsystem_instance/u_irq_sync_12/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -30.340    
                         arrival time                         129.725    
  -------------------------------------------------------------------
                         slack                                 99.385    

Slack (MET) :             99.459ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -90.000ns  (HCLK rise@30.000ns - WDOGCLK rise@120.000ns)
  Data Path Delay:        1.499ns  (logic 0.247ns (16.485%)  route 1.252ns (83.515%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    Hold  -start 3  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)  120.000   120.000 r  
                         ideal clock network latency
                                                      0.300   120.300    
                         input delay                  8.000   128.300    
    BA8                                               0.000   128.300 r  HRESETn (IN)
                         net (fo=0)                   0.000   128.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247   128.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027   128.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.225   129.799    cmsdk_apb_subsystem_instance/u_irq_sync_13/RSTn
    SLICE_X81Y259        FDCE                                         f  cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      30.000    30.000 r  
    BB9                                               0.000    30.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=0)                   0.000    30.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    30.300    cmsdk_apb_subsystem_instance/u_irq_sync_13/CLK
    SLICE_X81Y259        FDCE                                         r  cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty            0.035    30.335    
    SLICE_X81Y259        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005    30.340    cmsdk_apb_subsystem_instance/u_irq_sync_13/sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -30.340    
                         arrival time                         129.799    
  -------------------------------------------------------------------
                         slack                                 99.459    

Slack (MET) :             99.633ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/APB_Bridge_inst/tack_sync_reg[0]/CLR
                            (removal check against rising-edge clock HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -90.000ns  (HCLK rise@30.000ns - WDOGCLK rise@120.000ns)
  Data Path Delay:        1.673ns  (logic 0.247ns (14.770%)  route 1.426ns (85.230%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.680ns, distribution -0.680ns)
  Timing Exception:       MultiCycle Path   Setup -end   4    Hold  -start 3  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)  120.000   120.000 r  
                         ideal clock network latency
                                                      0.300   120.300    
                         input delay                  8.000   128.300    
    BA8                                               0.000   128.300 r  HRESETn (IN)
                         net (fo=0)                   0.000   128.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247   128.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027   128.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000   128.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.399   129.973    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HRESETn
    SLICE_X81Y249        FDCE                                         f  cmsdk_apb_subsystem_instance/APB_Bridge_inst/tack_sync_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock HCLK rise edge)      30.000    30.000 r  
    BB9                                               0.000    30.000 r  HCLK (IN)
                         ideal clock network latency
                                                      0.300    30.300    
                         net (fo=0)                   0.000    30.300    HCLK_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000    30.300    HCLK_IBUF
    BUFGCE_X2Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    30.300 r  HCLK_IBUF_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=1467, routed)        0.000    30.300    cmsdk_apb_subsystem_instance/APB_Bridge_inst/HCLK
    SLICE_X81Y249        FDCE                                         r  cmsdk_apb_subsystem_instance/APB_Bridge_inst/tack_sync_reg[0]/C
                         clock pessimism              0.000    30.300    
                         clock uncertainty            0.035    30.335    
    SLICE_X81Y249        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005    30.340    cmsdk_apb_subsystem_instance/APB_Bridge_inst/tack_sync_reg[0]
  -------------------------------------------------------------------
                         required time                        -30.340    
                         arrival time                         129.973    
  -------------------------------------------------------------------
                         slack                                 99.633    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  HCLK
  To Clock:  PCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[1]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        4.986ns  (logic 0.612ns (12.279%)  route 4.374ns (87.721%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
                         ideal clock network latency
                                                      0.300    10.300    
                         input delay                  2.000    12.300    
    BA8                                               0.000    12.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    12.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612    12.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089    13.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.285    17.286    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X51Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X51Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[1]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X51Y270        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    20.183    RCC_instance/WDOGCLK_Divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -17.286    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[2]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        4.986ns  (logic 0.612ns (12.279%)  route 4.374ns (87.721%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
                         ideal clock network latency
                                                      0.300    10.300    
                         input delay                  2.000    12.300    
    BA8                                               0.000    12.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    12.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612    12.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089    13.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.285    17.286    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X51Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X51Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[2]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X51Y270        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    20.183    RCC_instance/WDOGCLK_Divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -17.286    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[0]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        4.924ns  (logic 0.612ns (12.433%)  route 4.312ns (87.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
                         ideal clock network latency
                                                      0.300    10.300    
                         input delay                  2.000    12.300    
    BA8                                               0.000    12.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    12.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612    12.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089    13.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.223    17.224    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[0]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X48Y271        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    20.183    RCC_instance/TIMCLK_Divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -17.224    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[3]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        4.924ns  (logic 0.612ns (12.433%)  route 4.312ns (87.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
                         ideal clock network latency
                                                      0.300    10.300    
                         input delay                  2.000    12.300    
    BA8                                               0.000    12.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    12.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612    12.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089    13.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.223    17.224    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[3]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X48Y271        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    20.183    RCC_instance/TIMCLK_Divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -17.224    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[4]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        4.924ns  (logic 0.612ns (12.433%)  route 4.312ns (87.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
                         ideal clock network latency
                                                      0.300    10.300    
                         input delay                  2.000    12.300    
    BA8                                               0.000    12.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    12.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612    12.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089    13.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.223    17.224    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[4]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X48Y271        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    20.183    RCC_instance/TIMCLK_Divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -17.224    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[5]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        4.924ns  (logic 0.612ns (12.433%)  route 4.312ns (87.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
                         ideal clock network latency
                                                      0.300    10.300    
                         input delay                  2.000    12.300    
    BA8                                               0.000    12.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    12.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612    12.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089    13.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.223    17.224    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[5]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X48Y271        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    20.183    RCC_instance/TIMCLK_Divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -17.224    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[6]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        4.924ns  (logic 0.612ns (12.433%)  route 4.312ns (87.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
                         ideal clock network latency
                                                      0.300    10.300    
                         input delay                  2.000    12.300    
    BA8                                               0.000    12.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    12.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612    12.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089    13.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.223    17.224    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[6]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X48Y271        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    20.183    RCC_instance/TIMCLK_Divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -17.224    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/div_clk_reg/PRE
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        4.914ns  (logic 0.612ns (12.459%)  route 4.302ns (87.541%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
                         ideal clock network latency
                                                      0.300    10.300    
                         input delay                  2.000    12.300    
    BA8                                               0.000    12.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    12.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612    12.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089    13.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.213    17.214    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDPE                                         f  RCC_instance/TIMCLK_Divider/div_clk_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDPE                                         r  RCC_instance/TIMCLK_Divider/div_clk_reg/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X48Y271        FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.082    20.183    RCC_instance/TIMCLK_Divider/div_clk_reg
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -17.214    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[0]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        4.914ns  (logic 0.612ns (12.459%)  route 4.302ns (87.541%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
                         ideal clock network latency
                                                      0.300    10.300    
                         input delay                  2.000    12.300    
    BA8                                               0.000    12.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    12.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612    12.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089    13.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.213    17.214    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X48Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X48Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[0]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X48Y270        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    20.183    RCC_instance/WDOGCLK_Divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -17.214    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[4]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCLK rise@20.000ns - HCLK rise@10.000ns)
  Data Path Delay:        4.914ns  (logic 0.612ns (12.459%)  route 4.302ns (87.541%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      10.000    10.000 r  
                         ideal clock network latency
                                                      0.300    10.300    
                         input delay                  2.000    12.300    
    BA8                                               0.000    12.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    12.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612    12.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089    13.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    13.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.213    17.214    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X48Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X48Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[4]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X48Y270        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    20.183    RCC_instance/WDOGCLK_Divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -17.214    
  -------------------------------------------------------------------
                         slack                                  2.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.918ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/APB_RESET/SYNC_RESET_reg/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.247ns (12.850%)  route 1.676ns (87.150%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247     2.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.649     4.223    RCC_instance/APB_RESET/RESET
    SLICE_X87Y272        FDCE                                         f  RCC_instance/APB_RESET/SYNC_RESET_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X87Y272        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     0.305    RCC_instance/APB_RESET/SYNC_RESET_reg
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.918ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/APB_RESET/shifter_reg[0]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.247ns (12.850%)  route 1.676ns (87.150%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247     2.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.649     4.223    RCC_instance/APB_RESET/RESET
    SLICE_X87Y272        FDCE                                         f  RCC_instance/APB_RESET/shifter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/shifter_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X87Y272        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     0.305    RCC_instance/APB_RESET/shifter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             4.249ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[1]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.247ns (10.963%)  route 2.007ns (89.037%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247     2.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.980     4.554    RCC_instance/TIMCLK_Divider/RST
    SLICE_X50Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X50Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[1]/C
                         clock pessimism              0.000     0.300    
    SLICE_X50Y271        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     0.305    RCC_instance/TIMCLK_Divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           4.554    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.249ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[2]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.247ns (10.963%)  route 2.007ns (89.037%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247     2.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.980     4.554    RCC_instance/TIMCLK_Divider/RST
    SLICE_X50Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X50Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[2]/C
                         clock pessimism              0.000     0.300    
    SLICE_X50Y271        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     0.305    RCC_instance/TIMCLK_Divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           4.554    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.253ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[3]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.247ns (10.944%)  route 2.011ns (89.056%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247     2.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.984     4.558    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X48Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X48Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[3]/C
                         clock pessimism              0.000     0.300    
    SLICE_X48Y270        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     0.305    RCC_instance/WDOGCLK_Divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           4.558    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.259ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/div_clk_reg/PRE
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.247ns (10.915%)  route 2.017ns (89.085%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247     2.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.990     4.564    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDPE                                         f  RCC_instance/TIMCLK_Divider/div_clk_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDPE                                         r  RCC_instance/TIMCLK_Divider/div_clk_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X48Y271        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     0.305    RCC_instance/TIMCLK_Divider/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           4.564    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.259ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[0]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.247ns (10.915%)  route 2.017ns (89.085%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247     2.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.990     4.564    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X48Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X48Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X48Y270        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     0.305    RCC_instance/WDOGCLK_Divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           4.564    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.259ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[4]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.247ns (10.915%)  route 2.017ns (89.085%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247     2.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.990     4.564    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X48Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X48Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[4]/C
                         clock pessimism              0.000     0.300    
    SLICE_X48Y270        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     0.305    RCC_instance/WDOGCLK_Divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           4.564    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.259ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[5]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.247ns (10.915%)  route 2.017ns (89.085%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247     2.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.990     4.564    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X48Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X48Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[5]/C
                         clock pessimism              0.000     0.300    
    SLICE_X48Y270        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     0.305    RCC_instance/WDOGCLK_Divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           4.564    
  -------------------------------------------------------------------
                         slack                                  4.259    

Slack (MET) :             4.259ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[6]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.247ns (10.915%)  route 2.017ns (89.085%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247     2.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.990     4.564    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X48Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X48Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[6]/C
                         clock pessimism              0.000     0.300    
    SLICE_X48Y270        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     0.305    RCC_instance/WDOGCLK_Divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           4.564    
  -------------------------------------------------------------------
                         slack                                  4.259    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PCLK
  To Clock:  PCLK

Setup :            0  Failing Endpoints,  Worst Slack       10.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.896ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[1]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.612ns (12.279%)  route 4.374ns (87.721%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.285     9.286    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X51Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X51Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[1]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X51Y270        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    20.183    RCC_instance/WDOGCLK_Divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                 10.896    

Slack (MET) :             10.896ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[2]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.612ns (12.279%)  route 4.374ns (87.721%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.285     9.286    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X51Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X51Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[2]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X51Y270        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    20.183    RCC_instance/WDOGCLK_Divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                 10.896    

Slack (MET) :             10.958ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[0]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.612ns (12.433%)  route 4.312ns (87.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.223     9.224    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[0]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X48Y271        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    20.183    RCC_instance/TIMCLK_Divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 10.958    

Slack (MET) :             10.958ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[3]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.612ns (12.433%)  route 4.312ns (87.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.223     9.224    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[3]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X48Y271        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    20.183    RCC_instance/TIMCLK_Divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 10.958    

Slack (MET) :             10.958ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[4]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.612ns (12.433%)  route 4.312ns (87.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.223     9.224    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[4]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X48Y271        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    20.183    RCC_instance/TIMCLK_Divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 10.958    

Slack (MET) :             10.958ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[5]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.612ns (12.433%)  route 4.312ns (87.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.223     9.224    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[5]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X48Y271        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    20.183    RCC_instance/TIMCLK_Divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 10.958    

Slack (MET) :             10.958ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[6]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.612ns (12.433%)  route 4.312ns (87.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.223     9.224    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[6]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X48Y271        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    20.183    RCC_instance/TIMCLK_Divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                 10.958    

Slack (MET) :             10.968ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/div_clk_reg/PRE
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.612ns (12.459%)  route 4.302ns (87.541%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.213     9.214    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDPE                                         f  RCC_instance/TIMCLK_Divider/div_clk_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDPE                                         r  RCC_instance/TIMCLK_Divider/div_clk_reg/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X48Y271        FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.082    20.183    RCC_instance/TIMCLK_Divider/div_clk_reg
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                 10.968    

Slack (MET) :             10.968ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[0]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.612ns (12.459%)  route 4.302ns (87.541%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.213     9.214    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X48Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X48Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[0]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X48Y270        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    20.183    RCC_instance/WDOGCLK_Divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                 10.968    

Slack (MET) :             10.968ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[4]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLK rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.612ns (12.459%)  route 4.302ns (87.541%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     4.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     5.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.213     9.214    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X48Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X48Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[4]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X48Y270        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    20.183    RCC_instance/WDOGCLK_Divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                 10.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[17]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.049ns (20.940%)  route 0.185ns (79.060%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.185     0.534    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X86Y272        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLK
    SLICE_X86Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[17]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y272        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[18]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.049ns (20.940%)  route 0.185ns (79.060%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.185     0.534    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X86Y272        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLK
    SLICE_X86Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[18]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y272        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[23]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.049ns (20.940%)  route 0.185ns (79.060%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.185     0.534    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X86Y272        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLK
    SLICE_X86Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[23]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y272        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[19]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.212     0.561    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X86Y273        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLK
    SLICE_X86Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[19]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y273        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[27]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.049ns (18.774%)  route 0.212ns (81.226%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.212     0.561    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X86Y273        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLK
    SLICE_X86Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[27]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y273        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[12]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.049ns (17.818%)  route 0.226ns (82.182%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.226     0.575    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X85Y271        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLK
    SLICE_X85Y271        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[12]/C
                         clock pessimism              0.000     0.300    
    SLICE_X85Y271        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.575    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[15]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.049ns (17.818%)  route 0.226ns (82.182%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.226     0.575    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X85Y271        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLK
    SLICE_X85Y271        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[15]/C
                         clock pessimism              0.000     0.300    
    SLICE_X85Y271        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.575    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[8]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.049ns (17.818%)  route 0.226ns (82.182%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.226     0.575    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X85Y271        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLK
    SLICE_X85Y271        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[8]/C
                         clock pessimism              0.000     0.300    
    SLICE_X85Y271        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.575    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[14]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.049ns (17.690%)  route 0.228ns (82.310%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.228     0.577    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X84Y272        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLK
    SLICE_X84Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[14]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y272        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[21]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.049ns (17.690%)  route 0.228ns (82.310%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.228     0.577    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X84Y272        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLK
    SLICE_X84Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[21]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y272        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_curr_val_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  0.272    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  WDOGCLK
  To Clock:  PCLK

Setup :            0  Failing Endpoints,  Worst Slack       26.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       29.883ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.896ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[1]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (PCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.612ns (12.279%)  route 4.374ns (87.721%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.285    13.286    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X51Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      40.000    40.000 r  
    SLICE_X48Y268        FDPE                         0.000    40.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    40.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X51Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[1]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X51Y270        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    40.183    RCC_instance/WDOGCLK_Divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -13.286    
  -------------------------------------------------------------------
                         slack                                 26.896    

Slack (MET) :             26.896ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[2]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (PCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.612ns (12.279%)  route 4.374ns (87.721%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.285    13.286    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X51Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      40.000    40.000 r  
    SLICE_X48Y268        FDPE                         0.000    40.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    40.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X51Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[2]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X51Y270        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    40.183    RCC_instance/WDOGCLK_Divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -13.286    
  -------------------------------------------------------------------
                         slack                                 26.896    

Slack (MET) :             26.958ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[0]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (PCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.612ns (12.433%)  route 4.312ns (87.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.223    13.224    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      40.000    40.000 r  
    SLICE_X48Y268        FDPE                         0.000    40.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    40.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[0]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X48Y271        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    40.183    RCC_instance/TIMCLK_Divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -13.224    
  -------------------------------------------------------------------
                         slack                                 26.958    

Slack (MET) :             26.958ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[3]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (PCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.612ns (12.433%)  route 4.312ns (87.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.223    13.224    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      40.000    40.000 r  
    SLICE_X48Y268        FDPE                         0.000    40.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    40.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[3]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X48Y271        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    40.183    RCC_instance/TIMCLK_Divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -13.224    
  -------------------------------------------------------------------
                         slack                                 26.958    

Slack (MET) :             26.958ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[4]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (PCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.612ns (12.433%)  route 4.312ns (87.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.223    13.224    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      40.000    40.000 r  
    SLICE_X48Y268        FDPE                         0.000    40.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    40.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[4]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X48Y271        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    40.183    RCC_instance/TIMCLK_Divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -13.224    
  -------------------------------------------------------------------
                         slack                                 26.958    

Slack (MET) :             26.958ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[5]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (PCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.612ns (12.433%)  route 4.312ns (87.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.223    13.224    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      40.000    40.000 r  
    SLICE_X48Y268        FDPE                         0.000    40.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    40.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[5]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X48Y271        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    40.183    RCC_instance/TIMCLK_Divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -13.224    
  -------------------------------------------------------------------
                         slack                                 26.958    

Slack (MET) :             26.958ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[6]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (PCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 0.612ns (12.433%)  route 4.312ns (87.567%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.223    13.224    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      40.000    40.000 r  
    SLICE_X48Y268        FDPE                         0.000    40.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    40.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[6]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X48Y271        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    40.183    RCC_instance/TIMCLK_Divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -13.224    
  -------------------------------------------------------------------
                         slack                                 26.958    

Slack (MET) :             26.968ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/div_clk_reg/PRE
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (PCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.612ns (12.459%)  route 4.302ns (87.541%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.213    13.214    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDPE                                         f  RCC_instance/TIMCLK_Divider/div_clk_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      40.000    40.000 r  
    SLICE_X48Y268        FDPE                         0.000    40.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    40.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDPE                                         r  RCC_instance/TIMCLK_Divider/div_clk_reg/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X48Y271        FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.082    40.183    RCC_instance/TIMCLK_Divider/div_clk_reg
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -13.214    
  -------------------------------------------------------------------
                         slack                                 26.968    

Slack (MET) :             26.968ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[0]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (PCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.612ns (12.459%)  route 4.302ns (87.541%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.213    13.214    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X48Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      40.000    40.000 r  
    SLICE_X48Y268        FDPE                         0.000    40.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    40.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X48Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[0]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X48Y270        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    40.183    RCC_instance/WDOGCLK_Divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -13.214    
  -------------------------------------------------------------------
                         slack                                 26.968    

Slack (MET) :             26.968ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[4]/CLR
                            (recovery check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (PCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.612ns (12.459%)  route 4.302ns (87.541%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 20.300 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.753ns, distribution -0.753ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         4.213    13.214    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X48Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      40.000    40.000 r  
    SLICE_X48Y268        FDPE                         0.000    40.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    40.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X48Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[4]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X48Y270        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    40.183    RCC_instance/WDOGCLK_Divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -13.214    
  -------------------------------------------------------------------
                         slack                                 26.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.883ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/APB_RESET/SYNC_RESET_reg/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (PCLK rise@20.000ns - WDOGCLK rise@40.000ns)
  Data Path Delay:        1.923ns  (logic 0.247ns (12.850%)  route 1.676ns (87.150%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)   40.000    40.000 r  
                         ideal clock network latency
                                                      0.300    40.300    
                         input delay                  8.000    48.300    
    BA8                                               0.000    48.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    48.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    48.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    48.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.649    50.223    RCC_instance/APB_RESET/RESET
    SLICE_X87Y272        FDCE                                         f  RCC_instance/APB_RESET/SYNC_RESET_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty            0.035    20.335    
    SLICE_X87Y272        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005    20.340    RCC_instance/APB_RESET/SYNC_RESET_reg
  -------------------------------------------------------------------
                         required time                        -20.340    
                         arrival time                          50.223    
  -------------------------------------------------------------------
                         slack                                 29.883    

Slack (MET) :             29.883ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/APB_RESET/shifter_reg[0]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (PCLK rise@20.000ns - WDOGCLK rise@40.000ns)
  Data Path Delay:        1.923ns  (logic 0.247ns (12.850%)  route 1.676ns (87.150%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)   40.000    40.000 r  
                         ideal clock network latency
                                                      0.300    40.300    
                         input delay                  8.000    48.300    
    BA8                                               0.000    48.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    48.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    48.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    48.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.649    50.223    RCC_instance/APB_RESET/RESET
    SLICE_X87Y272        FDCE                                         f  RCC_instance/APB_RESET/shifter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/shifter_reg[0]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty            0.035    20.335    
    SLICE_X87Y272        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005    20.340    RCC_instance/APB_RESET/shifter_reg[0]
  -------------------------------------------------------------------
                         required time                        -20.340    
                         arrival time                          50.223    
  -------------------------------------------------------------------
                         slack                                 29.883    

Slack (MET) :             30.214ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[1]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (PCLK rise@20.000ns - WDOGCLK rise@40.000ns)
  Data Path Delay:        2.254ns  (logic 0.247ns (10.963%)  route 2.007ns (89.037%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)   40.000    40.000 r  
                         ideal clock network latency
                                                      0.300    40.300    
                         input delay                  8.000    48.300    
    BA8                                               0.000    48.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    48.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    48.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    48.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.980    50.554    RCC_instance/TIMCLK_Divider/RST
    SLICE_X50Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X50Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[1]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty            0.035    20.335    
    SLICE_X50Y271        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005    20.340    RCC_instance/TIMCLK_Divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        -20.340    
                         arrival time                          50.554    
  -------------------------------------------------------------------
                         slack                                 30.214    

Slack (MET) :             30.214ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/counter_reg[2]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (PCLK rise@20.000ns - WDOGCLK rise@40.000ns)
  Data Path Delay:        2.254ns  (logic 0.247ns (10.963%)  route 2.007ns (89.037%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)   40.000    40.000 r  
                         ideal clock network latency
                                                      0.300    40.300    
                         input delay                  8.000    48.300    
    BA8                                               0.000    48.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    48.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    48.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    48.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.980    50.554    RCC_instance/TIMCLK_Divider/RST
    SLICE_X50Y271        FDCE                                         f  RCC_instance/TIMCLK_Divider/counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X50Y271        FDCE                                         r  RCC_instance/TIMCLK_Divider/counter_reg[2]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty            0.035    20.335    
    SLICE_X50Y271        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005    20.340    RCC_instance/TIMCLK_Divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.340    
                         arrival time                          50.554    
  -------------------------------------------------------------------
                         slack                                 30.214    

Slack (MET) :             30.218ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[3]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (PCLK rise@20.000ns - WDOGCLK rise@40.000ns)
  Data Path Delay:        2.258ns  (logic 0.247ns (10.944%)  route 2.011ns (89.056%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)   40.000    40.000 r  
                         ideal clock network latency
                                                      0.300    40.300    
                         input delay                  8.000    48.300    
    BA8                                               0.000    48.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    48.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    48.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    48.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.984    50.558    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X48Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X48Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[3]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty            0.035    20.335    
    SLICE_X48Y270        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005    20.340    RCC_instance/WDOGCLK_Divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        -20.340    
                         arrival time                          50.558    
  -------------------------------------------------------------------
                         slack                                 30.218    

Slack (MET) :             30.224ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/TIMCLK_Divider/div_clk_reg/PRE
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (PCLK rise@20.000ns - WDOGCLK rise@40.000ns)
  Data Path Delay:        2.264ns  (logic 0.247ns (10.915%)  route 2.017ns (89.085%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)   40.000    40.000 r  
                         ideal clock network latency
                                                      0.300    40.300    
                         input delay                  8.000    48.300    
    BA8                                               0.000    48.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    48.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    48.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    48.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.990    50.564    RCC_instance/TIMCLK_Divider/RST
    SLICE_X48Y271        FDPE                                         f  RCC_instance/TIMCLK_Divider/div_clk_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/TIMCLK_Divider/REF_CLK
    SLICE_X48Y271        FDPE                                         r  RCC_instance/TIMCLK_Divider/div_clk_reg/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty            0.035    20.335    
    SLICE_X48Y271        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005    20.340    RCC_instance/TIMCLK_Divider/div_clk_reg
  -------------------------------------------------------------------
                         required time                        -20.340    
                         arrival time                          50.564    
  -------------------------------------------------------------------
                         slack                                 30.224    

Slack (MET) :             30.224ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[0]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (PCLK rise@20.000ns - WDOGCLK rise@40.000ns)
  Data Path Delay:        2.264ns  (logic 0.247ns (10.915%)  route 2.017ns (89.085%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)   40.000    40.000 r  
                         ideal clock network latency
                                                      0.300    40.300    
                         input delay                  8.000    48.300    
    BA8                                               0.000    48.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    48.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    48.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    48.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.990    50.564    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X48Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X48Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[0]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty            0.035    20.335    
    SLICE_X48Y270        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005    20.340    RCC_instance/WDOGCLK_Divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -20.340    
                         arrival time                          50.564    
  -------------------------------------------------------------------
                         slack                                 30.224    

Slack (MET) :             30.224ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[4]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (PCLK rise@20.000ns - WDOGCLK rise@40.000ns)
  Data Path Delay:        2.264ns  (logic 0.247ns (10.915%)  route 2.017ns (89.085%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)   40.000    40.000 r  
                         ideal clock network latency
                                                      0.300    40.300    
                         input delay                  8.000    48.300    
    BA8                                               0.000    48.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    48.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    48.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    48.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.990    50.564    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X48Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X48Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[4]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty            0.035    20.335    
    SLICE_X48Y270        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005    20.340    RCC_instance/WDOGCLK_Divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        -20.340    
                         arrival time                          50.564    
  -------------------------------------------------------------------
                         slack                                 30.224    

Slack (MET) :             30.224ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[5]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (PCLK rise@20.000ns - WDOGCLK rise@40.000ns)
  Data Path Delay:        2.264ns  (logic 0.247ns (10.915%)  route 2.017ns (89.085%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)   40.000    40.000 r  
                         ideal clock network latency
                                                      0.300    40.300    
                         input delay                  8.000    48.300    
    BA8                                               0.000    48.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    48.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    48.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    48.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.990    50.564    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X48Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X48Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[5]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty            0.035    20.335    
    SLICE_X48Y270        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005    20.340    RCC_instance/WDOGCLK_Divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.340    
                         arrival time                          50.564    
  -------------------------------------------------------------------
                         slack                                 30.224    

Slack (MET) :             30.224ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/WDOGCLK_Divider/counter_reg[6]/CLR
                            (removal check against rising-edge clock PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (PCLK rise@20.000ns - WDOGCLK rise@40.000ns)
  Data Path Delay:        2.264ns  (logic 0.247ns (10.915%)  route 2.017ns (89.085%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.386ns, distribution -0.386ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)   40.000    40.000 r  
                         ideal clock network latency
                                                      0.300    40.300    
                         input delay                  8.000    48.300    
    BA8                                               0.000    48.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    48.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247    48.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027    48.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    48.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.990    50.564    RCC_instance/WDOGCLK_Divider/RST
    SLICE_X48Y270        FDCE                                         f  RCC_instance/WDOGCLK_Divider/counter_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/WDOGCLK_Divider/REF_CLK
    SLICE_X48Y270        FDCE                                         r  RCC_instance/WDOGCLK_Divider/counter_reg[6]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty            0.035    20.335    
    SLICE_X48Y270        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005    20.340    RCC_instance/WDOGCLK_Divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                        -20.340    
                         arrival time                          50.564    
  -------------------------------------------------------------------
                         slack                                 30.224    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PCLK
  To Clock:  PCLKG

Setup :            0  Failing Endpoints,  Worst Slack       17.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.996ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[17]/CLR
                            (recovery check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.114ns (6.041%)  route 1.773ns (93.959%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.773     2.187    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PRESETn
    SLICE_X84Y282        FDCE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X84Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[17]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X84Y282        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082    20.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[17]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                 17.996    

Slack (MET) :             17.996ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[22]/CLR
                            (recovery check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.114ns (6.041%)  route 1.773ns (93.959%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.773     2.187    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PRESETn
    SLICE_X84Y282        FDCE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[22]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X84Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[22]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X84Y282        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    20.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[22]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                 17.996    

Slack (MET) :             17.996ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[23]/CLR
                            (recovery check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.114ns (6.041%)  route 1.773ns (93.959%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.773     2.187    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PRESETn
    SLICE_X84Y282        FDCE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X84Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[23]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X84Y282        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082    20.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[23]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                 17.996    

Slack (MET) :             17.996ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[26]/CLR
                            (recovery check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.114ns (6.041%)  route 1.773ns (93.959%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.773     2.187    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PRESETn
    SLICE_X84Y282        FDCE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X84Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[26]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X84Y282        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082    20.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[26]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                 17.996    

Slack (MET) :             17.996ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[19]/CLR
                            (recovery check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.114ns (6.041%)  route 1.773ns (93.959%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.773     2.187    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PRESETn
    SLICE_X84Y282        FDCE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X84Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[19]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X84Y282        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    20.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[19]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                 17.996    

Slack (MET) :             17.996ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[26]/CLR
                            (recovery check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.114ns (6.041%)  route 1.773ns (93.959%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.773     2.187    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PRESETn
    SLICE_X84Y282        FDCE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X84Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[26]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X84Y282        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    20.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_val_reg[26]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -2.187    
  -------------------------------------------------------------------
                         slack                                 17.996    

Slack (MET) :             18.003ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[19]/CLR
                            (recovery check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.114ns (6.064%)  route 1.766ns (93.936%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.766     2.180    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PRESETn
    SLICE_X83Y282        FDCE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/PCLK
    SLICE_X83Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[19]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y282        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082    20.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/i_prdata_reg[19]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 18.003    

Slack (MET) :             18.003ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[19]/CLR
                            (recovery check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.114ns (6.064%)  route 1.766ns (93.936%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.766     2.180    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PRESETn
    SLICE_X83Y282        FDCE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X83Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[19]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y282        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082    20.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[19]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 18.003    

Slack (MET) :             18.003ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[24]/CLR
                            (recovery check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.114ns (6.064%)  route 1.766ns (93.936%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.766     2.180    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PRESETn
    SLICE_X83Y282        FDCE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X83Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[24]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y282        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082    20.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[24]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 18.003    

Slack (MET) :             18.003ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[27]/CLR
                            (recovery check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (PCLKG rise@20.000ns - PCLK rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.114ns (6.064%)  route 1.766ns (93.936%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.722ns, distribution -0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.766     2.180    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PRESETn
    SLICE_X83Y282        FDCE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)     20.000    20.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000    20.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300    20.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000    20.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PCLK
    SLICE_X83Y282        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[27]/C
                         clock pessimism              0.000    20.300    
                         clock uncertainty           -0.035    20.265    
    SLICE_X83Y282        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082    20.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/load_period_reg[27]
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -2.180    
  -------------------------------------------------------------------
                         slack                                 18.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[17]/CLR
                            (removal check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.179     0.528    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X86Y272        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X86Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[17]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y272        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[18]/CLR
                            (removal check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.179     0.528    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X86Y272        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X86Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[18]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y272        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[23]/CLR
                            (removal check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.049ns (21.491%)  route 0.179ns (78.509%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.179     0.528    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X86Y272        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X86Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[23]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y272        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[19]/CLR
                            (removal check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.049ns (19.216%)  route 0.206ns (80.784%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.206     0.555    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X86Y273        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X86Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[19]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y273        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[27]/CLR
                            (removal check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.049ns (19.216%)  route 0.206ns (80.784%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.206     0.555    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X86Y273        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X86Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[27]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y273        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[21]/CLR
                            (removal check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.049ns (18.081%)  route 0.222ns (81.919%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.222     0.571    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X84Y272        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X84Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[21]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y272        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[24]/CLR
                            (removal check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.049ns (18.081%)  route 0.222ns (81.919%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.222     0.571    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X86Y271        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X86Y271        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[24]/C
                         clock pessimism              0.000     0.300    
    SLICE_X86Y271        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[26]/CLR
                            (removal check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.049ns (18.081%)  route 0.222ns (81.919%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.222     0.571    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X84Y272        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X84Y272        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[26]/C
                         clock pessimism              0.000     0.300    
    SLICE_X84Y272        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[12]/CLR
                            (removal check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.015%)  route 0.223ns (81.985%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.223     0.572    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X85Y271        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X85Y271        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[12]/C
                         clock pessimism              0.000     0.300    
    SLICE_X85Y271        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.572    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[15]/CLR
                            (removal check against rising-edge clock PCLKG  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCLKG rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.049ns (18.015%)  route 0.223ns (81.985%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.392ns, distribution -0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.223     0.572    cmsdk_apb_subsystem_instance/TIMER/PRESETn
    SLICE_X85Y271        FDCE                                         f  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock PCLKG rise edge)      0.000     0.000 r  
    BUFGCE_X2Y104        BUFGCE                       0.000     0.000 r  RCC_instance/GATE/GATED_CLK_BUFG_inst/O
                         ideal clock network latency
                                                      0.300     0.300    
    X3Y4 (CLOCK_ROOT)    net (fo=386, routed)         0.000     0.300    cmsdk_apb_subsystem_instance/TIMER/PCLKG
    SLICE_X85Y271        FDCE                                         r  cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[15]/C
                         clock pessimism              0.000     0.300    
    SLICE_X85Y271        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/TIMER/reg_reload_val_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.572    
  -------------------------------------------------------------------
                         slack                                  0.267    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PCLK
  To Clock:  TIMCLK

Setup :            0  Failing Endpoints,  Worst Slack       17.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.997ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[16]/PRE
                            (recovery check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.886ns  (logic 0.114ns (6.045%)  route 1.772ns (93.955%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    20.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.772    22.186    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PRESETn
    SLICE_X83Y282        FDPE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[16]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X83Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[16]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X83Y282        FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.082    40.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -22.186    
  -------------------------------------------------------------------
                         slack                                 17.997    

Slack (MET) :             18.006ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[19]/PRE
                            (recovery check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.877ns  (logic 0.114ns (6.074%)  route 1.763ns (93.926%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    20.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.763    22.177    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PRESETn
    SLICE_X84Y282        FDPE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[19]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X84Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[19]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X84Y282        FDPE (Recov_HFF_SLICEL_C_PRE)
                                                     -0.082    40.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -22.177    
  -------------------------------------------------------------------
                         slack                                 18.006    

Slack (MET) :             18.006ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[26]/PRE
                            (recovery check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.877ns  (logic 0.114ns (6.074%)  route 1.763ns (93.926%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    20.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.763    22.177    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PRESETn
    SLICE_X84Y282        FDPE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[26]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X84Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[26]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X84Y282        FDPE (Recov_GFF_SLICEL_C_PRE)
                                                     -0.082    40.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -22.177    
  -------------------------------------------------------------------
                         slack                                 18.006    

Slack (MET) :             18.082ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg_reg[1]/CLR
                            (recovery check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.801ns  (logic 0.114ns (6.330%)  route 1.687ns (93.670%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    20.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.687    22.101    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PRESETn
    SLICE_X86Y283        FDCE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X86Y283        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg_reg[1]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X86Y283        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    40.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/carry_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -22.101    
  -------------------------------------------------------------------
                         slack                                 18.082    

Slack (MET) :             18.083ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[30]/PRE
                            (recovery check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.800ns  (logic 0.114ns (6.333%)  route 1.686ns (93.667%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    20.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.686    22.100    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PRESETn
    SLICE_X85Y283        FDPE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[30]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X85Y283        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[30]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X85Y283        FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.082    40.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -22.100    
  -------------------------------------------------------------------
                         slack                                 18.083    

Slack (MET) :             18.128ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[22]/PRE
                            (recovery check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.755ns  (logic 0.114ns (6.496%)  route 1.641ns (93.504%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    20.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.641    22.055    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PRESETn
    SLICE_X88Y285        FDPE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[22]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y285        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[22]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X88Y285        FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082    40.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -22.055    
  -------------------------------------------------------------------
                         slack                                 18.128    

Slack (MET) :             18.140ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[18]/PRE
                            (recovery check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.743ns  (logic 0.114ns (6.540%)  route 1.629ns (93.460%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    20.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.629    22.043    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PRESETn
    SLICE_X86Y282        FDPE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[18]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X86Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[18]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X86Y282        FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082    40.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -22.043    
  -------------------------------------------------------------------
                         slack                                 18.140    

Slack (MET) :             18.141ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[22]/PRE
                            (recovery check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.742ns  (logic 0.114ns (6.544%)  route 1.628ns (93.456%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    20.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.628    22.042    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PRESETn
    SLICE_X85Y282        FDPE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[22]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X85Y282        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[22]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X85Y282        FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.082    40.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -22.042    
  -------------------------------------------------------------------
                         slack                                 18.141    

Slack (MET) :             18.172ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[18]/PRE
                            (recovery check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.711ns  (logic 0.114ns (6.663%)  route 1.597ns (93.337%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    20.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.597    22.011    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PRESETn
    SLICE_X87Y284        FDPE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[18]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X87Y284        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[18]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X87Y284        FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.082    40.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -22.011    
  -------------------------------------------------------------------
                         slack                                 18.172    

Slack (MET) :             18.172ns  (required time - arrival time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[21]/PRE
                            (recovery check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (TIMCLK rise@40.000ns - PCLK rise@20.000ns)
  Data Path Delay:        1.711ns  (logic 0.114ns (6.663%)  route 1.597ns (93.337%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.816ns, distribution -0.816ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
    SLICE_X48Y268        FDPE                         0.000    20.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    20.300    
                         net (fo=1, routed)           0.000    20.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    20.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000    20.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    20.414 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         1.597    22.011    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PRESETn
    SLICE_X87Y284        FDPE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[21]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)    40.000    40.000 r  
    SLICE_X48Y271        FDPE                         0.000    40.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X87Y284        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[21]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X87Y284        FDPE (Recov_CFF_SLICEM_C_PRE)
                                                     -0.082    40.183    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -22.011    
  -------------------------------------------------------------------
                         slack                                 18.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[3]/PRE
                            (removal check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.049ns (16.066%)  route 0.256ns (83.934%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.256     0.605    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PRESETn
    SLICE_X87Y276        FDPE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[3]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X87Y276        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[3]/C
                         clock pessimism              0.000     0.300    
    SLICE_X87Y276        FDPE (Remov_DFF_SLICEM_C_PRE)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[2]/PRE
                            (removal check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.049ns (15.961%)  route 0.258ns (84.039%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.258     0.607    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PRESETn
    SLICE_X88Y276        FDPE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y276        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[2]/C
                         clock pessimism              0.000     0.300    
    SLICE_X88Y276        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[7]/PRE
                            (removal check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.049ns (15.961%)  route 0.258ns (84.039%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.258     0.607    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PRESETn
    SLICE_X88Y276        FDPE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[7]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y276        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[7]/C
                         clock pessimism              0.000     0.300    
    SLICE_X88Y276        FDPE (Remov_CFF_SLICEL_C_PRE)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_reg_t_reg/CLR
                            (removal check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.049ns (9.899%)  route 0.446ns (90.101%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.446     0.795    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PRESETn
    SLICE_X88Y274        FDCE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_reg_t_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_reg_t_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X88Y274        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_reg_t_reg
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_tog_t_reg/CLR
                            (removal check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.049ns (9.899%)  route 0.446ns (90.101%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.446     0.795    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PRESETn
    SLICE_X88Y274        FDCE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_tog_t_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_tog_t_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X88Y274        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/int_clr_tog_t_reg
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/raw_intfrc_reg/CLR
                            (removal check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.049ns (9.780%)  route 0.452ns (90.220%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.452     0.801    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PRESETn
    SLICE_X88Y274        FDCE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/raw_intfrc_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X88Y274        FDCE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/raw_intfrc_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X88Y274        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/raw_intfrc_reg
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[1]/PRE
                            (removal check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.049ns (9.646%)  route 0.459ns (90.354%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.459     0.808    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PRESETn
    SLICE_X87Y275        FDPE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X87Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[1]/C
                         clock pessimism              0.000     0.300    
    SLICE_X87Y275        FDPE (Remov_HFF_SLICEM_C_PRE)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[5]/PRE
                            (removal check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.049ns (9.646%)  route 0.459ns (90.354%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.459     0.808    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/PRESETn
    SLICE_X87Y275        FDPE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[5]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/TIMCLK
    SLICE_X87Y275        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[5]/C
                         clock pessimism              0.000     0.300    
    SLICE_X87Y275        FDPE (Remov_GFF_SLICEM_C_PRE)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_2/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[2]/PRE
                            (removal check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.049ns (9.478%)  route 0.468ns (90.522%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.468     0.817    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PRESETn
    SLICE_X82Y278        FDPE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X82Y278        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[2]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y278        FDPE (Remov_DFF_SLICEM_C_PRE)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 RCC_instance/APB_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[5]/PRE
                            (removal check against rising-edge clock TIMCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TIMCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.049ns (9.478%)  route 0.468ns (90.522%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.351ns, distribution -0.351ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
    SLICE_X48Y268        FDPE                         0.000     0.000 r  RCC_instance/PCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/PCLK_Divider/OUT_CLK
    BUFGCE_X1Y110        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/PCLK_Divider/OUT_CLK_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=306, routed)         0.000     0.300    RCC_instance/APB_RESET/CLK
    SLICE_X87Y272        FDCE                                         r  RCC_instance/APB_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y272        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.349 r  RCC_instance/APB_RESET/SYNC_RESET_reg/Q
                         net (fo=769, routed)         0.468     0.817    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/PRESETn
    SLICE_X82Y278        FDPE                                         f  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[5]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock TIMCLK rise edge)     0.000     0.000 r  
    SLICE_X48Y271        FDPE                         0.000     0.000 r  RCC_instance/TIMCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/TIMCLK_Divider/OUT_CLK
    BUFGCE_X1Y116        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/TIMCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=95, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/TIMCLK
    SLICE_X82Y278        FDPE                                         r  cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[5]/C
                         clock pessimism              0.000     0.300    
    SLICE_X82Y278        FDPE (Remov_CFF_SLICEM_C_PRE)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/Dual_timer_instance.DUAL_TIMER/u_apb_timer_frc_1/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.512    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  HCLK
  To Clock:  WDOGCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/WDOG_RESET/SYNC_RESET_reg/CLR
                            (recovery check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (WDOGCLK rise@40.000ns - HCLK rise@30.000ns)
  Data Path Delay:        4.048ns  (logic 0.612ns (15.124%)  route 3.436ns (84.876%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 40.300 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 30.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      30.000    30.000 r  
                         ideal clock network latency
                                                      0.300    30.300    
                         input delay                  2.000    32.300    
    BA8                                               0.000    32.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    32.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612    32.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089    33.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    33.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         3.347    36.348    RCC_instance/WDOG_RESET/RESET
    SLICE_X80Y272        FDCE                                         f  RCC_instance/WDOG_RESET/SYNC_RESET_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X80Y272        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    40.183    RCC_instance/WDOG_RESET/SYNC_RESET_reg
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -36.348    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/WDOG_RESET/shifter_reg[0]/CLR
                            (recovery check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (WDOGCLK rise@40.000ns - HCLK rise@30.000ns)
  Data Path Delay:        4.048ns  (logic 0.612ns (15.124%)  route 3.436ns (84.876%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 40.300 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 30.000 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)      30.000    30.000 r  
                         ideal clock network latency
                                                      0.300    30.300    
                         input delay                  2.000    32.300    
    BA8                                               0.000    32.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    32.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612    32.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089    33.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    33.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         3.347    36.348    RCC_instance/WDOG_RESET/RESET
    SLICE_X80Y272        FDCE                                         f  RCC_instance/WDOG_RESET/shifter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/shifter_reg[0]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X80Y272        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    40.183    RCC_instance/WDOG_RESET/shifter_reg[0]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -36.348    
  -------------------------------------------------------------------
                         slack                                  3.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.800ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/WDOG_RESET/SYNC_RESET_reg/CLR
                            (removal check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.247ns (13.690%)  route 1.558ns (86.310%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247     2.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.531     4.105    RCC_instance/WDOG_RESET/RESET
    SLICE_X80Y272        FDCE                                         f  RCC_instance/WDOG_RESET/SYNC_RESET_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y272        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.305    RCC_instance/WDOG_RESET/SYNC_RESET_reg
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           4.105    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.800ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by HCLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RCC_instance/WDOG_RESET/shifter_reg[0]/CLR
                            (removal check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - HCLK rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.247ns (13.690%)  route 1.558ns (86.310%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  2.000     2.300    
    BA8                                               0.000     2.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     2.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247     2.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     2.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     2.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.531     4.105    RCC_instance/WDOG_RESET/RESET
    SLICE_X80Y272        FDCE                                         f  RCC_instance/WDOG_RESET/shifter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/shifter_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y272        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     0.305    RCC_instance/WDOG_RESET/shifter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           4.105    
  -------------------------------------------------------------------
                         slack                                  3.800    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PCLK
  To Clock:  WDOGCLK

Setup :            0  Failing Endpoints,  Worst Slack       11.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.834ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCC_instance/WDOG_RESET/SYNC_RESET_reg/CLR
                            (recovery check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (WDOGCLK rise@40.000ns - PCLK rise@20.000ns)
  Data Path Delay:        4.048ns  (logic 0.612ns (15.124%)  route 3.436ns (84.876%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 40.300 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
                         ideal clock network latency
                                                      0.300    20.300    
                         input delay                  4.000    24.300    
    BA8                                               0.000    24.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    24.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612    24.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089    25.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    25.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         3.347    28.348    RCC_instance/WDOG_RESET/RESET
    SLICE_X80Y272        FDCE                                         f  RCC_instance/WDOG_RESET/SYNC_RESET_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X80Y272        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    40.183    RCC_instance/WDOG_RESET/SYNC_RESET_reg
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -28.348    
  -------------------------------------------------------------------
                         slack                                 11.834    

Slack (MET) :             11.834ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCC_instance/WDOG_RESET/shifter_reg[0]/CLR
                            (recovery check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (WDOGCLK rise@40.000ns - PCLK rise@20.000ns)
  Data Path Delay:        4.048ns  (logic 0.612ns (15.124%)  route 3.436ns (84.876%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 40.300 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.000 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)      20.000    20.000 r  
                         ideal clock network latency
                                                      0.300    20.300    
                         input delay                  4.000    24.300    
    BA8                                               0.000    24.300 r  HRESETn (IN)
                         net (fo=0)                   0.000    24.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612    24.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089    25.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    25.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         3.347    28.348    RCC_instance/WDOG_RESET/RESET
    SLICE_X80Y272        FDCE                                         f  RCC_instance/WDOG_RESET/shifter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/shifter_reg[0]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X80Y272        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    40.183    RCC_instance/WDOG_RESET/shifter_reg[0]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -28.348    
  -------------------------------------------------------------------
                         slack                                 11.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.800ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCC_instance/WDOG_RESET/SYNC_RESET_reg/CLR
                            (removal check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.247ns (13.690%)  route 1.558ns (86.310%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247     4.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     4.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.531     6.105    RCC_instance/WDOG_RESET/RESET
    SLICE_X80Y272        FDCE                                         f  RCC_instance/WDOG_RESET/SYNC_RESET_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y272        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.305    RCC_instance/WDOG_RESET/SYNC_RESET_reg
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           6.105    
  -------------------------------------------------------------------
                         slack                                  5.800    

Slack (MET) :             5.800ns  (arrival time - required time)
  Source:                 HRESETn
                            (input port clocked by PCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RCC_instance/WDOG_RESET/shifter_reg[0]/CLR
                            (removal check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - PCLK rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.247ns (13.690%)  route 1.558ns (86.310%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCLK rise edge)       0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  4.000     4.300    
    BA8                                               0.000     4.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     4.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.247     4.547 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     4.574    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     4.574 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         1.531     6.105    RCC_instance/WDOG_RESET/RESET
    SLICE_X80Y272        FDCE                                         f  RCC_instance/WDOG_RESET/shifter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/shifter_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y272        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     0.305    RCC_instance/WDOG_RESET/shifter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           6.105    
  -------------------------------------------------------------------
                         slack                                  5.800    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  WDOGCLK
  To Clock:  WDOGCLK

Setup :            0  Failing Endpoints,  Worst Slack       27.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.834ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/WDOG_RESET/SYNC_RESET_reg/CLR
                            (recovery check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.612ns (15.124%)  route 3.436ns (84.876%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 40.300 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         3.347    12.348    RCC_instance/WDOG_RESET/RESET
    SLICE_X80Y272        FDCE                                         f  RCC_instance/WDOG_RESET/SYNC_RESET_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X80Y272        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    40.183    RCC_instance/WDOG_RESET/SYNC_RESET_reg
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                 27.834    

Slack (MET) :             27.834ns  (required time - arrival time)
  Source:                 HRESETn
                            (input port clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            RCC_instance/WDOG_RESET/shifter_reg[0]/CLR
                            (recovery check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.612ns (15.124%)  route 3.436ns (84.876%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.300ns = ( 40.300 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
                         ideal clock network latency
                                                      0.300     0.300    
                         input delay                  8.000     8.300    
    BA8                                               0.000     8.300 r  HRESETn (IN)
                         net (fo=0)                   0.000     8.300    HRESETn_IBUF_inst/I
    BA8                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.612     8.912 r  HRESETn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.089     9.001    HRESETn_IBUF_inst/OUT
    BA8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     9.001 r  HRESETn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=403, routed)         3.347    12.348    RCC_instance/WDOG_RESET/RESET
    SLICE_X80Y272        FDCE                                         f  RCC_instance/WDOG_RESET/shifter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/shifter_reg[0]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X80Y272        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    40.183    RCC_instance/WDOG_RESET/shifter_reg[0]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                 27.834    

Slack (MET) :             38.736ns  (required time - arrival time)
  Source:                 RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[28]/PRE
                            (recovery check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.114ns (9.939%)  route 1.033ns (90.061%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.414 r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/Q
                         net (fo=41, routed)          1.033     1.447    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGRESn
    SLICE_X82Y274        FDPE                                         f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[28]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X82Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[28]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X82Y274        FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.082    40.183    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[28]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                 38.736    

Slack (MET) :             38.802ns  (required time - arrival time)
  Source:                 RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[16]/PRE
                            (recovery check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.114ns (10.546%)  route 0.967ns (89.454%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.414 r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/Q
                         net (fo=41, routed)          0.967     1.381    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGRESn
    SLICE_X81Y274        FDPE                                         f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[16]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[16]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y274        FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.082    40.183    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                 38.802    

Slack (MET) :             38.802ns  (required time - arrival time)
  Source:                 RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[19]/PRE
                            (recovery check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.114ns (10.546%)  route 0.967ns (89.454%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.414 r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/Q
                         net (fo=41, routed)          0.967     1.381    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGRESn
    SLICE_X81Y274        FDPE                                         f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[19]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[19]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y274        FDPE (Recov_CFF_SLICEL_C_PRE)
                                                     -0.082    40.183    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[19]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                 38.802    

Slack (MET) :             38.802ns  (required time - arrival time)
  Source:                 RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[22]/PRE
                            (recovery check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.114ns (10.546%)  route 0.967ns (89.454%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.414 r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/Q
                         net (fo=41, routed)          0.967     1.381    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGRESn
    SLICE_X81Y274        FDPE                                         f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[22]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y274        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[22]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y274        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.082    40.183    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[22]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                          -1.381    
  -------------------------------------------------------------------
                         slack                                 38.802    

Slack (MET) :             38.874ns  (required time - arrival time)
  Source:                 RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/CLR
                            (recovery check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.114ns (11.298%)  route 0.895ns (88.702%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.414 r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/Q
                         net (fo=41, routed)          0.895     1.309    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGRESn
    SLICE_X81Y273        FDCE                                         f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y273        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    40.183    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[1]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                 38.874    

Slack (MET) :             38.874ns  (required time - arrival time)
  Source:                 RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[18]/PRE
                            (recovery check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.114ns (11.298%)  route 0.895ns (88.702%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.414 r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/Q
                         net (fo=41, routed)          0.895     1.309    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGRESn
    SLICE_X81Y273        FDPE                                         f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[18]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y273        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[18]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y273        FDPE (Recov_CFF_SLICEL_C_PRE)
                                                     -0.082    40.183    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[18]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                 38.874    

Slack (MET) :             38.897ns  (required time - arrival time)
  Source:                 RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[10]/PRE
                            (recovery check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.114ns (11.562%)  route 0.872ns (88.438%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.414 r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/Q
                         net (fo=41, routed)          0.872     1.286    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGRESn
    SLICE_X81Y270        FDPE                                         f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[10]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[10]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y270        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082    40.183    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[10]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                 38.897    

Slack (MET) :             38.897ns  (required time - arrival time)
  Source:                 RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[11]/PRE
                            (recovery check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (WDOGCLK rise@40.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.114ns (11.562%)  route 0.872ns (88.438%))
  Logic Levels:           0  
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.414 r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/Q
                         net (fo=41, routed)          0.872     1.286    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGRESn
    SLICE_X81Y270        FDPE                                         f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[11]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)   40.000    40.000 r  
    SLICE_X48Y270        FDPE                         0.000    40.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300    40.300    
                         net (fo=1, routed)           0.000    40.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000    40.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000    40.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X81Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[11]/C
                         clock pessimism              0.000    40.300    
                         clock uncertainty           -0.035    40.265    
    SLICE_X81Y270        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082    40.183    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[11]
  -------------------------------------------------------------------
                         required time                         40.183    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                 38.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[0]/CLR
                            (removal check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.349 r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/Q
                         net (fo=41, routed)          0.167     0.516    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGRESn
    SLICE_X80Y273        FDCE                                         f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y273        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y273        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_carry_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[30]/PRE
                            (removal check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.349 r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/Q
                         net (fo=41, routed)          0.167     0.516    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGRESn
    SLICE_X80Y273        FDPE                                         f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[30]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y273        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[30]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y273        FDPE (Remov_HFF_SLICEL_C_PRE)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[6]/PRE
                            (removal check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.349 r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/Q
                         net (fo=41, routed)          0.171     0.520    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGRESn
    SLICE_X80Y271        FDPE                                         f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[6]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y271        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[6]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y271        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[7]/PRE
                            (removal check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.049ns (22.273%)  route 0.171ns (77.727%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.349 r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/Q
                         net (fo=41, routed)          0.171     0.520    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGRESn
    SLICE_X80Y271        FDPE                                         f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[7]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y271        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[7]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y271        FDPE (Remov_CFF_SLICEL_C_PRE)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.520    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[20]/PRE
                            (removal check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.349 r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/Q
                         net (fo=41, routed)          0.173     0.522    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGRESn
    SLICE_X80Y273        FDPE                                         f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[20]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y273        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[20]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y273        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[21]/PRE
                            (removal check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.349 r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/Q
                         net (fo=41, routed)          0.173     0.522    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGRESn
    SLICE_X80Y273        FDPE                                         f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[21]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y273        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[21]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y273        FDPE (Remov_CFF_SLICEL_C_PRE)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[23]/PRE
                            (removal check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.349 r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/Q
                         net (fo=41, routed)          0.173     0.522    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGRESn
    SLICE_X80Y273        FDPE                                         f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[23]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y273        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[23]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y273        FDPE (Remov_BFF_SLICEL_C_PRE)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[24]/PRE
                            (removal check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.049ns (22.072%)  route 0.173ns (77.928%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.349 r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/Q
                         net (fo=41, routed)          0.173     0.522    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGRESn
    SLICE_X80Y273        FDPE                                         f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[24]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y273        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[24]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y273        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/CLR
                            (removal check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.049ns (19.368%)  route 0.204ns (80.632%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.349 r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/Q
                         net (fo=41, routed)          0.204     0.553    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGRESn
    SLICE_X80Y270        FDCE                                         f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y270        FDCE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y270        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/load_req_tog_w_reg
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
                            (rising edge-triggered cell FDCE clocked by WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[0]/PRE
                            (removal check against rising-edge clock WDOGCLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (WDOGCLK rise@0.000ns - WDOGCLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.049ns (19.368%)  route 0.204ns (80.632%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.000ns (routing 0.002ns, distribution -0.002ns)
  Clock Net Delay (Destination): 0.000ns (routing 0.002ns, distribution -0.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    RCC_instance/WDOG_RESET/CLK
    SLICE_X80Y272        FDCE                                         r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.349 r  RCC_instance/WDOG_RESET/SYNC_RESET_reg/Q
                         net (fo=41, routed)          0.204     0.553    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGRESn
    SLICE_X80Y270        FDPE                                         f  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock WDOGCLK rise edge)    0.000     0.000 r  
    SLICE_X48Y270        FDPE                         0.000     0.000 r  RCC_instance/WDOGCLK_Divider/div_clk_reg/Q
                         ideal clock network latency
                                                      0.300     0.300    
                         net (fo=1, routed)           0.000     0.300    RCC_instance/WDOGCLK_Divider/OUT_CLK
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.000     0.300 r  RCC_instance/WDOGCLK_Divider/OUT_CLK_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=44, routed)          0.000     0.300    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/WDOGCLK
    SLICE_X80Y270        FDPE                                         r  cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[0]/C
                         clock pessimism              0.000     0.300    
    SLICE_X80Y270        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                      0.005     0.305    cmsdk_apb_subsystem_instance/WATCHDOG/u_apb_watchdog_frc/reg_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.305    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.248    





