<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\workspace\gowin\lcd_init\src\LCD_SPI.v<br>
F:\workspace\gowin\lcd_init\src\TFT_LCD\tft_colorbar.v<br>
F:\workspace\gowin\lcd_init\src\TFT_LCD\tft_ctrl.v<br>
F:\workspace\gowin\lcd_init\src\TFT_LCD\tft_pic.v<br>
F:\workspace\gowin\lcd_init\src\gowin_pll\gowin_pll.v<br>
F:\workspace\gowin\lcd_init\src\pll.v<br>
F:\workspace\gowin\lcd_init\src\gowin_osc\gowin_osc.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Nov 24 22:02:21 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>tft_colorbar</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.128s, Peak memory usage = 1701.898MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 1701.898MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 1701.898MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 1701.898MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 1701.898MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 1701.898MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 1701.898MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 1701.898MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 1701.898MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 1701.898MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 1701.898MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.359s, Elapsed time = 0h 0m 0.573s, Peak memory usage = 1701.898MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.027s, Peak memory usage = 1701.898MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 1701.898MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.466s, Elapsed time = 0h 0m 0.771s, Peak memory usage = 1701.898MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>27</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>27</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>104</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>82</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>202</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>77</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>99</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROMX9</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLA</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSCA</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>207(207 LUT, 0 ALU) / 59904</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>104 / 60783</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 60783</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>104 / 60783</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>1 / 118</td>
<td><1%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>Gowin_OSC_init/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>14.286</td>
<td>70.0</td>
<td>0.000</td>
<td>7.143</td>
<td> </td>
<td> </td>
<td>Gowin_OSC_init/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>2</td>
<td>lcd_initiator_init/SCL_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>lcd_initiator_init/scl_reg_s8/Q </td>
</tr>
<tr>
<td>3</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>111.111</td>
<td>9.0</td>
<td>0.000</td>
<td>55.556</td>
<td>Gowin_OSC_init/osc_inst/OSCOUT</td>
<td>Gowin_OSC_init/osc_inst/OSCOUT.default_clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>lcd_initiator_init/SCL_d</td>
<td>100.000(MHz)</td>
<td>226.629(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>9.000(MHz)</td>
<td>226.436(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>558.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>556.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_count_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/scl_reg_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lcd_initiator_init/SCL_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>lcd_initiator_init/SCL_d</td>
</tr>
<tr>
<td>555.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>555.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>lcd_initiator_init/ins_count_6_s1/CLK</td>
</tr>
<tr>
<td>555.784</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>lcd_initiator_init/ins_count_6_s1/Q</td>
</tr>
<tr>
<td>556.159</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/scl_reg_s6/I0</td>
</tr>
<tr>
<td>556.685</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/scl_reg_s6/F</td>
</tr>
<tr>
<td>557.060</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/scl_reg_s5/I1</td>
</tr>
<tr>
<td>557.576</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>lcd_initiator_init/scl_reg_s5/F</td>
</tr>
<tr>
<td>557.951</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/n117_s4/I1</td>
</tr>
<tr>
<td>558.467</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/n117_s4/F</td>
</tr>
<tr>
<td>558.843</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/scl_reg_s8/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>555.556</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>555.837</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>Gowin_PLL_init/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>556.212</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/scl_reg_s8/CLK</td>
</tr>
<tr>
<td>556.177</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>lcd_initiator_init/scl_reg_s8</td>
</tr>
<tr>
<td>556.113</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>lcd_initiator_init/scl_reg_s8</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.306</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.559, 44.632%; route: 1.500, 42.949%; tC2Q: 0.434, 12.419%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_count_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/current_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lcd_initiator_init/SCL_d[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lcd_initiator_init/SCL_d[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>lcd_initiator_init/SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>lcd_initiator_init/ins_count_6_s1/CLK</td>
</tr>
<tr>
<td>5.784</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>lcd_initiator_init/ins_count_6_s1/Q</td>
</tr>
<tr>
<td>6.159</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/scl_reg_s6/I0</td>
</tr>
<tr>
<td>6.685</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/scl_reg_s6/F</td>
</tr>
<tr>
<td>7.060</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/scl_reg_s5/I1</td>
</tr>
<tr>
<td>7.576</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>lcd_initiator_init/scl_reg_s5/F</td>
</tr>
<tr>
<td>7.951</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/next_state_1_s3/I0</td>
</tr>
<tr>
<td>8.477</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>lcd_initiator_init/next_state_1_s3/F</td>
</tr>
<tr>
<td>8.852</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/next_state_2_s1/I0</td>
</tr>
<tr>
<td>9.379</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/next_state_2_s1/F</td>
</tr>
<tr>
<td>9.754</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/current_state_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>lcd_initiator_init/SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>15.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>lcd_initiator_init/current_state_2_s0/CLK</td>
</tr>
<tr>
<td>15.341</td>
<td>-0.009</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>lcd_initiator_init/current_state_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.095, 47.573%; route: 1.875, 42.577%; tC2Q: 0.434, 9.850%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_count_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/current_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lcd_initiator_init/SCL_d[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lcd_initiator_init/SCL_d[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>lcd_initiator_init/SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>lcd_initiator_init/ins_count_6_s1/CLK</td>
</tr>
<tr>
<td>5.784</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>lcd_initiator_init/ins_count_6_s1/Q</td>
</tr>
<tr>
<td>6.159</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/scl_reg_s6/I0</td>
</tr>
<tr>
<td>6.685</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/scl_reg_s6/F</td>
</tr>
<tr>
<td>7.060</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/scl_reg_s5/I1</td>
</tr>
<tr>
<td>7.576</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>lcd_initiator_init/scl_reg_s5/F</td>
</tr>
<tr>
<td>7.951</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/next_state_1_s3/I0</td>
</tr>
<tr>
<td>8.477</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>lcd_initiator_init/next_state_1_s3/F</td>
</tr>
<tr>
<td>8.852</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/next_state_1_s1/I3</td>
</tr>
<tr>
<td>9.115</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/next_state_1_s1/F</td>
</tr>
<tr>
<td>9.490</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/current_state_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>lcd_initiator_init/SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>15.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>lcd_initiator_init/current_state_1_s0/CLK</td>
</tr>
<tr>
<td>15.341</td>
<td>-0.009</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>lcd_initiator_init/current_state_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.831, 44.233%; route: 1.875, 45.290%; tC2Q: 0.434, 10.477%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/shift_reg_8_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/n199_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lcd_initiator_init/SCL_d[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lcd_initiator_init/SCL_d[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>lcd_initiator_init/SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>lcd_initiator_init/shift_reg_8_s14/CLK</td>
</tr>
<tr>
<td>5.784</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>lcd_initiator_init/shift_reg_8_s14/Q</td>
</tr>
<tr>
<td>6.159</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/n176_s21/I1</td>
</tr>
<tr>
<td>6.675</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>lcd_initiator_init/n176_s21/F</td>
</tr>
<tr>
<td>7.050</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/n175_s5/I1</td>
</tr>
<tr>
<td>7.566</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/n175_s5/F</td>
</tr>
<tr>
<td>7.941</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/n175_s4/I0</td>
</tr>
<tr>
<td>8.468</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/n175_s4/F</td>
</tr>
<tr>
<td>8.843</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/n199_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>lcd_initiator_init/SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>15.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>lcd_initiator_init/n199_s0/CLK</td>
</tr>
<tr>
<td>15.341</td>
<td>-0.009</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>lcd_initiator_init/n199_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.559, 44.632%; route: 1.500, 42.949%; tC2Q: 0.434, 12.419%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_initiator_init/ins_count_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_initiator_init/ins_count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>lcd_initiator_init/SCL_d[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>lcd_initiator_init/SCL_d[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>lcd_initiator_init/SCL_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>5.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>lcd_initiator_init/ins_count_0_s4/CLK</td>
</tr>
<tr>
<td>5.784</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>lcd_initiator_init/ins_count_0_s4/Q</td>
</tr>
<tr>
<td>6.159</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/n188_s14/I0</td>
</tr>
<tr>
<td>6.685</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>lcd_initiator_init/n188_s14/F</td>
</tr>
<tr>
<td>7.060</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/n187_s13/I1</td>
</tr>
<tr>
<td>7.576</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/n187_s13/F</td>
</tr>
<tr>
<td>7.951</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/n187_s12/I1</td>
</tr>
<tr>
<td>8.467</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/n187_s12/F</td>
</tr>
<tr>
<td>8.842</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>lcd_initiator_init/ins_count_5_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>lcd_initiator_init/SCL_d</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>44</td>
<td>lcd_initiator_init/scl_reg_s8/Q</td>
</tr>
<tr>
<td>15.350</td>
<td>0.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>lcd_initiator_init/ins_count_5_s1/CLK</td>
</tr>
<tr>
<td>15.341</td>
<td>-0.009</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>lcd_initiator_init/ins_count_5_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.559, 44.632%; route: 1.500, 42.949%; tC2Q: 0.434, 12.419%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.350, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
