/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  reg [2:0] celloutsig_0_2z;
  reg [7:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~(celloutsig_0_4z[1] | celloutsig_0_2z[0]);
  assign celloutsig_1_6z = ~(celloutsig_1_0z[0] | celloutsig_1_4z);
  assign celloutsig_0_0z = in_data[9:6] / { 1'h1, in_data[21:19] };
  assign celloutsig_1_3z = in_data[147:127] == { celloutsig_1_0z[1:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_9z[9:6], celloutsig_1_3z, celloutsig_1_6z } == { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_9z[9:6], celloutsig_1_12z, celloutsig_1_3z } == celloutsig_1_13z[8:3];
  assign celloutsig_1_4z = in_data[108:106] > celloutsig_1_0z;
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z } > in_data[154:141];
  assign celloutsig_0_7z = { celloutsig_0_4z[1:0], celloutsig_0_2z, celloutsig_0_5z } && { celloutsig_0_6z[5:4], celloutsig_0_4z };
  assign celloutsig_1_1z = { in_data[185:182], celloutsig_1_0z, celloutsig_1_0z } && { in_data[150:147], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_7z[8:2], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z } && { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_5z = ! celloutsig_0_3z[2:0];
  assign celloutsig_0_4z = celloutsig_0_3z[6:3] % { 1'h1, in_data[27:25] };
  assign celloutsig_0_8z = { in_data[73:72], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z } !== in_data[55:47];
  assign celloutsig_1_2z = in_data[140:135] !== { in_data[175:172], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[182:172], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z } !== { in_data[131:122], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[169:167] ^ in_data[183:181];
  assign celloutsig_1_7z = { in_data[176:174], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z } ^ { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[132:125], celloutsig_1_0z, celloutsig_1_2z } ^ in_data[123:112];
  assign celloutsig_1_13z = { celloutsig_1_7z[9:4], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_10z } ^ celloutsig_1_9z[10:1];
  assign celloutsig_1_18z = { celloutsig_1_7z[5:4], celloutsig_1_1z } ^ { celloutsig_1_9z[5:4], celloutsig_1_12z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 8'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_3z = { celloutsig_0_0z[1], celloutsig_0_2z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 7'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_6z = { in_data[37:32], celloutsig_0_5z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_2z = 3'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_2z = in_data[81:79];
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
