// Seed: 3857595577
`define pp_7 0
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5,
    output logic id_6
);
  type_12(
      1, 1, 1
  );
  logic id_7;
  assign id_6 = id_3;
endmodule
