Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fa97baa2d157472fb0262b26d034789d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab1_32bits_behav xil_defaultlib.Lab1_32bits xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jitter_clr
Compiling module xil_defaultlib.signal_edge
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Hex
Compiling module xil_defaultlib.topv
Compiling module xil_defaultlib.Lab1_32bits
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab1_32bits_behav
