INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Felipe/Documents/VHDL - Sistemas Digitais/Cap 3/Resister/Resister.sim/sim_1/synth/timing/st_Register_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Resister
INFO: [VRFC 10-311] analyzing module glbl
