Fitter report for mce2vga
Fri Dec 08 21:17:19 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Dec 08 21:17:19 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; mce2vga                                     ;
; Top-level Entity Name              ; schematic                                   ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,088 / 6,272 ( 65 % )                      ;
;     Total combinational functions  ; 3,927 / 6,272 ( 63 % )                      ;
;     Dedicated logic registers      ; 2,141 / 6,272 ( 34 % )                      ;
; Total registers                    ; 2141                                        ;
; Total pins                         ; 75 / 92 ( 82 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 71,392 / 276,480 ( 26 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 2 / 2 ( 100 % )                             ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Maximum processors allowed for parallel compilation                        ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.8%      ;
;     Processor 3            ;   3.8%      ;
;     Processor 4            ;   3.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                             ;
+-----------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                        ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                        ; Destination Port ; Destination Port Name ;
+-----------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------+------------------+-----------------------+
; dual_ram_in:cga_ram_in|q[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:cga_ram_in|q[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:cga_ram_in|q[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:cga_ram_in|q[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:cga_ram_in|q[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:cga_ram_in|q[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:cga_ram_in|q[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:cga_ram_in|q[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:ega_ram_in|q[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:ega_ram_in|q[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:ega_ram_in|q[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:ega_ram_in|q[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:ega_ram_in|q[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:ega_ram_in|q[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:ega_ram_in|q[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:ega_ram_in|q[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:hgc_ram_in|q[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:hgc_ram_in|q[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:hgc_ram_in|q[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:hgc_ram_in|q[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:hgc_ram_in|q[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:hgc_ram_in|q[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:hgc_ram_in|q[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:hgc_ram_in|q[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:mda_ram_in|q[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:mda_ram_in|q[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:mda_ram_in|q[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:mda_ram_in|q[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:mda_ram_in|q[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:mda_ram_in|q[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:mda_ram_in|q[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; dual_ram_in:mda_ram_in|q[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; sram:cga_sram|SramDat[8]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; sram:cga_sram|SramDat[9]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; sram:cga_sram|SramDat[10]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; sram:cga_sram|SramDat[11]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; sram:cga_sram|SramDat[12]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; sram:cga_sram|SramDat[13]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; sram:cga_sram|SramDat[14]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; sram:cga_sram|SramDat[15]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; sram:ega_sram|SramDat[8]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; sram:ega_sram|SramDat[9]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; sram:ega_sram|SramDat[10]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; sram:ega_sram|SramDat[11]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; sram:ega_sram|SramDat[12]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; sram:ega_sram|SramDat[13]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; sram:ega_sram|SramDat[14]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; sram:ega_sram|SramDat[15]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; sram:hgc_sram|SramDat[8]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; sram:hgc_sram|SramDat[9]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; sram:hgc_sram|SramDat[10]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; sram:hgc_sram|SramDat[11]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; sram:hgc_sram|SramDat[12]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; sram:hgc_sram|SramDat[13]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; sram:hgc_sram|SramDat[14]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; sram:hgc_sram|SramDat[15]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
; sram:mda_sram|SramDat[8]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a0 ; PORTBDATAOUT     ;                       ;
; sram:mda_sram|SramDat[9]    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a1 ; PORTBDATAOUT     ;                       ;
; sram:mda_sram|SramDat[10]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a2 ; PORTBDATAOUT     ;                       ;
; sram:mda_sram|SramDat[11]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a3 ; PORTBDATAOUT     ;                       ;
; sram:mda_sram|SramDat[12]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a4 ; PORTBDATAOUT     ;                       ;
; sram:mda_sram|SramDat[13]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a5 ; PORTBDATAOUT     ;                       ;
; sram:mda_sram|SramDat[14]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a6 ; PORTBDATAOUT     ;                       ;
; sram:mda_sram|SramDat[15]   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a7 ; PORTBDATAOUT     ;                       ;
+-----------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6350 ) ; 0.00 % ( 0 / 6350 )        ; 0.00 % ( 0 / 6350 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6350 ) ; 0.00 % ( 0 / 6350 )        ; 0.00 % ( 0 / 6350 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 6335 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 15 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/src/mce2vga2/output_files/mce2vga.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,088 / 6,272 ( 65 % )     ;
;     -- Combinational with no register       ; 1947                       ;
;     -- Register only                        ; 161                        ;
;     -- Combinational with a register        ; 1980                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1239                       ;
;     -- 3 input functions                    ; 712                        ;
;     -- <=2 input functions                  ; 1976                       ;
;     -- Register only                        ; 161                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2621                       ;
;     -- arithmetic mode                      ; 1306                       ;
;                                             ;                            ;
; Total registers*                            ; 2,141 / 6,684 ( 32 % )     ;
;     -- Dedicated logic registers            ; 2,141 / 6,272 ( 34 % )     ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 340 / 392 ( 87 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 75 / 92 ( 82 % )           ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )             ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )              ;
;                                             ;                            ;
; M9Ks                                        ; 12 / 30 ( 40 % )           ;
; Total block memory bits                     ; 71,392 / 276,480 ( 26 % )  ;
; Total block memory implementation bits      ; 110,592 / 276,480 ( 40 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )             ;
; PLLs                                        ; 2 / 2 ( 100 % )            ;
; Global signals                              ; 10                         ;
;     -- Global clocks                        ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 7.1% / 6.8% / 7.5%         ;
; Peak interconnect usage (total/H/V)         ; 10.8% / 10.5% / 11.2%      ;
; Maximum fan-out                             ; 914                        ;
; Highest non-global fan-out                  ; 143                        ;
; Total fan-out                               ; 18005                      ;
; Average fan-out                             ; 2.82                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 4088 / 6272 ( 65 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 1947                 ; 0                              ;
;     -- Register only                        ; 161                  ; 0                              ;
;     -- Combinational with a register        ; 1980                 ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 1239                 ; 0                              ;
;     -- 3 input functions                    ; 712                  ; 0                              ;
;     -- <=2 input functions                  ; 1976                 ; 0                              ;
;     -- Register only                        ; 161                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 2621                 ; 0                              ;
;     -- arithmetic mode                      ; 1306                 ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 2141                 ; 0                              ;
;     -- Dedicated logic registers            ; 2141 / 6272 ( 34 % ) ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 340 / 392 ( 87 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 75                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 71392                ; 0                              ;
; Total RAM block bits                        ; 110592               ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 2 / 2 ( 100 % )                ;
; M9K                                         ; 12 / 30 ( 40 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 5 / 12 ( 41 % )      ; 5 / 12 ( 41 % )                ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 2181                 ; 2                              ;
;     -- Registered Input Connections         ; 2157                 ; 0                              ;
;     -- Output Connections                   ; 18                   ; 2165                           ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 18060                ; 2178                           ;
;     -- Registered Connections               ; 9466                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 32                   ; 2167                           ;
;     -- hard_block:auto_generated_inst       ; 2167                 ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 18                   ; 2                              ;
;     -- Output Ports                         ; 41                   ; 5                              ;
;     -- Bidir Ports                          ; 16                   ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 1                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLK       ; 23    ; 1        ; 0            ; 11           ; 7            ; 2                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; DOWN_BTN  ; 50    ; 3        ; 13           ; 0            ; 0            ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 2.5 V        ; --                        ; User                 ; no        ;
; H         ; 38    ; 3        ; 1            ; 0            ; 21           ; 35                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; LEFT_BTN  ; 58    ; 4        ; 21           ; 0            ; 7            ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 2.5 V        ; --                        ; User                 ; no        ;
; PB        ; 44    ; 3        ; 5            ; 0            ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; PG        ; 51    ; 3        ; 16           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; PR        ; 55    ; 4        ; 18           ; 0            ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; RESET     ; 125   ; 7        ; 18           ; 24           ; 21           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 2.5 V        ; --                        ; User                 ; no        ;
; RIGHT_BTN ; 54    ; 4        ; 18           ; 0            ; 21           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 2.5 V        ; --                        ; User                 ; no        ;
; SB        ; 42    ; 3        ; 3            ; 0            ; 0            ; 15                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SG        ; 49    ; 3        ; 13           ; 0            ; 14           ; 14                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SR        ; 53    ; 3        ; 16           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; SW0       ; 127   ; 7        ; 16           ; 24           ; 7            ; 18                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 2.5 V        ; --                        ; User                 ; no        ;
; SW1       ; 129   ; 8        ; 16           ; 24           ; 21           ; 22                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 2.5 V        ; --                        ; User                 ; no        ;
; SW2       ; 133   ; 8        ; 13           ; 24           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 2.5 V        ; --                        ; User                 ; no        ;
; SW3       ; 136   ; 8        ; 9            ; 24           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 2.5 V        ; --                        ; User                 ; no        ;
; UP_BTN    ; 52    ; 3        ; 16           ; 0            ; 7            ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 2.5 V        ; --                        ; User                 ; no        ;
; V         ; 33    ; 2        ; 0            ; 6            ; 21           ; 136                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; B0          ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; B1          ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; B2          ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; B3          ; 32    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; G0          ; 144   ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; G1          ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; G2          ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; G3          ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HSYNC       ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED0        ; 3     ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED1        ; 7     ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED2        ; 10    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED3        ; 11    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; On           ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; R0          ; 2     ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; R1          ; 143   ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; R2          ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; R3          ; 31    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR0  ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR1  ; 64    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR10 ; 86    ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR11 ; 98    ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR12 ; 100   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR13 ; 103   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR14 ; 105   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR15 ; 110   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR16 ; 112   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR17 ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR2  ; 66    ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR3  ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR4  ; 70    ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR5  ; 72    ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR6  ; 74    ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR7  ; 76    ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR8  ; 80    ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_ADDR9  ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_CE     ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_LB     ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_OE     ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_UB     ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SRAM_WE     ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; VSYNC       ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------+
; SRAM_DQ0  ; 65    ; 4        ; 28           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sram:ega_sram|SramDat[0]~81 (inverted)  ;
; SRAM_DQ1  ; 67    ; 4        ; 30           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sram:ega_sram|SramDat[15]~35 (inverted) ;
; SRAM_DQ10 ; 99    ; 6        ; 34           ; 17           ; 14           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sram:ega_sram|SramDat[15]~35 (inverted) ;
; SRAM_DQ11 ; 101   ; 6        ; 34           ; 18           ; 21           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sram:ega_sram|SramDat[15]~35 (inverted) ;
; SRAM_DQ12 ; 104   ; 6        ; 34           ; 18           ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sram:ega_sram|SramDat[15]~35 (inverted) ;
; SRAM_DQ13 ; 106   ; 6        ; 34           ; 20           ; 7            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sram:ega_sram|SramDat[15]~35 (inverted) ;
; SRAM_DQ14 ; 111   ; 7        ; 30           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sram:ega_sram|SramDat[15]~35 (inverted) ;
; SRAM_DQ15 ; 113   ; 7        ; 28           ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sram:ega_sram|SramDat[15]~35 (inverted) ;
; SRAM_DQ2  ; 69    ; 4        ; 30           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sram:ega_sram|SramDat[15]~35 (inverted) ;
; SRAM_DQ3  ; 71    ; 4        ; 32           ; 0            ; 14           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sram:ega_sram|SramDat[15]~35 (inverted) ;
; SRAM_DQ4  ; 73    ; 5        ; 34           ; 2            ; 21           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sram:ega_sram|SramDat[15]~35 (inverted) ;
; SRAM_DQ5  ; 75    ; 5        ; 34           ; 3            ; 21           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sram:ega_sram|SramDat[15]~35 (inverted) ;
; SRAM_DQ6  ; 77    ; 5        ; 34           ; 4            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sram:ega_sram|SramDat[15]~35 (inverted) ;
; SRAM_DQ7  ; 83    ; 5        ; 34           ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sram:ega_sram|SramDat[15]~35 (inverted) ;
; SRAM_DQ8  ; 85    ; 5        ; 34           ; 9            ; 7            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sram:ega_sram|SramDat[15]~35 (inverted) ;
; SRAM_DQ9  ; 87    ; 5        ; 34           ; 10           ; 7            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sram:ega_sram|SramDat[15]~35 (inverted) ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; SRAM_ADDR10             ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; SRAM_DQ9                ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; SRAM_ADDR11             ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; SRAM_DQ10               ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; SRAM_DQ11               ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; SRAM_ADDR13             ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; B1                      ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; SW2                     ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; G1                      ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 2        ; 4 / 8 ( 50 % )    ; 2.5V          ; --           ;
; 3        ; 8 / 11 ( 73 % )   ; 2.5V          ; --           ;
; 4        ; 14 / 14 ( 100 % ) ; 2.5V          ; --           ;
; 5        ; 11 / 13 ( 85 % )  ; 2.5V          ; --           ;
; 6        ; 8 / 10 ( 80 % )   ; 2.5V          ; --           ;
; 7        ; 12 / 13 ( 92 % )  ; 2.5V          ; --           ;
; 8        ; 11 / 12 ( 92 % )  ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; R2                                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; R0                                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; LED0                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; LED1                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; On           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; LED2                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; On           ;
; 11       ; 14         ; 1        ; LED3                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; CLK                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; G3                                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; R3                                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; B3                                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; V                                                         ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; H                                                         ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; SB                                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; PB                                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; SG                                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; DOWN_BTN                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; 51       ; 70         ; 3        ; PG                                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; UP_BTN                                                    ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; 53       ; 73         ; 3        ; SR                                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; RIGHT_BTN                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; 55       ; 75         ; 4        ; PR                                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; LEFT_BTN                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; 59       ; 83         ; 4        ; SRAM_ADDR0                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; SRAM_WE                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; SRAM_ADDR1                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; SRAM_DQ0                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; SRAM_ADDR2                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; SRAM_DQ1                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; SRAM_ADDR3                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; SRAM_DQ2                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; SRAM_ADDR4                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; SRAM_DQ3                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; SRAM_ADDR5                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; SRAM_DQ4                                                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; SRAM_ADDR6                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; SRAM_DQ5                                                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; SRAM_ADDR7                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; SRAM_DQ6                                                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; SRAM_ADDR8                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; SRAM_DQ7                                                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; SRAM_ADDR9                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; SRAM_DQ8                                                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; SRAM_ADDR10                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; SRAM_DQ9                                                  ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; SRAM_ADDR11                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 137        ; 6        ; SRAM_DQ10                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 138        ; 6        ; SRAM_ADDR12                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 139        ; 6        ; SRAM_DQ11                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; SRAM_ADDR13                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 141        ; 6        ; SRAM_DQ12                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 142        ; 6        ; SRAM_ADDR14                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 146        ; 6        ; SRAM_DQ13                                                 ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; SRAM_ADDR15                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 154        ; 7        ; SRAM_DQ14                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 155        ; 7        ; SRAM_ADDR16                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 156        ; 7        ; SRAM_DQ15                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 157        ; 7        ; SRAM_ADDR17                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; SRAM_UB                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; SRAM_CE                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 164        ; 7        ; SRAM_LB                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; SRAM_OE                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESET                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; 126      ; 175        ; 7        ; VSYNC                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; SW0                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; 128      ; 177        ; 8        ; HSYNC                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; SW1                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; B1                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; SW2                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; B2                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; SW3                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; On           ;
; 137      ; 190        ; 8        ; G1                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; G2                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; B0                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; R1                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; G0                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                           ;
+-------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+
; Name                          ; pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 ; pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+
; SDC pin name                  ; pll1|altpll_component|auto_generated|pll1                         ; pll2|altpll_component|auto_generated|pll1                         ;
; PLL mode                      ; Normal                                                            ; Normal                                                            ;
; Compensate clock              ; clock0                                                            ; clock0                                                            ;
; Compensated input/output pins ; --                                                                ; --                                                                ;
; Switchover type               ; --                                                                ; --                                                                ;
; Input frequency 0             ; 50.0 MHz                                                          ; 50.0 MHz                                                          ;
; Input frequency 1             ; --                                                                ; --                                                                ;
; Nominal PFD frequency         ; 50.0 MHz                                                          ; 10.0 MHz                                                          ;
; Nominal VCO frequency         ; 650.0 MHz                                                         ; 1260.0 MHz                                                        ;
; VCO post scale K counter      ; 2                                                                 ; --                                                                ;
; VCO frequency control         ; Auto                                                              ; Auto                                                              ;
; VCO phase shift step          ; 192 ps                                                            ; 99 ps                                                             ;
; VCO multiply                  ; --                                                                ; --                                                                ;
; VCO divide                    ; --                                                                ; --                                                                ;
; Freq min lock                 ; 23.08 MHz                                                         ; 27.0 MHz                                                          ;
; Freq max lock                 ; 50.02 MHz                                                         ; 51.6 MHz                                                          ;
; M VCO Tap                     ; 0                                                                 ; 0                                                                 ;
; M Initial                     ; 1                                                                 ; 1                                                                 ;
; M value                       ; 13                                                                ; 126                                                               ;
; N value                       ; 1                                                                 ; 5                                                                 ;
; Charge pump current           ; setting 1                                                         ; setting 1                                                         ;
; Loop filter resistance        ; setting 27                                                        ; setting 16                                                        ;
; Loop filter capacitance       ; setting 0                                                         ; setting 0                                                         ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                ; 340 kHz to 540 kHz                                                ;
; Bandwidth type                ; Medium                                                            ; Medium                                                            ;
; Real time reconfigurable      ; Off                                                               ; Off                                                               ;
; Scan chain MIF file           ; --                                                                ; --                                                                ;
; Preserve PLL counter order    ; Off                                                               ; Off                                                               ;
; PLL location                  ; PLL_2                                                             ; PLL_1                                                             ;
; Inclk0 signal                 ; CLK                                                               ; CLK                                                               ;
; Inclk1 signal                 ; --                                                                ; --                                                                ;
; Inclk0 signal type            ; Global Clock                                                      ; Dedicated Pin                                                     ;
; Inclk1 signal type            ; --                                                                ; --                                                                ;
+-------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------+
; Name                                                                          ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                     ;
+-------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------+
; pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 13   ; 5   ; 130.0 MHz        ; 0 (0 ps)    ; 9.00 (192 ps)    ; 50/50      ; C0      ; 5             ; 3/2 Odd    ; --            ; 1       ; 0       ; pll1|altpll_component|auto_generated|pll1|clk[0] ;
; pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 13   ; 23  ; 28.26 MHz        ; 0 (0 ps)    ; 1.96 (192 ps)    ; 50/50      ; C1      ; 23            ; 12/11 Odd  ; --            ; 1       ; 0       ; pll1|altpll_component|auto_generated|pll1|clk[1] ;
; pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 126  ; 55  ; 114.55 MHz       ; 0 (0 ps)    ; 4.09 (99 ps)     ; 50/50      ; C0      ; 11            ; 6/5 Odd    ; --            ; 1       ; 0       ; pll2|altpll_component|auto_generated|pll1|clk[0] ;
; pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 63   ; 125 ; 25.2 MHz         ; 0 (0 ps)    ; 0.90 (99 ps)     ; 50/50      ; C2      ; 50            ; 25/25 Even ; --            ; 1       ; 0       ; pll2|altpll_component|auto_generated|pll1|clk[1] ;
; pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 126  ; 55  ; 114.55 MHz       ; 0 (0 ps)    ; 4.09 (99 ps)     ; 50/50      ; C1      ; 11            ; 6/5 Odd    ; --            ; 1       ; 0       ; pll2|altpll_component|auto_generated|pll1|clk[2] ;
+-------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------+


+----------------------------------------------------+
; I/O Assignment Warnings                            ;
+-------------+--------------------------------------+
; Pin Name    ; Reason                               ;
+-------------+--------------------------------------+
; SRAM_ADDR0  ; Missing drive strength and slew rate ;
; SRAM_ADDR1  ; Missing drive strength and slew rate ;
; SRAM_ADDR2  ; Missing drive strength and slew rate ;
; SRAM_ADDR3  ; Missing drive strength and slew rate ;
; SRAM_ADDR4  ; Missing drive strength and slew rate ;
; SRAM_ADDR5  ; Missing drive strength and slew rate ;
; SRAM_ADDR6  ; Missing drive strength and slew rate ;
; SRAM_ADDR7  ; Missing drive strength and slew rate ;
; SRAM_ADDR8  ; Missing drive strength and slew rate ;
; SRAM_ADDR9  ; Missing drive strength and slew rate ;
; SRAM_ADDR10 ; Missing drive strength and slew rate ;
; SRAM_ADDR11 ; Missing drive strength and slew rate ;
; SRAM_ADDR12 ; Missing drive strength and slew rate ;
; SRAM_ADDR13 ; Missing drive strength and slew rate ;
; SRAM_ADDR14 ; Missing drive strength and slew rate ;
; SRAM_ADDR15 ; Missing drive strength and slew rate ;
; SRAM_ADDR16 ; Missing drive strength and slew rate ;
; SRAM_CE     ; Missing drive strength and slew rate ;
; SRAM_OE     ; Missing drive strength and slew rate ;
; SRAM_WE     ; Missing drive strength and slew rate ;
; SRAM_UB     ; Missing drive strength and slew rate ;
; SRAM_LB     ; Missing drive strength and slew rate ;
; SRAM_ADDR17 ; Missing drive strength and slew rate ;
; R0          ; Missing drive strength and slew rate ;
; R1          ; Missing drive strength and slew rate ;
; R2          ; Missing drive strength and slew rate ;
; G0          ; Missing drive strength and slew rate ;
; G1          ; Missing drive strength and slew rate ;
; G2          ; Missing drive strength and slew rate ;
; B0          ; Missing drive strength and slew rate ;
; B1          ; Missing drive strength and slew rate ;
; B2          ; Missing drive strength and slew rate ;
; HSYNC       ; Missing drive strength and slew rate ;
; VSYNC       ; Missing drive strength and slew rate ;
; LED0        ; Missing drive strength and slew rate ;
; LED1        ; Missing drive strength and slew rate ;
; LED2        ; Missing drive strength and slew rate ;
; LED3        ; Missing drive strength and slew rate ;
; R3          ; Missing drive strength and slew rate ;
; G3          ; Missing drive strength and slew rate ;
; B3          ; Missing drive strength and slew rate ;
; SRAM_DQ15   ; Missing drive strength and slew rate ;
; SRAM_DQ14   ; Missing drive strength and slew rate ;
; SRAM_DQ13   ; Missing drive strength and slew rate ;
; SRAM_DQ12   ; Missing drive strength and slew rate ;
; SRAM_DQ11   ; Missing drive strength and slew rate ;
; SRAM_DQ10   ; Missing drive strength and slew rate ;
; SRAM_DQ9    ; Missing drive strength and slew rate ;
; SRAM_DQ8    ; Missing drive strength and slew rate ;
; SRAM_DQ7    ; Missing drive strength and slew rate ;
; SRAM_DQ6    ; Missing drive strength and slew rate ;
; SRAM_DQ5    ; Missing drive strength and slew rate ;
; SRAM_DQ4    ; Missing drive strength and slew rate ;
; SRAM_DQ3    ; Missing drive strength and slew rate ;
; SRAM_DQ2    ; Missing drive strength and slew rate ;
; SRAM_DQ1    ; Missing drive strength and slew rate ;
; SRAM_DQ0    ; Missing drive strength and slew rate ;
+-------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                     ; Entity Name     ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
; |schematic                                ; 4088 (1)    ; 2141 (0)                  ; 0 (0)         ; 71392       ; 12   ; 0            ; 0       ; 0         ; 75   ; 0            ; 1947 (1)     ; 161 (0)           ; 1980 (0)         ; |schematic                                                                              ; schematic       ; work         ;
;    |cga_genlock:cga_genlock|              ; 400 (400)   ; 226 (226)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 174 (174)    ; 14 (14)           ; 212 (212)        ; |schematic|cga_genlock:cga_genlock                                                      ; cga_genlock     ; work         ;
;    |dual_ram_in:cga_ram_in|               ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 12976       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:cga_ram_in                                                       ; dual_ram_in     ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6488        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0                                  ; altsyncram      ; work         ;
;          |altsyncram_csd1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6488        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated   ; altsyncram_csd1 ; work         ;
;       |altsyncram:ram_rtl_1|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6488        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1                                  ; altsyncram      ; work         ;
;          |altsyncram_3ie1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6488        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated   ; altsyncram_3ie1 ; work         ;
;    |dual_ram_in:ega_ram_in|               ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 12976       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:ega_ram_in                                                       ; dual_ram_in     ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6488        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0                                  ; altsyncram      ; work         ;
;          |altsyncram_csd1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6488        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated   ; altsyncram_csd1 ; work         ;
;       |altsyncram:ram_rtl_1|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6488        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1                                  ; altsyncram      ; work         ;
;          |altsyncram_3ie1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6488        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated   ; altsyncram_3ie1 ; work         ;
;    |dual_ram_in:hgc_ram_in|               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 12976       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:hgc_ram_in                                                       ; dual_ram_in     ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6488        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0                                  ; altsyncram      ; work         ;
;          |altsyncram_csd1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6488        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated   ; altsyncram_csd1 ; work         ;
;       |altsyncram:ram_rtl_1|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6488        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1                                  ; altsyncram      ; work         ;
;          |altsyncram_3ie1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6488        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated   ; altsyncram_3ie1 ; work         ;
;    |dual_ram_in:mda_ram_in|               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 12976       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:mda_ram_in                                                       ; dual_ram_in     ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6488        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0                                  ; altsyncram      ; work         ;
;          |altsyncram_csd1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6488        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated   ; altsyncram_csd1 ; work         ;
;       |altsyncram:ram_rtl_1|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6488        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1                                  ; altsyncram      ; work         ;
;          |altsyncram_3ie1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6488        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated   ; altsyncram_3ie1 ; work         ;
;    |dual_ram_out:cga_ram_out|             ; 12 (12)     ; 6 (6)                     ; 0 (0)         ; 4872        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; |schematic|dual_ram_out:cga_ram_out                                                     ; dual_ram_out    ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4872        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_23d1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4872        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated ; altsyncram_23d1 ; work         ;
;    |dual_ram_out:ega_ram_out|             ; 12 (12)     ; 6 (6)                     ; 0 (0)         ; 4872        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; |schematic|dual_ram_out:ega_ram_out                                                     ; dual_ram_out    ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4872        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_23d1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4872        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated ; altsyncram_23d1 ; work         ;
;    |dual_ram_out:hgc_ram_out|             ; 12 (12)     ; 6 (6)                     ; 0 (0)         ; 4872        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; |schematic|dual_ram_out:hgc_ram_out                                                     ; dual_ram_out    ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4872        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_23d1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4872        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated ; altsyncram_23d1 ; work         ;
;    |dual_ram_out:mda_ram_out|             ; 12 (12)     ; 6 (6)                     ; 0 (0)         ; 4872        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 9 (9)            ; |schematic|dual_ram_out:mda_ram_out                                                     ; dual_ram_out    ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4872        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_23d1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4872        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated ; altsyncram_23d1 ; work         ;
;    |ega_genlock:ega_genlock|              ; 417 (417)   ; 231 (231)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (186)    ; 14 (14)           ; 217 (217)        ; |schematic|ega_genlock:ega_genlock                                                      ; ega_genlock     ; work         ;
;    |hgc_genlock:hgc_genlock|              ; 397 (397)   ; 219 (219)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 177 (177)    ; 11 (11)           ; 209 (209)        ; |schematic|hgc_genlock:hgc_genlock                                                      ; hgc_genlock     ; work         ;
;    |mda_genlock:mda_genlock|              ; 389 (389)   ; 213 (213)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 176 (176)    ; 8 (8)             ; 205 (205)        ; |schematic|mda_genlock:mda_genlock                                                      ; mda_genlock     ; work         ;
;    |pll1:pll1|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|pll1:pll1                                                                    ; pll1            ; work         ;
;       |altpll:altpll_component|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|pll1:pll1|altpll:altpll_component                                            ; altpll          ; work         ;
;          |pll1_altpll:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated                 ; pll1_altpll     ; work         ;
;    |pll2:pll2|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|pll2:pll2                                                                    ; pll2            ; work         ;
;       |altpll:altpll_component|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|pll2:pll2|altpll:altpll_component                                            ; altpll          ; work         ;
;          |pll2_altpll:auto_generated|     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |schematic|pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated                 ; pll2_altpll     ; work         ;
;    |sram:cga_sram|                        ; 204 (204)   ; 104 (104)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 100 (100)    ; 21 (21)           ; 83 (83)          ; |schematic|sram:cga_sram                                                                ; sram            ; work         ;
;    |sram:ega_sram|                        ; 324 (324)   ; 104 (104)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 203 (203)    ; 27 (27)           ; 94 (94)          ; |schematic|sram:ega_sram                                                                ; sram            ; work         ;
;    |sram:hgc_sram|                        ; 201 (201)   ; 100 (100)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 101 (101)    ; 21 (21)           ; 79 (79)          ; |schematic|sram:hgc_sram                                                                ; sram            ; work         ;
;    |sram:mda_sram|                        ; 208 (208)   ; 104 (104)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (104)    ; 21 (21)           ; 83 (83)          ; |schematic|sram:mda_sram                                                                ; sram            ; work         ;
;    |sync_level:cga_sync_level|            ; 318 (318)   ; 188 (188)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (130)    ; 1 (1)             ; 187 (187)        ; |schematic|sync_level:cga_sync_level                                                    ; sync_level      ; work         ;
;    |sync_level:ega_sync_level|            ; 307 (307)   ; 185 (185)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 122 (122)    ; 1 (1)             ; 184 (184)        ; |schematic|sync_level:ega_sync_level                                                    ; sync_level      ; work         ;
;    |sync_level:hgc_sync_level|            ; 48 (48)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 31 (31)          ; |schematic|sync_level:hgc_sync_level                                                    ; sync_level      ; work         ;
;    |sync_level:mda_sync_level|            ; 80 (80)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 43 (43)          ; |schematic|sync_level:mda_sync_level                                                    ; sync_level      ; work         ;
;    |vga_video:cga_vga_video|              ; 181 (181)   ; 95 (95)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 4 (4)             ; 102 (102)        ; |schematic|vga_video:cga_vga_video                                                      ; vga_video       ; work         ;
;    |vga_video:ega_vga_video|              ; 179 (179)   ; 95 (95)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (72)      ; 4 (4)             ; 103 (103)        ; |schematic|vga_video:ega_vga_video                                                      ; vga_video       ; work         ;
;    |vga_video:hgc_vga_video|              ; 185 (185)   ; 95 (95)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (90)      ; 6 (6)             ; 89 (89)          ; |schematic|vga_video:hgc_vga_video                                                      ; vga_video       ; work         ;
;    |vga_video:mda_vga_video|              ; 243 (243)   ; 95 (95)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (144)    ; 8 (8)             ; 91 (91)          ; |schematic|vga_video:mda_vga_video                                                      ; vga_video       ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; SRAM_ADDR0  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR1  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR2  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR3  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR4  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR5  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR6  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR7  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR8  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR9  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR10 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR11 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR12 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR13 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR14 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR15 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR16 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_CE     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_OE     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_WE     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_UB     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_LB     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_ADDR17 ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R0          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R1          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; G0          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; G1          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; G2          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; B0          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; B1          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; B2          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HSYNC       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; VSYNC       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED0        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED1        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED2        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED3        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R3          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; G3          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; B3          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ15   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ14   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ13   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SRAM_DQ12   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SRAM_DQ11   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SRAM_DQ10   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SRAM_DQ9    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SRAM_DQ8    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SRAM_DQ7    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ6    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SRAM_DQ5    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SRAM_DQ4    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SRAM_DQ3    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SRAM_DQ2    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SRAM_DQ1    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SRAM_DQ0    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW1         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW2         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW3         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW0         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; V           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; H           ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CLK         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RESET       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SB          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SG          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; PR          ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SR          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; PG          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; PB          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DOWN_BTN    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; UP_BTN      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; LEFT_BTN    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; RIGHT_BTN   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                   ;
+----------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                ; Pad To Core Index ; Setting ;
+----------------------------------------------------+-------------------+---------+
; SRAM_DQ15                                          ;                   ;         ;
; SRAM_DQ14                                          ;                   ;         ;
; SRAM_DQ13                                          ;                   ;         ;
;      - sram:ega_sram|pixel_out[13]                 ; 0                 ; 6       ;
;      - sram:mda_sram|pixel_out[13]~feeder          ; 0                 ; 6       ;
;      - sram:cga_sram|pixel_out[13]~feeder          ; 0                 ; 6       ;
;      - sram:hgc_sram|pixel_out[13]~feeder          ; 0                 ; 6       ;
; SRAM_DQ12                                          ;                   ;         ;
;      - sram:cga_sram|pixel_out[12]                 ; 0                 ; 6       ;
;      - sram:hgc_sram|pixel_out[12]                 ; 0                 ; 6       ;
;      - sram:mda_sram|pixel_out[12]~feeder          ; 0                 ; 6       ;
;      - sram:ega_sram|pixel_out[12]~feeder          ; 0                 ; 6       ;
; SRAM_DQ11                                          ;                   ;         ;
;      - sram:cga_sram|pixel_out[11]                 ; 1                 ; 6       ;
;      - sram:hgc_sram|pixel_out[11]                 ; 1                 ; 6       ;
;      - sram:mda_sram|pixel_out[11]~feeder          ; 1                 ; 6       ;
;      - sram:ega_sram|pixel_out[11]~feeder          ; 1                 ; 6       ;
; SRAM_DQ10                                          ;                   ;         ;
;      - sram:mda_sram|pixel_out[10]~feeder          ; 0                 ; 6       ;
;      - sram:ega_sram|pixel_out[10]~feeder          ; 0                 ; 6       ;
;      - sram:cga_sram|pixel_out[10]~feeder          ; 0                 ; 6       ;
;      - sram:hgc_sram|pixel_out[10]~feeder          ; 0                 ; 6       ;
; SRAM_DQ9                                           ;                   ;         ;
;      - sram:cga_sram|pixel_out[9]                  ; 0                 ; 6       ;
;      - sram:hgc_sram|pixel_out[9]                  ; 0                 ; 6       ;
;      - sram:ega_sram|pixel_out[9]                  ; 0                 ; 6       ;
;      - sram:mda_sram|pixel_out[9]~feeder           ; 0                 ; 6       ;
; SRAM_DQ8                                           ;                   ;         ;
;      - sram:hgc_sram|pixel_out[8]                  ; 0                 ; 6       ;
;      - sram:mda_sram|pixel_out[8]                  ; 0                 ; 6       ;
;      - sram:ega_sram|pixel_out[8]~feeder           ; 0                 ; 6       ;
;      - sram:cga_sram|pixel_out[8]~feeder           ; 0                 ; 6       ;
; SRAM_DQ7                                           ;                   ;         ;
; SRAM_DQ6                                           ;                   ;         ;
; SRAM_DQ5                                           ;                   ;         ;
;      - sram:ega_sram|pixel_out[5]~feeder           ; 0                 ; 6       ;
;      - sram:mda_sram|pixel_out[5]~feeder           ; 0                 ; 6       ;
;      - sram:cga_sram|pixel_out[5]~feeder           ; 0                 ; 6       ;
;      - sram:hgc_sram|pixel_out[5]~feeder           ; 0                 ; 6       ;
; SRAM_DQ4                                           ;                   ;         ;
;      - sram:hgc_sram|pixel_out[4]                  ; 1                 ; 6       ;
;      - sram:ega_sram|pixel_out[4]~feeder           ; 1                 ; 6       ;
;      - sram:mda_sram|pixel_out[4]~feeder           ; 1                 ; 6       ;
;      - sram:cga_sram|pixel_out[4]~feeder           ; 1                 ; 6       ;
; SRAM_DQ3                                           ;                   ;         ;
;      - sram:ega_sram|pixel_out[3]                  ; 1                 ; 6       ;
;      - sram:mda_sram|pixel_out[3]~feeder           ; 1                 ; 6       ;
;      - sram:cga_sram|pixel_out[3]~feeder           ; 1                 ; 6       ;
;      - sram:hgc_sram|pixel_out[3]~feeder           ; 1                 ; 6       ;
; SRAM_DQ2                                           ;                   ;         ;
;      - sram:hgc_sram|pixel_out[2]                  ; 0                 ; 6       ;
;      - sram:ega_sram|pixel_out[2]~feeder           ; 0                 ; 6       ;
;      - sram:mda_sram|pixel_out[2]~feeder           ; 0                 ; 6       ;
;      - sram:cga_sram|pixel_out[2]~feeder           ; 0                 ; 6       ;
; SRAM_DQ1                                           ;                   ;         ;
;      - sram:cga_sram|pixel_out[1]                  ; 1                 ; 6       ;
;      - sram:hgc_sram|pixel_out[1]                  ; 1                 ; 6       ;
;      - sram:ega_sram|pixel_out[1]~feeder           ; 1                 ; 6       ;
;      - sram:mda_sram|pixel_out[1]~feeder           ; 1                 ; 6       ;
; SRAM_DQ0                                           ;                   ;         ;
;      - sram:cga_sram|pixel_out[0]                  ; 1                 ; 6       ;
;      - sram:hgc_sram|pixel_out[0]                  ; 1                 ; 6       ;
;      - sram:mda_sram|pixel_out[0]                  ; 1                 ; 6       ;
;      - sram:ega_sram|pixel_out[0]                  ; 1                 ; 6       ;
; SW1                                                ;                   ;         ;
;      - ega_genlock:ega_genlock|Add6~2              ; 1                 ; 6       ;
;      - cga_genlock:cga_genlock|Add6~2              ; 1                 ; 6       ;
;      - hgc_genlock:hgc_genlock|Add6~2              ; 1                 ; 6       ;
;      - mda_genlock:mda_genlock|Add6~2              ; 1                 ; 6       ;
;      - mda_genlock:mda_genlock|Add6~8              ; 1                 ; 6       ;
;      - mda_genlock:mda_genlock|Add6~6              ; 1                 ; 6       ;
;      - mda_genlock:mda_genlock|Add6~4              ; 1                 ; 6       ;
;      - cga_genlock:cga_genlock|Add6~6              ; 1                 ; 6       ;
;      - cga_genlock:cga_genlock|Add6~8              ; 1                 ; 6       ;
;      - cga_genlock:cga_genlock|Add6~4              ; 1                 ; 6       ;
;      - hgc_genlock:hgc_genlock|Add6~8              ; 1                 ; 6       ;
;      - hgc_genlock:hgc_genlock|Add6~6              ; 1                 ; 6       ;
;      - hgc_genlock:hgc_genlock|Add6~4              ; 1                 ; 6       ;
;      - vga_video:mda_vga_video|red_pixel~0         ; 1                 ; 6       ;
;      - vga_video:hgc_vga_video|RESULT~17           ; 1                 ; 6       ;
;      - vga_video:hgc_vga_video|green_pixel~0       ; 1                 ; 6       ;
;      - vga_video:mda_vga_video|RESULT~17           ; 1                 ; 6       ;
;      - vga_video:mda_vga_video|green_pixel~0       ; 1                 ; 6       ;
;      - vga_video:hgc_vga_video|RESULT~19           ; 1                 ; 6       ;
;      - vga_video:mda_vga_video|RESULT~19           ; 1                 ; 6       ;
;      - vga_video:mda_vga_video|green_pixel~1       ; 1                 ; 6       ;
;      - LED3~output                                 ; 1                 ; 6       ;
; SW2                                                ;                   ;         ;
;      - sync_level:mda_sync_level|video_enable~0    ; 1                 ; 6       ;
;      - sync_level:hgc_sync_level|video_enable~0    ; 1                 ; 6       ;
;      - sync_level:hgc_sync_level|no_video~0        ; 1                 ; 6       ;
;      - sync_level:mda_sync_level|no_video~0        ; 1                 ; 6       ;
; SW3                                                ;                   ;         ;
;      - sync_level:mda_sync_level|video_enable~0    ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|video_enable~0    ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|video_enable~0    ; 0                 ; 6       ;
;      - sync_level:hgc_sync_level|video_enable~0    ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|no_video~0        ; 0                 ; 6       ;
;      - sync_level:hgc_sync_level|no_video~0        ; 0                 ; 6       ;
;      - sync_level:mda_sync_level|no_video~0        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|no_video~0        ; 0                 ; 6       ;
; SW0                                                ;                   ;         ;
;      - vga_video:mda_vga_video|red_pixel~0         ; 0                 ; 6       ;
;      - vga_video:ega_vga_video|RESULT~0            ; 0                 ; 6       ;
;      - vga_video:cga_vga_video|red_pixel~0         ; 0                 ; 6       ;
;      - vga_video:hgc_vga_video|RESULT~16           ; 0                 ; 6       ;
;      - vga_video:mda_vga_video|RESULT~16           ; 0                 ; 6       ;
;      - vga_video:hgc_vga_video|RESULT~17           ; 0                 ; 6       ;
;      - vga_video:hgc_vga_video|green_pixel~0       ; 0                 ; 6       ;
;      - vga_video:mda_vga_video|RESULT~17           ; 0                 ; 6       ;
;      - vga_video:mda_vga_video|green_pixel~0       ; 0                 ; 6       ;
;      - vga_video:hgc_vga_video|RESULT~19           ; 0                 ; 6       ;
;      - vga_video:mda_vga_video|RESULT~19           ; 0                 ; 6       ;
;      - vga_video:hgc_vga_video|RESULT~21           ; 0                 ; 6       ;
;      - vga_video:mda_vga_video|RESULT~21           ; 0                 ; 6       ;
;      - vga_video:hgc_vga_video|RESULT~22           ; 0                 ; 6       ;
;      - vga_video:mda_vga_video|RESULT~22           ; 0                 ; 6       ;
;      - vga_video:mda_vga_video|green_pixel~1       ; 0                 ; 6       ;
;      - vga_video:hgc_vga_video|RESULT~23           ; 0                 ; 6       ;
;      - vga_video:mda_vga_video|RESULT~23           ; 0                 ; 6       ;
; V                                                  ;                   ;         ;
;      - sync_level:ega_sync_level|peak_lo[0]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[1]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[2]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[3]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[4]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[5]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[6]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[7]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[8]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[9]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[10]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[11]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[12]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[13]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[14]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[15]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[16]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[17]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[18]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[19]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[20]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[21]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[22]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[23]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[24]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[25]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[26]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_lo[27]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|vsync_lo[4]~0     ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[27]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[26]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[25]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[24]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[23]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[22]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[21]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[20]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[19]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[18]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[17]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[16]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[15]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[14]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[13]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[12]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[11]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[10]       ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[9]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[8]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[7]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[6]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[5]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[4]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[3]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[2]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[1]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak_hi[0]        ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|vsync_hi[25]~0    ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[27]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[26]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[25]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[24]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[23]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[22]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[21]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[20]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[19]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[18]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[17]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[16]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[15]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[14]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[13]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[12]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[11]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[10]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[9]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[8]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[7]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[6]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[5]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[4]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[3]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[2]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[1]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_hi[0]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|vsync_hi[7]~0     ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[27]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[26]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[25]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[24]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[23]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[22]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[21]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[20]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[19]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[18]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[17]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[16]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[15]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[14]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[13]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[12]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[11]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[10]       ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[9]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[8]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[7]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[6]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[5]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[4]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[3]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[2]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[1]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak_lo[0]        ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|vsync_lo[2]~0     ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|vchange~0         ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|vchange~0         ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|\process_3:sync~0 ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|\process_3:sync~0 ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|vblank~0          ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|vblank~0          ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak~32           ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak~33           ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak~34           ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak~35           ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak~36           ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak~37           ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak~38           ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak~39           ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak~40           ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak~41           ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak~42           ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak~43           ; 0                 ; 6       ;
;      - sync_level:cga_sync_level|peak~44           ; 0                 ; 6       ;
;      - sync_level:ega_sync_level|peak~9_RESYN16    ; 0                 ; 6       ;
; H                                                  ;                   ;         ;
;      - sync_level:mda_sync_level|hcount~19         ; 1                 ; 6       ;
;      - sync_level:cga_sync_level|hcount~18         ; 1                 ; 6       ;
;      - sync_level:mda_sync_level|sync~0            ; 1                 ; 6       ;
;      - sync_level:mda_sync_level|peak~0            ; 1                 ; 6       ;
;      - sync_level:mda_sync_level|peak~1            ; 1                 ; 6       ;
;      - sync_level:mda_sync_level|peak~2            ; 1                 ; 6       ;
;      - sync_level:mda_sync_level|peak~3            ; 1                 ; 6       ;
;      - sync_level:mda_sync_level|peak~4            ; 1                 ; 6       ;
;      - sync_level:mda_sync_level|peak~5            ; 1                 ; 6       ;
;      - sync_level:mda_sync_level|peak~6            ; 1                 ; 6       ;
;      - sync_level:cga_sync_level|sync~0            ; 1                 ; 6       ;
;      - sync_level:cga_sync_level|peak~26           ; 1                 ; 6       ;
;      - sync_level:cga_sync_level|peak~27           ; 1                 ; 6       ;
;      - sync_level:cga_sync_level|peak~28           ; 1                 ; 6       ;
;      - sync_level:cga_sync_level|peak~29           ; 1                 ; 6       ;
;      - sync_level:cga_sync_level|peak~30           ; 1                 ; 6       ;
;      - sync_level:ega_sync_level|sync~0            ; 1                 ; 6       ;
;      - sync_level:ega_sync_level|process_1~0       ; 1                 ; 6       ;
;      - sync_level:hgc_sync_level|hcount~18         ; 1                 ; 6       ;
;      - sync_level:hgc_sync_level|sync~0            ; 1                 ; 6       ;
;      - sync_level:hgc_sync_level|peak~0            ; 1                 ; 6       ;
;      - sync_level:hgc_sync_level|peak~1            ; 1                 ; 6       ;
;      - sync_level:hgc_sync_level|peak~2            ; 1                 ; 6       ;
;      - sync_level:hgc_sync_level|peak~3            ; 1                 ; 6       ;
;      - sync_level:hgc_sync_level|peak~4            ; 1                 ; 6       ;
;      - sync_level:hgc_sync_level|peak~5            ; 1                 ; 6       ;
;      - sync_level:hgc_sync_level|peak~6            ; 1                 ; 6       ;
;      - sync_level:hgc_sync_level|hblank~0          ; 1                 ; 6       ;
;      - sync_level:cga_sync_level|hblank~0          ; 1                 ; 6       ;
;      - sync_level:mda_sync_level|hblank~0          ; 1                 ; 6       ;
;      - sync_level:ega_sync_level|hblank~0          ; 1                 ; 6       ;
;      - sync_level:mda_sync_level|peak~7            ; 1                 ; 6       ;
;      - sync_level:cga_sync_level|peak~31           ; 1                 ; 6       ;
;      - sync_level:hgc_sync_level|peak~7            ; 1                 ; 6       ;
;      - sync_level:ega_sync_level|hcount~18_RESYN14 ; 1                 ; 6       ;
; CLK                                                ;                   ;         ;
; RESET                                              ;                   ;         ;
;      - mda_genlock:mda_genlock|adj_trg_reset~1     ; 1                 ; 6       ;
;      - cga_genlock:cga_genlock|adj_trg_reset~1     ; 1                 ; 6       ;
;      - mda_genlock:mda_genlock|process_0~0         ; 1                 ; 6       ;
;      - mda_genlock:mda_genlock|latch~0             ; 1                 ; 6       ;
;      - cga_genlock:cga_genlock|process_0~0         ; 1                 ; 6       ;
;      - cga_genlock:cga_genlock|latch~0             ; 1                 ; 6       ;
;      - hgc_genlock:hgc_genlock|adj_trg_reset~1     ; 1                 ; 6       ;
;      - hgc_genlock:hgc_genlock|process_0~0         ; 1                 ; 6       ;
;      - hgc_genlock:hgc_genlock|latch~0             ; 1                 ; 6       ;
;      - ega_genlock:ega_genlock|adj_trg_reset~1     ; 1                 ; 6       ;
;      - ega_genlock:ega_genlock|process_0~0         ; 1                 ; 6       ;
;      - ega_genlock:ega_genlock|latch~0             ; 1                 ; 6       ;
; SB                                                 ;                   ;         ;
;      - hgc_genlock:hgc_genlock|LessThan14~0        ; 1                 ; 6       ;
;      - mda_genlock:mda_genlock|LessThan14~0        ; 1                 ; 6       ;
;      - ega_genlock:ega_genlock|LessThan19~0        ; 1                 ; 6       ;
;      - hgc_genlock:hgc_genlock|i~4                 ; 1                 ; 6       ;
;      - hgc_genlock:hgc_genlock|i~5                 ; 1                 ; 6       ;
;      - hgc_genlock:hgc_genlock|i~6                 ; 1                 ; 6       ;
;      - hgc_genlock:hgc_genlock|i~7                 ; 1                 ; 6       ;
;      - mda_genlock:mda_genlock|i~4                 ; 1                 ; 6       ;
;      - mda_genlock:mda_genlock|i~5                 ; 1                 ; 6       ;
;      - mda_genlock:mda_genlock|i~6                 ; 1                 ; 6       ;
;      - mda_genlock:mda_genlock|i~7                 ; 1                 ; 6       ;
;      - ega_genlock:ega_genlock|i~32                ; 1                 ; 6       ;
;      - ega_genlock:ega_genlock|i~33                ; 1                 ; 6       ;
;      - ega_genlock:ega_genlock|i~34                ; 1                 ; 6       ;
;      - ega_genlock:ega_genlock|i~35                ; 1                 ; 6       ;
; SG                                                 ;                   ;         ;
;      - hgc_genlock:hgc_genlock|LessThan15~0        ; 0                 ; 6       ;
;      - mda_genlock:mda_genlock|LessThan15~0        ; 0                 ; 6       ;
;      - hgc_genlock:hgc_genlock|i~8                 ; 0                 ; 6       ;
;      - hgc_genlock:hgc_genlock|i~9                 ; 0                 ; 6       ;
;      - hgc_genlock:hgc_genlock|i~10                ; 0                 ; 6       ;
;      - hgc_genlock:hgc_genlock|i~11                ; 0                 ; 6       ;
;      - cga_genlock:cga_genlock|i~13                ; 0                 ; 6       ;
;      - cga_genlock:cga_genlock|i~14                ; 0                 ; 6       ;
;      - mda_genlock:mda_genlock|i~8                 ; 0                 ; 6       ;
;      - mda_genlock:mda_genlock|i~9                 ; 0                 ; 6       ;
;      - mda_genlock:mda_genlock|i~10                ; 0                 ; 6       ;
;      - mda_genlock:mda_genlock|i~11                ; 0                 ; 6       ;
;      - ega_genlock:ega_genlock|i~25                ; 0                 ; 6       ;
;      - ega_genlock:ega_genlock|i~26                ; 0                 ; 6       ;
; PR                                                 ;                   ;         ;
;      - cga_genlock:cga_genlock|i~9                 ; 1                 ; 6       ;
;      - cga_genlock:cga_genlock|i~10                ; 1                 ; 6       ;
;      - ega_genlock:ega_genlock|i~13                ; 1                 ; 6       ;
;      - ega_genlock:ega_genlock|i~14                ; 1                 ; 6       ;
; SR                                                 ;                   ;         ;
;      - ega_genlock:ega_genlock|i~17                ; 0                 ; 6       ;
;      - ega_genlock:ega_genlock|i~18                ; 0                 ; 6       ;
; PG                                                 ;                   ;         ;
;      - cga_genlock:cga_genlock|i~17                ; 0                 ; 6       ;
;      - cga_genlock:cga_genlock|i~18                ; 0                 ; 6       ;
;      - ega_genlock:ega_genlock|i~21                ; 0                 ; 6       ;
;      - ega_genlock:ega_genlock|i~22                ; 0                 ; 6       ;
; PB                                                 ;                   ;         ;
;      - cga_genlock:cga_genlock|i~21                ; 0                 ; 6       ;
;      - cga_genlock:cga_genlock|i~22                ; 0                 ; 6       ;
;      - ega_genlock:ega_genlock|i~29                ; 0                 ; 6       ;
;      - ega_genlock:ega_genlock|i~30                ; 0                 ; 6       ;
; DOWN_BTN                                           ;                   ;         ;
;      - hgc_genlock:hgc_genlock|adj_trg_down~1      ; 0                 ; 6       ;
;      - cga_genlock:cga_genlock|adj_trg_down~1      ; 0                 ; 6       ;
;      - ega_genlock:ega_genlock|adj_trg_down~1      ; 0                 ; 6       ;
;      - mda_genlock:mda_genlock|adj_trg_down~1      ; 0                 ; 6       ;
;      - hgc_genlock:hgc_genlock|process_4~0         ; 0                 ; 6       ;
;      - hgc_genlock:hgc_genlock|\process_4:latch~0  ; 0                 ; 6       ;
;      - cga_genlock:cga_genlock|process_4~0         ; 0                 ; 6       ;
;      - cga_genlock:cga_genlock|\process_4:latch~0  ; 0                 ; 6       ;
;      - ega_genlock:ega_genlock|process_4~0         ; 0                 ; 6       ;
;      - ega_genlock:ega_genlock|\process_4:latch~0  ; 0                 ; 6       ;
;      - mda_genlock:mda_genlock|process_4~0         ; 0                 ; 6       ;
;      - mda_genlock:mda_genlock|\process_4:latch~0  ; 0                 ; 6       ;
; UP_BTN                                             ;                   ;         ;
;      - hgc_genlock:hgc_genlock|adj_trg_up~1        ; 0                 ; 6       ;
;      - cga_genlock:cga_genlock|adj_trg_up~1        ; 0                 ; 6       ;
;      - ega_genlock:ega_genlock|adj_trg_up~1        ; 0                 ; 6       ;
;      - mda_genlock:mda_genlock|adj_trg_up~1        ; 0                 ; 6       ;
;      - hgc_genlock:hgc_genlock|process_3~0         ; 0                 ; 6       ;
;      - hgc_genlock:hgc_genlock|\process_3:latch~0  ; 0                 ; 6       ;
;      - cga_genlock:cga_genlock|process_3~0         ; 0                 ; 6       ;
;      - cga_genlock:cga_genlock|\process_3:latch~0  ; 0                 ; 6       ;
;      - ega_genlock:ega_genlock|process_3~0         ; 0                 ; 6       ;
;      - ega_genlock:ega_genlock|\process_3:latch~0  ; 0                 ; 6       ;
;      - mda_genlock:mda_genlock|process_3~0         ; 0                 ; 6       ;
;      - mda_genlock:mda_genlock|\process_3:latch~0  ; 0                 ; 6       ;
; LEFT_BTN                                           ;                   ;         ;
;      - cga_genlock:cga_genlock|adj_trg_left~1      ; 1                 ; 6       ;
;      - hgc_genlock:hgc_genlock|adj_trg_left~1      ; 1                 ; 6       ;
;      - mda_genlock:mda_genlock|adj_trg_left~1      ; 1                 ; 6       ;
;      - ega_genlock:ega_genlock|adj_trg_left~1      ; 1                 ; 6       ;
;      - cga_genlock:cga_genlock|process_1~0         ; 1                 ; 6       ;
;      - cga_genlock:cga_genlock|\process_1:latch~0  ; 1                 ; 6       ;
;      - hgc_genlock:hgc_genlock|process_1~0         ; 1                 ; 6       ;
;      - hgc_genlock:hgc_genlock|\process_1:latch~0  ; 1                 ; 6       ;
;      - mda_genlock:mda_genlock|process_1~0         ; 1                 ; 6       ;
;      - mda_genlock:mda_genlock|\process_1:latch~0  ; 1                 ; 6       ;
;      - ega_genlock:ega_genlock|process_1~0         ; 1                 ; 6       ;
;      - ega_genlock:ega_genlock|\process_1:latch~0  ; 1                 ; 6       ;
; RIGHT_BTN                                          ;                   ;         ;
;      - cga_genlock:cga_genlock|adj_trg_right~1     ; 0                 ; 6       ;
;      - hgc_genlock:hgc_genlock|adj_trg_right~1     ; 0                 ; 6       ;
;      - mda_genlock:mda_genlock|adj_trg_right~1     ; 0                 ; 6       ;
;      - ega_genlock:ega_genlock|adj_trg_right~1     ; 0                 ; 6       ;
;      - cga_genlock:cga_genlock|process_2~0         ; 0                 ; 6       ;
;      - cga_genlock:cga_genlock|\process_2:latch~0  ; 0                 ; 6       ;
;      - hgc_genlock:hgc_genlock|process_2~0         ; 0                 ; 6       ;
;      - hgc_genlock:hgc_genlock|\process_2:latch~0  ; 0                 ; 6       ;
;      - mda_genlock:mda_genlock|process_2~0         ; 0                 ; 6       ;
;      - mda_genlock:mda_genlock|\process_2:latch~0  ; 0                 ; 6       ;
;      - ega_genlock:ega_genlock|process_2~0         ; 0                 ; 6       ;
;      - ega_genlock:ega_genlock|\process_2:latch~0  ; 0                 ; 6       ;
+----------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                          ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                           ; PIN_23             ; 1       ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; CLK                                                                           ; PIN_23             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; V                                                                             ; PIN_33             ; 136     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cga_genlock:cga_genlock|Equal0~0                                              ; LCCOMB_X16_Y5_N18  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cga_genlock:cga_genlock|Equal1~0                                              ; LCCOMB_X16_Y5_N28  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cga_genlock:cga_genlock|adj_trg_reset                                         ; FF_X13_Y2_N17      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cga_genlock:cga_genlock|adj_x~2                                               ; LCCOMB_X8_Y10_N12  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cga_genlock:cga_genlock|adj_y~2                                               ; LCCOMB_X13_Y7_N18  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cga_genlock:cga_genlock|i~13                                                  ; LCCOMB_X17_Y4_N0   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cga_genlock:cga_genlock|i~17                                                  ; LCCOMB_X17_Y3_N24  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cga_genlock:cga_genlock|i~21                                                  ; LCCOMB_X17_Y3_N4   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cga_genlock:cga_genlock|i~9                                                   ; LCCOMB_X17_Y4_N26  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cga_genlock:cga_genlock|max_row[9]~0                                          ; LCCOMB_X13_Y9_N0   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cga_genlock:cga_genlock|vcount~26                                             ; LCCOMB_X14_Y7_N24  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dual_ram_in:cga_ram_in|LessThan1~2                                            ; LCCOMB_X16_Y7_N0   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dual_ram_in:cga_ram_in|process_0~2                                            ; LCCOMB_X14_Y6_N2   ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; dual_ram_in:ega_ram_in|LessThan1~2                                            ; LCCOMB_X26_Y7_N30  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dual_ram_in:ega_ram_in|process_0~2                                            ; LCCOMB_X28_Y4_N4   ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; dual_ram_in:hgc_ram_in|LessThan1~2                                            ; LCCOMB_X16_Y11_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dual_ram_in:hgc_ram_in|process_0~4                                            ; LCCOMB_X14_Y11_N24 ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; dual_ram_in:mda_ram_in|LessThan1~2                                            ; LCCOMB_X26_Y11_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dual_ram_in:mda_ram_in|process_0~4                                            ; LCCOMB_X28_Y11_N16 ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; dual_ram_out:cga_ram_out|LessThan1~2                                          ; LCCOMB_X13_Y14_N0  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dual_ram_out:cga_ram_out|process_0~2                                          ; LCCOMB_X16_Y10_N10 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; dual_ram_out:ega_ram_out|LessThan1~2                                          ; LCCOMB_X28_Y9_N16  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dual_ram_out:ega_ram_out|process_0~2                                          ; LCCOMB_X24_Y9_N4   ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; dual_ram_out:hgc_ram_out|LessThan1~2                                          ; LCCOMB_X13_Y16_N24 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dual_ram_out:hgc_ram_out|process_0~2                                          ; LCCOMB_X17_Y16_N8  ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; dual_ram_out:mda_ram_out|LessThan1~2                                          ; LCCOMB_X29_Y16_N30 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; dual_ram_out:mda_ram_out|process_0~2                                          ; LCCOMB_X26_Y15_N16 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ega_genlock:ega_genlock|Equal2~0                                              ; LCCOMB_X22_Y4_N0   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ega_genlock:ega_genlock|Equal3~0                                              ; LCCOMB_X22_Y3_N6   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ega_genlock:ega_genlock|adj_trg_reset                                         ; FF_X25_Y3_N25      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ega_genlock:ega_genlock|adj_x~2                                               ; LCCOMB_X30_Y9_N24  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ega_genlock:ega_genlock|adj_y~2                                               ; LCCOMB_X23_Y2_N10  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ega_genlock:ega_genlock|i~13                                                  ; LCCOMB_X21_Y3_N28  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ega_genlock:ega_genlock|i~17                                                  ; LCCOMB_X21_Y3_N6   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ega_genlock:ega_genlock|i~21                                                  ; LCCOMB_X21_Y3_N2   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ega_genlock:ega_genlock|i~25                                                  ; LCCOMB_X21_Y3_N22  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ega_genlock:ega_genlock|i~29                                                  ; LCCOMB_X21_Y3_N4   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ega_genlock:ega_genlock|max_row[5]~0                                          ; LCCOMB_X22_Y5_N18  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ega_genlock:ega_genlock|vcount~32                                             ; LCCOMB_X23_Y4_N10  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hgc_genlock:hgc_genlock|Equal1~1                                              ; LCCOMB_X12_Y10_N26 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hgc_genlock:hgc_genlock|Equal3~0                                              ; LCCOMB_X12_Y8_N6   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hgc_genlock:hgc_genlock|adj_trg_reset                                         ; FF_X32_Y10_N5      ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hgc_genlock:hgc_genlock|adj_x~2                                               ; LCCOMB_X18_Y16_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hgc_genlock:hgc_genlock|adj_y~2                                               ; LCCOMB_X10_Y13_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hgc_genlock:hgc_genlock|max_row[4]~0                                          ; LCCOMB_X13_Y13_N20 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hgc_genlock:hgc_genlock|vcount~42                                             ; LCCOMB_X14_Y12_N12 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; hgc_genlock:hgc_genlock|vi[0]~0                                               ; LCCOMB_X12_Y10_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mda_genlock:mda_genlock|Equal1~0                                              ; LCCOMB_X28_Y11_N30 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mda_genlock:mda_genlock|Equal2~0                                              ; LCCOMB_X28_Y11_N22 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mda_genlock:mda_genlock|adj_trg_reset                                         ; FF_X17_Y1_N1       ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mda_genlock:mda_genlock|adj_x~2                                               ; LCCOMB_X25_Y16_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mda_genlock:mda_genlock|adj_y~2                                               ; LCCOMB_X26_Y17_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mda_genlock:mda_genlock|max_row[8]~0                                          ; LCCOMB_X22_Y14_N4  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; mda_genlock:mda_genlock|vcount~42                                             ; LCCOMB_X22_Y14_N28 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2              ; 914     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] ; PLL_2              ; 202     ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 415     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 202     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1              ; 432     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; sram:cga_sram|Selector0~3                                                     ; LCCOMB_X17_Y8_N10  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:cga_sram|Selector67~0                                                    ; LCCOMB_X17_Y8_N2   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:cga_sram|Selector74~0                                                    ; LCCOMB_X17_Y8_N20  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:cga_sram|SramRoutine.SramRoutine_Load                                    ; FF_X14_Y8_N27      ; 30      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sram:cga_sram|SramRoutine.SramRoutine_Store                                   ; FF_X14_Y8_N23      ; 50      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sram:cga_sram|load_col[8]~0                                                   ; LCCOMB_X17_Y8_N16  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:cga_sram|pixel_out[0]~0                                                  ; LCCOMB_X17_Y8_N24  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:cga_sram|rd_ack                                                          ; FF_X17_Y8_N27      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sram:cga_sram|store_col[1]~1                                                  ; LCCOMB_X18_Y10_N14 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:cga_sram|wr_ack                                                          ; FF_X18_Y8_N15      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sram:ega_sram|Selector0~3                                                     ; LCCOMB_X24_Y8_N10  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:ega_sram|Selector67~0                                                    ; LCCOMB_X25_Y8_N6   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:ega_sram|Selector74~0                                                    ; LCCOMB_X24_Y9_N30  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:ega_sram|SramDat[0]~81                                                   ; LCCOMB_X26_Y8_N24  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sram:ega_sram|SramDat[15]~35                                                  ; LCCOMB_X28_Y9_N22  ; 15      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sram:ega_sram|SramRoutine.SramRoutine_Load                                    ; FF_X24_Y8_N31      ; 30      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sram:ega_sram|SramRoutine.SramRoutine_Store                                   ; FF_X24_Y8_N15      ; 50      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sram:ega_sram|load_col[8]~1                                                   ; LCCOMB_X24_Y9_N8   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:ega_sram|pMemAdr[0]~21                                                   ; LCCOMB_X24_Y10_N18 ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sram:ega_sram|pMemAdr[14]~65                                                  ; LCCOMB_X21_Y10_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sram:ega_sram|pMemAdr[8]~46                                                   ; LCCOMB_X25_Y10_N8  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sram:ega_sram|pMemCe~4                                                        ; LCCOMB_X21_Y12_N28 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sram:ega_sram|pMemOe~4                                                        ; LCCOMB_X23_Y12_N22 ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sram:ega_sram|pixel_out[0]~0                                                  ; LCCOMB_X25_Y8_N20  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:ega_sram|rd_ack                                                          ; FF_X24_Y8_N25      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sram:ega_sram|store_col[4]~1                                                  ; LCCOMB_X25_Y8_N12  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:ega_sram|wr_ack                                                          ; FF_X23_Y8_N29      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sram:hgc_sram|Selector0~0                                                     ; LCCOMB_X16_Y12_N0  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:hgc_sram|Selector67~0                                                    ; LCCOMB_X17_Y12_N4  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:hgc_sram|Selector74~0                                                    ; LCCOMB_X21_Y12_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:hgc_sram|SramRoutine.SramRoutine_Load                                    ; FF_X16_Y12_N23     ; 31      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sram:hgc_sram|SramRoutine.SramRoutine_Store                                   ; FF_X16_Y12_N9      ; 39      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sram:hgc_sram|load_col[8]~1                                                   ; LCCOMB_X17_Y12_N10 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:hgc_sram|pixel_out[0]~0                                                  ; LCCOMB_X17_Y12_N2  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:hgc_sram|rd_ack                                                          ; FF_X17_Y12_N11     ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sram:hgc_sram|store_col[7]~20                                                 ; LCCOMB_X17_Y12_N14 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:hgc_sram|wr_ack                                                          ; FF_X18_Y12_N17     ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sram:mda_sram|Selector0~0                                                     ; LCCOMB_X24_Y13_N30 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:mda_sram|Selector67~0                                                    ; LCCOMB_X24_Y12_N14 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:mda_sram|Selector74~0                                                    ; LCCOMB_X23_Y12_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:mda_sram|SramRoutine.SramRoutine_Load                                    ; FF_X24_Y13_N15     ; 31      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sram:mda_sram|SramRoutine.SramRoutine_Store                                   ; FF_X24_Y13_N5      ; 40      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sram:mda_sram|load_col[8]~0                                                   ; LCCOMB_X26_Y15_N4  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:mda_sram|pixel_out[0]~0                                                  ; LCCOMB_X26_Y15_N20 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:mda_sram|rd_ack                                                          ; FF_X24_Y12_N5      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sram:mda_sram|store_col[6]~3                                                  ; LCCOMB_X26_Y14_N22 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sram:mda_sram|wr_ack                                                          ; FF_X26_Y12_N3      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sync_level:cga_sync_level|Equal0~4                                            ; LCCOMB_X8_Y5_N26   ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sync_level:cga_sync_level|LessThan5~8                                         ; LCCOMB_X8_Y5_N0    ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sync_level:cga_sync_level|hblank                                              ; FF_X13_Y4_N3       ; 52      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sync_level:cga_sync_level|hcount~18                                           ; LCCOMB_X13_Y4_N0   ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sync_level:cga_sync_level|vblank                                              ; FF_X1_Y3_N9        ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sync_level:cga_sync_level|video_enable                                        ; FF_X8_Y5_N21       ; 41      ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; sync_level:cga_sync_level|video_enable                                        ; FF_X8_Y5_N21       ; 144     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sync_level:cga_sync_level|video_trg                                           ; FF_X8_Y5_N23       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sync_level:cga_sync_level|vsync_hi[7]~0                                       ; LCCOMB_X3_Y3_N0    ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sync_level:cga_sync_level|vsync_lo[2]~0                                       ; LCCOMB_X4_Y5_N28   ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sync_level:ega_sync_level|Equal0~4                                            ; LCCOMB_X9_Y2_N12   ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sync_level:ega_sync_level|LessThan5~8                                         ; LCCOMB_X9_Y2_N0    ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sync_level:ega_sync_level|hblank                                              ; FF_X11_Y5_N27      ; 50      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sync_level:ega_sync_level|hcount~18                                           ; LCCOMB_X11_Y5_N18  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sync_level:ega_sync_level|vblank                                              ; FF_X8_Y8_N19       ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sync_level:ega_sync_level|video_enable                                        ; FF_X9_Y7_N13       ; 41      ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sync_level:ega_sync_level|video_enable                                        ; FF_X9_Y7_N13       ; 144     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sync_level:ega_sync_level|video_trg                                           ; FF_X9_Y2_N21       ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sync_level:ega_sync_level|vsync_hi[25]~0                                      ; LCCOMB_X6_Y6_N24   ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sync_level:ega_sync_level|vsync_lo[4]~0                                       ; LCCOMB_X4_Y7_N0    ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sync_level:hgc_sync_level|Equal0~4                                            ; LCCOMB_X8_Y6_N24   ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sync_level:hgc_sync_level|hblank                                              ; FF_X10_Y4_N21      ; 67      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sync_level:hgc_sync_level|hcount~18                                           ; LCCOMB_X10_Y4_N26  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sync_level:hgc_sync_level|video_enable                                        ; FF_X9_Y7_N3        ; 142     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sync_level:hgc_sync_level|video_enable                                        ; FF_X9_Y7_N3        ; 38      ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sync_level:mda_sync_level|Equal0~4                                            ; LCCOMB_X17_Y6_N16  ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sync_level:mda_sync_level|hblank                                              ; FF_X21_Y6_N5       ; 61      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sync_level:mda_sync_level|hcount~19                                           ; LCCOMB_X21_Y6_N8   ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sync_level:mda_sync_level|video_enable                                        ; FF_X9_Y7_N7        ; 144     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sync_level:mda_sync_level|video_enable                                        ; FF_X9_Y7_N7        ; 41      ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; vga_video:cga_vga_video|process_1~2                                           ; LCCOMB_X12_Y11_N0  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; vga_video:cga_vga_video|row_number[8]~2                                       ; LCCOMB_X12_Y9_N28  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_video:ega_vga_video|process_1~0                                           ; LCCOMB_X21_Y7_N6   ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; vga_video:ega_vga_video|row_number[9]~2                                       ; LCCOMB_X21_Y7_N2   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_video:hgc_vga_video|process_1~2                                           ; LCCOMB_X12_Y15_N24 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; vga_video:hgc_vga_video|row_number[9]~2                                       ; LCCOMB_X12_Y15_N16 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_video:mda_vga_video|b_out[0]~7                                            ; LCCOMB_X11_Y20_N18 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; vga_video:mda_vga_video|b_out[1]~11                                           ; LCCOMB_X17_Y20_N4  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; vga_video:mda_vga_video|b_out[2]~15                                           ; LCCOMB_X14_Y20_N6  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; vga_video:mda_vga_video|b_out[3]~19                                           ; LCCOMB_X10_Y16_N4  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; vga_video:mda_vga_video|g_out[0]~7                                            ; LCCOMB_X13_Y20_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; vga_video:mda_vga_video|g_out[1]~11                                           ; LCCOMB_X12_Y20_N0  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; vga_video:mda_vga_video|g_out[2]~15                                           ; LCCOMB_X8_Y20_N4   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; vga_video:mda_vga_video|g_out[3]~19                                           ; LCCOMB_X12_Y20_N4  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; vga_video:mda_vga_video|hsync_out~4                                           ; LCCOMB_X18_Y15_N14 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; vga_video:mda_vga_video|process_1~2                                           ; LCCOMB_X22_Y17_N14 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; vga_video:mda_vga_video|r_out[0]~7                                            ; LCCOMB_X11_Y19_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; vga_video:mda_vga_video|r_out[1]~11                                           ; LCCOMB_X16_Y19_N4  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; vga_video:mda_vga_video|r_out[2]~15                                           ; LCCOMB_X12_Y19_N20 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; vga_video:mda_vga_video|r_out[3]~19                                           ; LCCOMB_X11_Y16_N12 ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; vga_video:mda_vga_video|row_number[9]~2                                       ; LCCOMB_X23_Y17_N24 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vga_video:mda_vga_video|vsync_out~4                                           ; LCCOMB_X17_Y17_N0  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------+--------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                          ; Location     ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------+--------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK                                                                           ; PIN_23       ; 1       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2        ; 914     ; 28                                   ; Global Clock         ; GCLK8            ; --                        ;
; pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] ; PLL_2        ; 202     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1        ; 415     ; 5                                    ; Global Clock         ; GCLK3            ; --                        ;
; pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1        ; 202     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[2] ; PLL_1        ; 432     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; sync_level:cga_sync_level|video_enable                                        ; FF_X8_Y5_N21 ; 41      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; sync_level:ega_sync_level|video_enable                                        ; FF_X9_Y7_N13 ; 41      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; sync_level:hgc_sync_level|video_enable                                        ; FF_X9_Y7_N3  ; 38      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; sync_level:mda_sync_level|video_enable                                        ; FF_X9_Y7_N7  ; 41      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
+-------------------------------------------------------------------------------+--------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                    ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks ; 811          ; 8            ; 811          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 6488 ; 811                         ; 8                           ; 811                         ; 8                           ; 6488                ; 1    ; None ; M9K_X15_Y7_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks ; 811          ; 8            ; 811          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 6488 ; 811                         ; 8                           ; 811                         ; 8                           ; 6488                ; 1    ; None ; M9K_X15_Y8_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks ; 811          ; 8            ; 811          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 6488 ; 811                         ; 8                           ; 811                         ; 8                           ; 6488                ; 1    ; None ; M9K_X27_Y6_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dual_ram_in:ega_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks ; 811          ; 8            ; 811          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 6488 ; 811                         ; 8                           ; 811                         ; 8                           ; 6488                ; 1    ; None ; M9K_X27_Y7_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks ; 811          ; 8            ; 811          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 6488 ; 811                         ; 8                           ; 811                         ; 8                           ; 6488                ; 1    ; None ; M9K_X15_Y10_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks ; 811          ; 8            ; 811          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 6488 ; 811                         ; 8                           ; 811                         ; 8                           ; 6488                ; 1    ; None ; M9K_X15_Y11_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks ; 811          ; 8            ; 811          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 6488 ; 811                         ; 8                           ; 811                         ; 8                           ; 6488                ; 1    ; None ; M9K_X27_Y10_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Dual Clocks ; 811          ; 8            ; 811          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 6488 ; 811                         ; 8                           ; 811                         ; 8                           ; 6488                ; 1    ; None ; M9K_X27_Y11_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dual_ram_out:cga_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 406          ; 12           ; 406          ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 4872 ; 406                         ; 12                          ; 406                         ; 12                          ; 4872                ; 1    ; None ; M9K_X15_Y14_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 406          ; 12           ; 406          ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 4872 ; 406                         ; 12                          ; 406                         ; 12                          ; 4872                ; 1    ; None ; M9K_X27_Y13_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dual_ram_out:hgc_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 406          ; 12           ; 406          ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 4872 ; 406                         ; 12                          ; 406                         ; 12                          ; 4872                ; 1    ; None ; M9K_X15_Y16_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 406          ; 12           ; 406          ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 4872 ; 406                         ; 12                          ; 406                         ; 12                          ; 4872                ; 1    ; None ; M9K_X27_Y15_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,281 / 32,401 ( 13 % ) ;
; C16 interconnects     ; 69 / 1,326 ( 5 % )      ;
; C4 interconnects      ; 1,533 / 21,816 ( 7 % )  ;
; Direct links          ; 1,499 / 32,401 ( 5 % )  ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 2,481 / 10,320 ( 24 % ) ;
; R24 interconnects     ; 64 / 1,289 ( 5 % )      ;
; R4 interconnects      ; 1,808 / 28,186 ( 6 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.02) ; Number of LABs  (Total = 340) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 29                            ;
; 2                                           ; 14                            ;
; 3                                           ; 8                             ;
; 4                                           ; 6                             ;
; 5                                           ; 7                             ;
; 6                                           ; 13                            ;
; 7                                           ; 2                             ;
; 8                                           ; 3                             ;
; 9                                           ; 7                             ;
; 10                                          ; 8                             ;
; 11                                          ; 6                             ;
; 12                                          ; 17                            ;
; 13                                          ; 10                            ;
; 14                                          ; 29                            ;
; 15                                          ; 13                            ;
; 16                                          ; 168                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.86) ; Number of LABs  (Total = 340) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 58                            ;
; 1 Clock                            ; 295                           ;
; 1 Clock enable                     ; 148                           ;
; 1 Sync. clear                      ; 30                            ;
; 1 Sync. load                       ; 32                            ;
; 2 Async. clears                    ; 14                            ;
; 2 Clock enables                    ; 36                            ;
; 2 Clocks                           ; 18                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.68) ; Number of LABs  (Total = 340) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 10                            ;
; 2                                            ; 23                            ;
; 3                                            ; 5                             ;
; 4                                            ; 11                            ;
; 5                                            ; 6                             ;
; 6                                            ; 4                             ;
; 7                                            ; 6                             ;
; 8                                            ; 12                            ;
; 9                                            ; 3                             ;
; 10                                           ; 5                             ;
; 11                                           ; 4                             ;
; 12                                           ; 4                             ;
; 13                                           ; 6                             ;
; 14                                           ; 0                             ;
; 15                                           ; 6                             ;
; 16                                           ; 10                            ;
; 17                                           ; 11                            ;
; 18                                           ; 14                            ;
; 19                                           ; 18                            ;
; 20                                           ; 12                            ;
; 21                                           ; 40                            ;
; 22                                           ; 37                            ;
; 23                                           ; 17                            ;
; 24                                           ; 11                            ;
; 25                                           ; 12                            ;
; 26                                           ; 7                             ;
; 27                                           ; 5                             ;
; 28                                           ; 2                             ;
; 29                                           ; 3                             ;
; 30                                           ; 15                            ;
; 31                                           ; 4                             ;
; 32                                           ; 17                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.83) ; Number of LABs  (Total = 340) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 33                            ;
; 2                                               ; 28                            ;
; 3                                               ; 14                            ;
; 4                                               ; 13                            ;
; 5                                               ; 34                            ;
; 6                                               ; 35                            ;
; 7                                               ; 24                            ;
; 8                                               ; 31                            ;
; 9                                               ; 21                            ;
; 10                                              ; 9                             ;
; 11                                              ; 6                             ;
; 12                                              ; 11                            ;
; 13                                              ; 13                            ;
; 14                                              ; 13                            ;
; 15                                              ; 16                            ;
; 16                                              ; 27                            ;
; 17                                              ; 3                             ;
; 18                                              ; 3                             ;
; 19                                              ; 3                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 11.45) ; Number of LABs  (Total = 340) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 29                            ;
; 3                                            ; 24                            ;
; 4                                            ; 17                            ;
; 5                                            ; 9                             ;
; 6                                            ; 35                            ;
; 7                                            ; 19                            ;
; 8                                            ; 11                            ;
; 9                                            ; 18                            ;
; 10                                           ; 3                             ;
; 11                                           ; 13                            ;
; 12                                           ; 15                            ;
; 13                                           ; 19                            ;
; 14                                           ; 24                            ;
; 15                                           ; 12                            ;
; 16                                           ; 17                            ;
; 17                                           ; 8                             ;
; 18                                           ; 10                            ;
; 19                                           ; 7                             ;
; 20                                           ; 8                             ;
; 21                                           ; 6                             ;
; 22                                           ; 8                             ;
; 23                                           ; 7                             ;
; 24                                           ; 5                             ;
; 25                                           ; 4                             ;
; 26                                           ; 0                             ;
; 27                                           ; 1                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 2                             ;
; 31                                           ; 1                             ;
; 32                                           ; 1                             ;
; 33                                           ; 1                             ;
; 34                                           ; 2                             ;
; 35                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 15    ;
+----------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                     ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.             ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.             ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                 ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.         ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                            ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 75        ; 0            ; 75        ; 0            ; 0            ; 75        ; 75        ; 0            ; 75        ; 75        ; 0            ; 57           ; 0            ; 13           ; 69           ; 0            ; 57           ; 69           ; 13           ; 0            ; 2            ; 57           ; 0            ; 0            ; 0            ; 0            ; 0            ; 75        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 75           ; 0         ; 75           ; 75           ; 0         ; 0         ; 75           ; 0         ; 0         ; 75           ; 18           ; 75           ; 62           ; 6            ; 75           ; 18           ; 6            ; 62           ; 75           ; 73           ; 18           ; 75           ; 75           ; 75           ; 75           ; 75           ; 0         ; 75           ; 75           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; SRAM_ADDR0         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR1         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR2         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR3         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR4         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR5         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR6         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR7         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR8         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR9         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR10        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR11        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR12        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR13        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR14        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR15        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR16        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_CE            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_OE            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_WE            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_UB            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_LB            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_ADDR17        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R0                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R1                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; G0                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; G1                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; G2                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B0                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B1                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B2                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HSYNC              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; VSYNC              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED0               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED1               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED2               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED3               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R3                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; G3                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; B3                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ15          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ14          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ13          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ12          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ11          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ10          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ9           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ8           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ7           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ6           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ5           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ4           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ3           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ2           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ1           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SRAM_DQ0           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW1                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW2                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW3                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW0                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; V                  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; H                  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESET              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SB                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SG                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PR                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SR                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PG                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PB                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DOWN_BTN           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; UP_BTN             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEFT_BTN           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RIGHT_BTN          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------------+
; Source Clock(s)                                                                                       ; Destination Clock(s)                             ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------------+
; I/O                                                                                                   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 38.1              ;
; pll1|altpll_component|auto_generated|pll1|clk[1],I/O                                                  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 16.9              ;
; pll1|altpll_component|auto_generated|pll1|clk[0],pll1|altpll_component|auto_generated|pll1|clk[1],I/O ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 6.3               ;
; pll2|altpll_component|auto_generated|pll1|clk[0]                                                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 5.7               ;
; pll1|altpll_component|auto_generated|pll1|clk[0]                                                      ; pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.9               ;
; pll2|altpll_component|auto_generated|pll1|clk[2]                                                      ; pll2|altpll_component|auto_generated|pll1|clk[2] ; 4.0               ;
+-------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                          ; Destination Register                                                                                          ; Delay Added in ns ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------+
; SW0                                      ; vga_video:hgc_vga_video|b_out[2]~reg0                                                                         ; 3.626             ;
; dual_ram_out:hgc_ram_out|q[3]            ; vga_video:hgc_vga_video|g_out[0]~reg0                                                                         ; 3.418             ;
; sync_level:hgc_sync_level|no_video       ; vga_video:hgc_vga_video|g_out[0]~reg0                                                                         ; 3.418             ;
; SW1                                      ; vga_video:hgc_vga_video|g_out[0]~reg0                                                                         ; 3.418             ;
; dual_ram_out:hgc_ram_out|q[2]            ; vga_video:hgc_vga_video|g_out[2]~reg0                                                                         ; 3.297             ;
; dual_ram_out:mda_ram_out|q[3]            ; vga_video:mda_vga_video|g_out[0]~reg0                                                                         ; 2.874             ;
; sync_level:mda_sync_level|no_video       ; vga_video:mda_vga_video|g_out[0]~reg0                                                                         ; 2.874             ;
; dual_ram_out:mda_ram_out|q[2]            ; vga_video:mda_vga_video|g_out[2]~reg0                                                                         ; 2.753             ;
; sram:ega_sram|pixel_out[11]              ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a9~porta_datain_reg0   ; 0.360             ;
; sram:ega_sram|pixel_out[2]               ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a2~porta_datain_reg0   ; 0.360             ;
; sram:ega_sram|pixel_out[10]              ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a8~porta_datain_reg0   ; 0.360             ;
; sram:ega_sram|pixel_out[5]               ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a5~porta_datain_reg0   ; 0.360             ;
; sram:ega_sram|pixel_out[12]              ; dual_ram_out:ega_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a10~porta_datain_reg0  ; 0.360             ;
; sram:mda_sram|load_col[0]                ; dual_ram_out:mda_ram_out|altsyncram:ram_rtl_0|altsyncram_23d1:auto_generated|ram_block1a10~porta_address_reg0 ; 0.352             ;
; hgc_genlock:hgc_genlock|col_number[1]    ; dual_ram_in:hgc_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a7~porta_address_reg0    ; 0.227             ;
; sram:cga_sram|store_col[2]               ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a7~portb_address_reg0    ; 0.223             ;
; sram:cga_sram|store_col[4]               ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a7~portb_address_reg0    ; 0.223             ;
; sram:cga_sram|store_col[5]               ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a7~portb_address_reg0    ; 0.223             ;
; sram:cga_sram|store_col[7]               ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a7~portb_address_reg0    ; 0.223             ;
; sram:cga_sram|store_col[8]               ; dual_ram_in:cga_ram_in|altsyncram:ram_rtl_0|altsyncram_csd1:auto_generated|ram_block1a7~portb_address_reg0    ; 0.223             ;
; mda_genlock:mda_genlock|col_number[2]    ; dual_ram_in:mda_ram_in|altsyncram:ram_rtl_1|altsyncram_3ie1:auto_generated|ram_block1a7~porta_address_reg0    ; 0.211             ;
; sync_level:cga_sync_level|peak_hi[26]    ; sync_level:cga_sync_level|vsync_hi[26]                                                                        ; 0.132             ;
; sync_level:cga_sync_level|peak_hi[25]    ; sync_level:cga_sync_level|vsync_hi[25]                                                                        ; 0.132             ;
; sync_level:cga_sync_level|peak_hi[23]    ; sync_level:cga_sync_level|vsync_hi[23]                                                                        ; 0.132             ;
; sync_level:cga_sync_level|peak_hi[21]    ; sync_level:cga_sync_level|vsync_hi[21]                                                                        ; 0.132             ;
; sync_level:cga_sync_level|peak_hi[20]    ; sync_level:cga_sync_level|vsync_hi[20]                                                                        ; 0.132             ;
; sync_level:cga_sync_level|peak_hi[18]    ; sync_level:cga_sync_level|vsync_hi[18]                                                                        ; 0.132             ;
; sync_level:cga_sync_level|peak_hi[17]    ; sync_level:cga_sync_level|vsync_hi[17]                                                                        ; 0.132             ;
; sync_level:cga_sync_level|peak_hi[15]    ; sync_level:cga_sync_level|vsync_hi[15]                                                                        ; 0.132             ;
; sync_level:cga_sync_level|peak_hi[14]    ; sync_level:cga_sync_level|vsync_hi[14]                                                                        ; 0.132             ;
; sync_level:cga_sync_level|peak_hi[13]    ; sync_level:cga_sync_level|vsync_hi[13]                                                                        ; 0.132             ;
; sync_level:cga_sync_level|peak_hi[12]    ; sync_level:cga_sync_level|vsync_hi[12]                                                                        ; 0.132             ;
; sync_level:cga_sync_level|peak_hi[10]    ; sync_level:cga_sync_level|vsync_hi[10]                                                                        ; 0.132             ;
; sync_level:cga_sync_level|peak_hi[9]     ; sync_level:cga_sync_level|vsync_hi[9]                                                                         ; 0.132             ;
; sync_level:cga_sync_level|peak_hi[8]     ; sync_level:cga_sync_level|vsync_hi[8]                                                                         ; 0.132             ;
; sync_level:cga_sync_level|peak_hi[7]     ; sync_level:cga_sync_level|vsync_hi[7]                                                                         ; 0.132             ;
; sync_level:cga_sync_level|peak_hi[6]     ; sync_level:cga_sync_level|vsync_hi[6]                                                                         ; 0.132             ;
; cga_genlock:cga_genlock|sample_ticks[1]  ; cga_genlock:cga_genlock|sample_adj[1]                                                                         ; 0.130             ;
; sync_level:cga_sync_level|peak_lo[26]    ; sync_level:cga_sync_level|vsync_lo[26]                                                                        ; 0.129             ;
; sync_level:cga_sync_level|peak_lo[25]    ; sync_level:cga_sync_level|vsync_lo[25]                                                                        ; 0.129             ;
; sync_level:cga_sync_level|peak_lo[24]    ; sync_level:cga_sync_level|vsync_lo[24]                                                                        ; 0.129             ;
; sync_level:cga_sync_level|peak_lo[23]    ; sync_level:cga_sync_level|vsync_lo[23]                                                                        ; 0.129             ;
; sync_level:cga_sync_level|peak_lo[22]    ; sync_level:cga_sync_level|vsync_lo[22]                                                                        ; 0.129             ;
; sync_level:cga_sync_level|peak_lo[21]    ; sync_level:cga_sync_level|vsync_lo[21]                                                                        ; 0.129             ;
; sync_level:cga_sync_level|peak_lo[20]    ; sync_level:cga_sync_level|vsync_lo[20]                                                                        ; 0.129             ;
; sync_level:cga_sync_level|peak_lo[19]    ; sync_level:cga_sync_level|vsync_lo[19]                                                                        ; 0.129             ;
; sync_level:cga_sync_level|peak_lo[13]    ; sync_level:cga_sync_level|vsync_lo[13]                                                                        ; 0.129             ;
; sync_level:cga_sync_level|peak_lo[11]    ; sync_level:cga_sync_level|vsync_lo[11]                                                                        ; 0.129             ;
; sync_level:cga_sync_level|peak_lo[9]     ; sync_level:cga_sync_level|vsync_lo[9]                                                                         ; 0.129             ;
; sync_level:cga_sync_level|peak_lo[8]     ; sync_level:cga_sync_level|vsync_lo[8]                                                                         ; 0.129             ;
; sync_level:cga_sync_level|peak_lo[7]     ; sync_level:cga_sync_level|vsync_lo[7]                                                                         ; 0.129             ;
; sync_level:cga_sync_level|peak_lo[5]     ; sync_level:cga_sync_level|vsync_lo[5]                                                                         ; 0.129             ;
; sync_level:cga_sync_level|peak_lo[4]     ; sync_level:cga_sync_level|vsync_lo[4]                                                                         ; 0.129             ;
; sync_level:cga_sync_level|peak_lo[2]     ; sync_level:cga_sync_level|vsync_lo[2]                                                                         ; 0.129             ;
; ega_genlock:ega_genlock|sample_ticks[1]  ; ega_genlock:ega_genlock|sample_adj[1]                                                                         ; 0.128             ;
; ega_genlock:ega_genlock|sample_ticks[0]  ; ega_genlock:ega_genlock|sample_adj[1]                                                                         ; 0.126             ;
; hgc_genlock:hgc_genlock|sample_ticks[0]  ; hgc_genlock:hgc_genlock|sample_adj[1]                                                                         ; 0.125             ;
; sync_level:ega_sync_level|peak_lo[12]    ; sync_level:ega_sync_level|vsync_lo[12]                                                                        ; 0.124             ;
; hgc_genlock:hgc_genlock|sample_ticks[1]  ; hgc_genlock:hgc_genlock|sample_adj[1]                                                                         ; 0.123             ;
; vga_video:mda_vga_video|start_row[0]     ; vga_video:mda_vga_video|row_number[0]                                                                         ; 0.114             ;
; sync_level:cga_sync_level|peak_hi[27]    ; sync_level:cga_sync_level|vsync_hi[27]                                                                        ; 0.113             ;
; vga_video:ega_vga_video|start_row[4]     ; vga_video:ega_vga_video|row_number[4]                                                                         ; 0.112             ;
; vga_video:cga_vga_video|start_row[2]     ; vga_video:cga_vga_video|row_number[2]                                                                         ; 0.112             ;
; vga_video:ega_vga_video|start_row[1]     ; vga_video:ega_vga_video|row_number[1]                                                                         ; 0.112             ;
; mda_genlock:mda_genlock|\process_15:i[3] ; mda_genlock:mda_genlock|vi[0]                                                                                 ; 0.111             ;
; mda_genlock:mda_genlock|i[3]             ; mda_genlock:mda_genlock|vi[1]                                                                                 ; 0.111             ;
; vga_video:hgc_vga_video|start_row[0]     ; vga_video:hgc_vga_video|row_number[0]                                                                         ; 0.111             ;
; vga_video:mda_vga_video|hcount[8]        ; vga_video:mda_vga_video|hsync_out~reg0                                                                        ; 0.111             ;
; sync_level:cga_sync_level|peak_lo[27]    ; sync_level:cga_sync_level|vsync_lo[27]                                                                        ; 0.111             ;
; cga_genlock:cga_genlock|adj_x[3]         ; cga_genlock:cga_genlock|adjust_x[3]                                                                           ; 0.104             ;
; cga_genlock:cga_genlock|sample_ticks[2]  ; cga_genlock:cga_genlock|hsync_ticks[0]                                                                        ; 0.104             ;
; hgc_genlock:hgc_genlock|adj_x[3]         ; hgc_genlock:hgc_genlock|adjust_x[3]                                                                           ; 0.100             ;
; ega_genlock:ega_genlock|adj_y[3]         ; ega_genlock:ega_genlock|adjust_y[3]                                                                           ; 0.100             ;
; ega_genlock:ega_genlock|adj_y[2]         ; ega_genlock:ega_genlock|adjust_y[2]                                                                           ; 0.100             ;
; ega_genlock:ega_genlock|adj_y[1]         ; ega_genlock:ega_genlock|adjust_y[1]                                                                           ; 0.100             ;
; dual_ram_out:hgc_ram_out|q[4]            ; vga_video:hgc_vga_video|r_out[1]~reg0                                                                         ; 0.098             ;
; mda_genlock:mda_genlock|adj_y[4]         ; mda_genlock:mda_genlock|adjust_y[4]                                                                           ; 0.096             ;
; hgc_genlock:hgc_genlock|sample_ticks[4]  ; hgc_genlock:hgc_genlock|hsync_ticks[2]                                                                        ; 0.096             ;
; hgc_genlock:hgc_genlock|sample_ticks[3]  ; hgc_genlock:hgc_genlock|hsync_ticks[1]                                                                        ; 0.096             ;
; vga_video:hgc_vga_video|start_row[2]     ; vga_video:hgc_vga_video|row_number[2]                                                                         ; 0.095             ;
; vga_video:hgc_vga_video|start_row[1]     ; vga_video:hgc_vga_video|row_number[1]                                                                         ; 0.095             ;
; sync_level:cga_sync_level|peak_hi[24]    ; sync_level:cga_sync_level|vsync_hi[24]                                                                        ; 0.073             ;
; sync_level:cga_sync_level|peak_hi[22]    ; sync_level:cga_sync_level|vsync_hi[22]                                                                        ; 0.073             ;
; sync_level:cga_sync_level|peak_hi[19]    ; sync_level:cga_sync_level|vsync_hi[19]                                                                        ; 0.073             ;
; sync_level:cga_sync_level|peak_hi[11]    ; sync_level:cga_sync_level|vsync_hi[11]                                                                        ; 0.073             ;
; mda_genlock:mda_genlock|sample_ticks[0]  ; mda_genlock:mda_genlock|sample_adj[1]                                                                         ; 0.072             ;
; mda_genlock:mda_genlock|sample_ticks[1]  ; mda_genlock:mda_genlock|sample_adj[1]                                                                         ; 0.070             ;
; sync_level:cga_sync_level|peak_lo[18]    ; sync_level:cga_sync_level|vsync_lo[18]                                                                        ; 0.070             ;
; sync_level:cga_sync_level|peak_lo[17]    ; sync_level:cga_sync_level|vsync_lo[17]                                                                        ; 0.070             ;
; sync_level:cga_sync_level|peak_lo[16]    ; sync_level:cga_sync_level|vsync_lo[16]                                                                        ; 0.070             ;
; sync_level:cga_sync_level|peak_lo[15]    ; sync_level:cga_sync_level|vsync_lo[15]                                                                        ; 0.070             ;
; sync_level:cga_sync_level|peak_lo[14]    ; sync_level:cga_sync_level|vsync_lo[14]                                                                        ; 0.070             ;
; sync_level:cga_sync_level|peak_lo[12]    ; sync_level:cga_sync_level|vsync_lo[12]                                                                        ; 0.070             ;
; sync_level:cga_sync_level|peak_lo[10]    ; sync_level:cga_sync_level|vsync_lo[10]                                                                        ; 0.070             ;
; sync_level:ega_sync_level|peak_lo[26]    ; sync_level:ega_sync_level|vsync_lo[26]                                                                        ; 0.065             ;
; sync_level:ega_sync_level|peak_lo[25]    ; sync_level:ega_sync_level|vsync_lo[25]                                                                        ; 0.065             ;
; sync_level:ega_sync_level|peak_lo[24]    ; sync_level:ega_sync_level|vsync_lo[24]                                                                        ; 0.065             ;
; sync_level:ega_sync_level|peak_lo[23]    ; sync_level:ega_sync_level|vsync_lo[23]                                                                        ; 0.065             ;
; sync_level:ega_sync_level|peak_lo[22]    ; sync_level:ega_sync_level|vsync_lo[22]                                                                        ; 0.065             ;
; sync_level:ega_sync_level|peak_lo[21]    ; sync_level:ega_sync_level|vsync_lo[21]                                                                        ; 0.065             ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "mce2vga"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (15536): Implemented PLL "pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1" as Cyclone IV E PLL type, but with warnings File: C:/src/mce2vga2/db/pll1_altpll.v Line: 44
    Warning (15559): Can't achieve requested value multiplication of 16257 for clock output pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] of parameter multiplication factor -- achieved value of multiplication of 13 File: C:/src/mce2vga2/db/pll1_altpll.v Line: 44
    Warning (15559): Can't achieve requested value division of 6250 for clock output pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] of parameter division factor -- achieved value of division of 5 File: C:/src/mce2vga2/db/pll1_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 13, clock division of 5, and phase shift of 0 degrees (0 ps) for pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] port File: C:/src/mce2vga2/db/pll1_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 13, clock division of 23, and phase shift of 0 degrees (0 ps) for pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] port File: C:/src/mce2vga2/db/pll1_altpll.v Line: 44
Warning (15536): Implemented PLL "pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1" as Cyclone IV E PLL type, but with warnings File: C:/src/mce2vga2/db/pll2_altpll.v Line: 44
    Warning (15559): Can't achieve requested value multiplication of 227 for clock output pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[2] of parameter multiplication factor -- achieved value of multiplication of 126 File: C:/src/mce2vga2/db/pll2_altpll.v Line: 44
    Warning (15559): Can't achieve requested value division of 99 for clock output pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[2] of parameter division factor -- achieved value of division of 55 File: C:/src/mce2vga2/db/pll2_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 126, clock division of 55, and phase shift of 0 degrees (0 ps) for pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0] port File: C:/src/mce2vga2/db/pll2_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 63, clock division of 125, and phase shift of 0 degrees (0 ps) for pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[1] port File: C:/src/mce2vga2/db/pll2_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 126, clock division of 55, and phase shift of 0 degrees (0 ps) for pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[2] port File: C:/src/mce2vga2/db/pll2_altpll.v Line: 44
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176127): The parameters of the PLL pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1 and the PLL pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged File: C:/src/mce2vga2/db/pll2_altpll.v Line: 78
    Info (176120): The values of the parameter "M" do not match for the PLL atoms pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 and PLL pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 is 13
        Info (176121): The value of the parameter "M" for the PLL atom pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1 is 126
    Info (176120): The values of the parameter "N" do not match for the PLL atoms pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 and PLL pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "N" for the PLL atom pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 is 1
        Info (176121): The value of the parameter "N" for the PLL atom pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1 is 5
    Info (176120): The values of the parameter "LOOP FILTER R" do not match for the PLL atoms pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 and PLL pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 is 4000
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1 is 12000
    Info (176120): The values of the parameter "VCO POST SCALE" do not match for the PLL atoms pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 and PLL pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "VCO POST SCALE" for the PLL atom pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 is 2
        Info (176121): The value of the parameter "VCO POST SCALE" for the PLL atom pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1 is 1
    Info (176120): The values of the parameter "Min VCO Period" do not match for the PLL atoms pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 and PLL pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min VCO Period" for the PLL atom pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 is 1538
        Info (176121): The value of the parameter "Min VCO Period" for the PLL atom pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1 is 769
    Info (176120): The values of the parameter "Max VCO Period" do not match for the PLL atoms pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 and PLL pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max VCO Period" for the PLL atom pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 is 3333
        Info (176121): The value of the parameter "Max VCO Period" for the PLL atom pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1 is 1666
    Info (176120): The values of the parameter "Center VCO Period" do not match for the PLL atoms pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 and PLL pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Center VCO Period" for the PLL atom pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 is 1538
        Info (176121): The value of the parameter "Center VCO Period" for the PLL atom pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1 is 769
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 and PLL pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 is 19994
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1 is 19378
    Info (176120): The values of the parameter "Max Lock Period" do not match for the PLL atoms pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 and PLL pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1 is 43329
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|pll1 is 37037
Info (332104): Reading SDC File: 'mce2vga.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 13 -duty_cycle 50.00 -name {pll1|altpll_component|auto_generated|pll1|clk[0]} {pll1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 23 -multiply_by 13 -duty_cycle 50.00 -name {pll1|altpll_component|auto_generated|pll1|clk[1]} {pll1|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name {pll2|altpll_component|auto_generated|pll1|clk[0]} {pll2|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name {pll2|altpll_component|auto_generated|pll1|clk[1]} {pll2|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name {pll2|altpll_component|auto_generated|pll1|clk[2]} {pll2|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SW2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
    Info (332050): set_input_delay -clock [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[0]}]  -max          0.125 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SW3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "RESET". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SW1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "H". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "V". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "UP_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "DOWN_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "LEFT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "RIGHT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "PR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "PB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "PG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SW0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(71): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 71
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SW2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
    Info (332050): set_input_delay -clock [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[1]}]  -max          0.125 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SW3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "RESET". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SW1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "H". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "V". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "UP_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "DOWN_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "LEFT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "RIGHT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "PR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "PB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "PG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SW0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(72): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 72
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SW2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
    Info (332050): set_input_delay -clock [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[2]}]  -max          0.125 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SW3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "RESET". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SW1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "H". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "V". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "UP_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "DOWN_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "LEFT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "RIGHT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "PR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "PB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "PG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SW0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(73): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 73
Warning (332174): Ignored filter at mce2vga.sdc(77): pll1|altpll_component|auto_generated|pll1|clk[2] could not be matched with a clock File: C:/src/mce2vga2/mce2vga.sdc Line: 77
Warning (332049): Ignored set_input_delay at mce2vga.sdc(77): Argument -clock is an empty collection File: C:/src/mce2vga2/mce2vga.sdc Line: 77
    Info (332050): set_input_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  -add_delay  0.075 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 77
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SW2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
    Info (332050): set_input_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[0]}]  -max          0.125 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SW3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "RESET". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SW1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "H". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "V". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "UP_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "DOWN_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "LEFT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "RIGHT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "PR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "PB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "PG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SW0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(79): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 79
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SW2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
    Info (332050): set_input_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[1]}]  -max          0.125 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SW3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "RESET". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SW1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "H". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "V". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "UP_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "DOWN_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "LEFT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "RIGHT_BTN". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "PR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SR". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "PB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "PG". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SW0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332054): Assignment set_input_delay is accepted but has some problems at mce2vga.sdc(80): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 80
Warning (332049): Ignored set_input_delay at mce2vga.sdc(81): Argument -clock is an empty collection File: C:/src/mce2vga2/mce2vga.sdc Line: 81
    Info (332050): set_input_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  -max          0.125 [get_ports {V SW3 SW2 SW1 SW0 SR SG SB PR PG PB H RESET SRAM_DQ15 SRAM_DQ14 SRAM_DQ13 SRAM_DQ12 SRAM_DQ11 SRAM_DQ10 SRAM_DQ9 SRAM_DQ8 SRAM_DQ7 SRAM_DQ6 SRAM_DQ5 SRAM_DQ4 SRAM_DQ3 SRAM_DQ2 SRAM_DQ1 SRAM_DQ0 UP_BTN DOWN_BTN LEFT_BTN RIGHT_BTN}] File: C:/src/mce2vga2/mce2vga.sdc Line: 81
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
    Info (332050): set_output_delay -clock [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[0]}]  -max       0.125 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR16". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_CE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_OE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_WE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_UB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_LB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR17". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "R0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "R1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "R2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "G0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "G1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "G2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "B0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "B1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "B2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "HSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "VSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "R3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "G3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "B3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "LED0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "LED1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "LED2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(91): Set_input_delay/set_output_delay has replaced one or more delays on port "LED3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 91
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
    Info (332050): set_output_delay -clock [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[1]}]  -max       0.125 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR16". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_CE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_OE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_WE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_UB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_LB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR17". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "R0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "R1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "R2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "G0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "G1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "G2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "B0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "B1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "B2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "HSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "VSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "R3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "G3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "B3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "LED0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "LED1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "LED2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(92): Set_input_delay/set_output_delay has replaced one or more delays on port "LED3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 92
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
    Info (332050): set_output_delay -clock [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[2]}]  -max       0.125 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR16". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_CE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_OE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_WE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_UB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_LB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR17". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "R0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "R1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "R2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "G0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "G1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "G2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "B0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "B1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "B2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "HSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "VSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "R3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "G3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "B3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "LED0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "LED1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "LED2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port "LED3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 93
Warning (332049): Ignored set_output_delay at mce2vga.sdc(97): Argument -clock is an empty collection File: C:/src/mce2vga2/mce2vga.sdc Line: 97
    Info (332050): set_output_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  -add_delay 0.075 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 97
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
    Info (332050): set_output_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[0]}]  -max       0.125 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR16". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_CE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_OE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_WE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_UB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_LB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR17". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "R0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "R1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "R2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "G0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "G1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "G2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "B0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "B1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "B2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "HSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "VSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "R3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "G3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "B3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "LED0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "LED1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "LED2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(99): Set_input_delay/set_output_delay has replaced one or more delays on port "LED3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 99
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
    Info (332050): set_output_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[1]}]  -max       0.125 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR4". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR5". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR8". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR9". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR10". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR11". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR12". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR13". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR16". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_CE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_OE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_WE". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_UB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_LB". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_ADDR17". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "R0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "R1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "R2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "G0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "G1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "G2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "B0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "B1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "B2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "HSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "VSYNC". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "R3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "G3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "B3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ15". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ14". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ7". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "SRAM_DQ6". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "LED0". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "LED1". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "LED2". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332054): Assignment set_output_delay is accepted but has some problems at mce2vga.sdc(100): Set_input_delay/set_output_delay has replaced one or more delays on port "LED3". Please use -add_delay option if you meant to add additional constraints. File: C:/src/mce2vga2/mce2vga.sdc Line: 100
Warning (332049): Ignored set_output_delay at mce2vga.sdc(101): Argument -clock is an empty collection File: C:/src/mce2vga2/mce2vga.sdc Line: 101
    Info (332050): set_output_delay -clock [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  -max       0.125 [get_ports {B0 B1 B2 B3 G0 G1 G2 G3 HSYNC R0 R1 R2 R3 SRAM_ADDR0 SRAM_ADDR1 SRAM_ADDR2 SRAM_ADDR3 SRAM_ADDR4 SRAM_ADDR5 SRAM_ADDR6 SRAM_ADDR7 SRAM_ADDR8 SRAM_ADDR9 SRAM_ADDR10 SRAM_ADDR11 SRAM_ADDR12 SRAM_ADDR13 SRAM_ADDR14 SRAM_ADDR15 SRAM_ADDR16 SRAM_ADDR17 SRAM_DQ0 SRAM_DQ1 SRAM_DQ2 SRAM_DQ3 SRAM_DQ4 SRAM_DQ5 SRAM_DQ6 SRAM_DQ7 SRAM_DQ8 SRAM_DQ9 SRAM_DQ10 SRAM_DQ11 SRAM_DQ12 SRAM_DQ13 SRAM_DQ14 SRAM_DQ15 SRAM_LB SRAM_OE SRAM_UB SRAM_WE SRAM_CE VSYNC LED0 LED1 LED2 LED3}] File: C:/src/mce2vga2/mce2vga.sdc Line: 101
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(110): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 110
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[0]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 110
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(117): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 117
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[1]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 117
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(123): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 123
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[0]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 123
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(124): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 124
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[1]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 124
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(126): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 126
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] -group [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[0]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 126
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(127): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 127
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] -group [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[1]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 127
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(128): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 128
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] -group [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[2]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 128
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(136): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 136
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[0]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 136
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(143): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 143
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[1]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 143
Warning (332054): Assignment set_clock_groups is accepted but has some problems at mce2vga.sdc(150): Argument -group with value [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}] contains zero elements File: C:/src/mce2vga2/mce2vga.sdc Line: 150
    Info (332050): set_clock_groups -asynchronous -group [get_clocks {pll2|altpll_component|auto_generated|pll1|clk[2]}] -group [get_clocks {pll1|altpll_component|auto_generated|pll1|clk[2]}]  File: C:/src/mce2vga2/mce2vga.sdc Line: 150
Warning (332174): Ignored filter at mce2vga.sdc(161): sram:cga_sram|SramUB could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/src/mce2vga2/mce2vga.sdc Line: 161
Warning (332049): Ignored set_false_path at mce2vga.sdc(161): Argument <from> is not an object ID File: C:/src/mce2vga2/mce2vga.sdc Line: 161
    Info (332050): set_false_path -from {sram:cga_sram|SramUB} -to {SRAM_UB} File: C:/src/mce2vga2/mce2vga.sdc Line: 161
Warning (332174): Ignored filter at mce2vga.sdc(162): sram:cga_sram|SramLB could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/src/mce2vga2/mce2vga.sdc Line: 162
Warning (332049): Ignored set_false_path at mce2vga.sdc(162): Argument <from> is not an object ID File: C:/src/mce2vga2/mce2vga.sdc Line: 162
    Info (332050): set_false_path -from {sram:cga_sram|SramLB} -to {SRAM_LB} File: C:/src/mce2vga2/mce2vga.sdc Line: 162
Warning (332174): Ignored filter at mce2vga.sdc(218): sram:ega_sram|SramUB could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/src/mce2vga2/mce2vga.sdc Line: 218
Warning (332049): Ignored set_false_path at mce2vga.sdc(218): Argument <from> is not an object ID File: C:/src/mce2vga2/mce2vga.sdc Line: 218
    Info (332050): set_false_path -from {sram:ega_sram|SramUB} -to {SRAM_UB} File: C:/src/mce2vga2/mce2vga.sdc Line: 218
Warning (332174): Ignored filter at mce2vga.sdc(219): sram:ega_sram|SramLB could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/src/mce2vga2/mce2vga.sdc Line: 219
Warning (332049): Ignored set_false_path at mce2vga.sdc(219): Argument <from> is not an object ID File: C:/src/mce2vga2/mce2vga.sdc Line: 219
    Info (332050): set_false_path -from {sram:ega_sram|SramLB} -to {SRAM_LB} File: C:/src/mce2vga2/mce2vga.sdc Line: 219
Warning (332174): Ignored filter at mce2vga.sdc(275): sram:mda_sram|SramUB could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/src/mce2vga2/mce2vga.sdc Line: 275
Warning (332049): Ignored set_false_path at mce2vga.sdc(275): Argument <from> is not an object ID File: C:/src/mce2vga2/mce2vga.sdc Line: 275
    Info (332050): set_false_path -from {sram:mda_sram|SramUB} -to {SRAM_UB} File: C:/src/mce2vga2/mce2vga.sdc Line: 275
Warning (332174): Ignored filter at mce2vga.sdc(276): sram:mda_sram|SramLB could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/src/mce2vga2/mce2vga.sdc Line: 276
Warning (332049): Ignored set_false_path at mce2vga.sdc(276): Argument <from> is not an object ID File: C:/src/mce2vga2/mce2vga.sdc Line: 276
    Info (332050): set_false_path -from {sram:mda_sram|SramLB} -to {SRAM_LB} File: C:/src/mce2vga2/mce2vga.sdc Line: 276
Warning (332070): Port "DOWN_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "DOWN_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "H" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "H" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "LEFT_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "LEFT_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "PB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "PB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "PG" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "PG" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "PR" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "PR" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "RESET" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "RESET" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "RIGHT_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "RIGHT_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SG" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SG" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SR" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SR" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ10" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ10" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ11" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ11" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ12" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ12" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ13" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ13" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ14" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ14" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ15" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ15" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ4" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ4" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ5" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ5" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ6" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ6" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ7" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ7" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ8" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ8" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SRAM_DQ9" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SRAM_DQ9" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SW0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SW0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SW1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SW1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SW2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SW2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "SW3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "SW3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "UP_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "UP_BTN" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "V" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall input delay
Warning (332070): Port "V" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise input delay
Warning (332070): Port "B0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "B0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "B1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "B1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "B2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "B2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "B3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "B3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "G0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "G0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "G1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "G1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "G2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "G2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "G3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "G3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "HSYNC" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "HSYNC" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "LED0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "LED0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "LED1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "LED1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "LED2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "LED2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "LED3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "LED3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "R0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "R0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "R1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "R1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "R2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "R2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "R3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "R3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR10" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR10" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR11" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR11" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR12" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR12" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR13" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR13" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR14" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR14" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR15" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR15" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR16" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR16" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR17" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR17" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR4" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR4" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR5" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR5" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR6" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR6" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR7" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR7" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR8" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR8" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_ADDR9" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_ADDR9" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_CE" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_CE" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ0" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ1" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ10" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ10" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ11" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ11" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ12" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ12" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ13" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ13" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ14" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ14" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ15" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ15" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ2" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ3" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ4" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ4" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ5" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ5" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ6" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ6" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ7" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ7" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ8" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ8" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_DQ9" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_DQ9" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_LB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_LB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_OE" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_OE" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_UB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_UB" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "SRAM_WE" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "SRAM_WE" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Warning (332070): Port "VSYNC" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-fall output delay
Warning (332070): Port "VSYNC" relative to the rising edge of clock "pll1|altpll_component|auto_generated|pll1|clk[1]" does not specify a min-rise output delay
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          CLK
    Info (332111):    7.692 pll1|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   35.384 pll1|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    8.730 pll2|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   39.682 pll2|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    8.730 pll2|altpll_component|auto_generated|pll1|clk[2]
Info (176353): Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: C:/src/mce2vga2/db/pll1_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_2) File: C:/src/mce2vga2/db/pll1_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/src/mce2vga2/db/pll2_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1) File: C:/src/mce2vga2/db/pll2_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node pll2:pll2|altpll:altpll_component|pll2_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1) File: C:/src/mce2vga2/db/pll2_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node sync_level:cga_sync_level|video_enable  File: C:/src/mce2vga2/sync_level.vhd Line: 26
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node vga_video:cga_vga_video|vcount[0] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:cga_vga_video|vcount[1] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:cga_vga_video|vcount[2] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:cga_vga_video|vcount[3] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:cga_vga_video|vcount[4] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:cga_vga_video|vcount[5] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:cga_vga_video|vcount[6] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:cga_vga_video|vcount[7] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:cga_vga_video|vcount[8] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:cga_vga_video|vcount[9] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sync_level:ega_sync_level|video_enable  File: C:/src/mce2vga2/sync_level.vhd Line: 26
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node vga_video:ega_vga_video|vcount[0] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:ega_vga_video|vcount[1] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:ega_vga_video|vcount[2] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:ega_vga_video|vcount[3] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:ega_vga_video|vcount[4] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:ega_vga_video|vcount[5] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:ega_vga_video|vcount[6] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:ega_vga_video|vcount[7] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:ega_vga_video|vcount[8] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:ega_vga_video|vcount[9] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sync_level:mda_sync_level|video_enable  File: C:/src/mce2vga2/sync_level.vhd Line: 26
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node vga_video:mda_vga_video|vcount[0] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:mda_vga_video|vcount[1] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:mda_vga_video|vcount[2] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:mda_vga_video|vcount[3] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:mda_vga_video|vcount[4] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:mda_vga_video|vcount[5] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:mda_vga_video|vcount[6] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:mda_vga_video|vcount[7] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:mda_vga_video|vcount[8] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:mda_vga_video|vcount[9] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node sync_level:hgc_sync_level|video_enable  File: C:/src/mce2vga2/sync_level.vhd Line: 26
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node vga_video:hgc_vga_video|vcount[0] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:hgc_vga_video|vcount[1] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:hgc_vga_video|vcount[2] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:hgc_vga_video|vcount[3] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:hgc_vga_video|vcount[4] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:hgc_vga_video|vcount[5] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:hgc_vga_video|vcount[6] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:hgc_vga_video|vcount[7] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:hgc_vga_video|vcount[8] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176357): Destination node vga_video:hgc_vga_video|vcount[9] File: C:/src/mce2vga2/vga_video.vhd Line: 180
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 64 registers into blocks of type Block RAM
Warning (15055): PLL "pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: C:/src/mce2vga2/db/pll1_altpll.v Line: 44
    Info (15024): Input port INCLK[0] of node "pll1:pll1|altpll:altpll_component|pll1_altpll:auto_generated|pll1" is driven by CLK~inputclkctrl which is OUTCLK output port of Clock control block type node CLK~inputclkctrl File: C:/src/mce2vga2/db/pll1_altpll.v Line: 44
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (11888): Total time spent on timing analysis during the Fitter is 4.92 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file C:/src/mce2vga2/output_files/mce2vga.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 667 warnings
    Info: Peak virtual memory: 1464 megabytes
    Info: Processing ended: Fri Dec 08 21:17:20 2017
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:45


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/src/mce2vga2/output_files/mce2vga.fit.smsg.


