-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Fri May  2 21:41:11 2025
-- Host        : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/younas/Documents/Vivado/hbm_module_2/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_noc_tg_pmon_2_0/design_1_noc_tg_pmon_2_0_sim_netlist.vhdl
-- Design      : design_1_noc_tg_pmon_2_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvh1582-vsva3697-2MP-e-S
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
UyCWWcMezmLAHpDowUNzu8tDr1s2ab0s49TUFbL1lpEtvmNPp6uq+zCN3Tn3KVczEQlMw1A8PNRS
ev2uqjZkSqDHePQqB41rCtl1M1McR5CPkHG6XoWkMsWLiI+PN40edf2jhyIxONv98TrVRe1mZqkX
l/eJ+JfwN5CpKKrr4NA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JefitVZlZ3FMNOdBu+lkVLKkuOMazacq/FalI+qX0wZjAGV3uGWiofDy9tfoJvN5cMSBTt9kcML7
uC+XiLwp4h8uc8ymCk6l0F/X+011w+J0yNNXxgzyqjsXqjvBHXX9b4et4zL8Rt8mT/W5nHKmjPeo
kK0b6I3K8V4cc5atIrvzju90y/SgYsL0uJQQbEeWhGjZgqHKNfMKvau0tdR6CEWBPAqSyvRYJs3D
n4SOn1fTGd4UmL+a0DvCDpOZCkNyShcqUNv7m59MZaCPjQa6EUxNqzVA+d+gnl6qGRoyA4NWQfQH
YabbSPWMT138KuK2LYdJI4Mc5x1Y/LRI2nWFFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
IeA2bHpz/yvqkYoFNvXWOe5uvdev9J8O3zO1PsxGaqZc2IJIN74eUhjRj/Q+iNCyLiM2vY4lgODF
bLAxBx/KvRqlnozEW7e8hQkwLQKUAIQebfzeyPoL7rekWu04wsMmBj/eMnNJeK2TgBqxteUYZj5f
kDuocp6vKrORpv1SBBQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lleqt/VHBikST6NzZF4T4LbzTyAbZUtWAnX3UHvpoPFxlc1vM/hdVQA7oeA4rC853V+aDISX0REA
XwgKdw9/CnSGPj428JavD68zMnu/23PNsn7jT/3Obe8ZAXeBbGsM4Wosk1cSMcQysrrGbkd3iP78
yFat15NZyU8Iq4NL6KNynZ9qoCr9MC50DVu6n3RcxIcA9X1qAv267Sky+hUbFvXN2j9jCpnNy5Yk
Crh/x+jDBzHDvHDJLvo2X8NULJ791J+kEyzPIgfHKM9Z5Win3Isw8Ubih1CrBxyhnLIzRgxRt+QP
+Cyu4wvo0Ge56EAXM8nLKZbTfUc8SEmkU5VgAg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BiqZbVBvc9yXZl7x8uA8caz135KKQbLLZUfUnl9D/s11P7mIk70iOGJCTYORTZrFQEpBwlgwDNsb
MvJBNh5JS4je2z5kbol10YKpOYwAJ5b3JAqW46NIIJ6QhY95gF+aXoxXC2a0W1i064JGQDHZPSb5
lDBDHUPe+leJLFSAC0FFDcCUPVjxyOPzcFeRFZTkCng6qI1dXN09fB1QCDGeQ23tGkWNe4I7XVNy
3LRlrPue2dJH6gdLooCLKfekhMzEa5holt/WLlKJfQsA8MoMnQ8wcPvEubxtSOUbDgmgKc9VlNO0
tYQnr1FYvieocKspDF3FW0usTAKsyk5R8ji42A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gVMeYwpF9Zcj2ley5PIP34tE/OCAbIacjeV+GrM1tLsgDTfY7yPkJHnC5JqEzPK5qtBjyw4wwyAU
IGnTjI2JN1TgzldC+jZTHfy0VveSJb/vcETCSwhS2QCkgl1KYniF7XPKODeQzvpMsvlUGM9Txrcp
LfkS03QH/VWiMnqnHK1poG8lslfvQ2Soe4DCiTME7/x//aaGFDn7R0RGabXS2xSl0kND4urDptvx
KZG6gl0oPsiZc9s+0aaMFnRIz0sI/y6dtYNCbw+VZ1MalbbNvE5+a0Coq561mhnEd08epPYxLeET
FV1l86LBfo9vQ+58wUvLUS0UMcn0YqPgrpTidQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CcfVRR2xHAGKwG67D3vTmTxbsm4j++MDzGSAoN/BW8BKhS9tbpEyEPBFveR5Px6J/bS7c6BkA5Pl
0jsQyYNRHu16ci9dQ2cURBR3onQxCmPC7d9PMOL+94kr73DNTy2u1Y6y9C+SaRnqbqcC20eXCzFP
xCWPRBMyDd8plLXYAynYTDfH3Aik2BbroecM81J/sQ7m916hwE69AVAQsGrpKipx/pOfrgvNwECl
1YW2gvYfLcMvEl60m7qKU2fJB0bi8OF1SH/OUL6S1Z5X2UuCtNW1S3x4GWczHCxKMJ47TA4n9l6m
guxr2JHiCUyZqZ73HKsZmEn9NaddWWEBDQjUqg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iIZ70GOFfV68mmvcgMcObCVqTosSmuXAhdl1W5Za0aQ4ehwCLGaJT5M91JQiAoKgJAKFjCCstkOB
aPfaIA3jGRZOXbZnJBrjm+/wNsXTIv+SkQpNBOXF0oLAf+skRvIHjypAFZ7NLk+ibApPHSCL1ZI2
KIuFgbVunUJXopL7u72fQvjReIGUxtZ9IOhqi52gr65EJUjYq4sbdhtKxfUBG93ewjy/gT5o278z
ET8m2m4e2l1Mb7Q7+VPS7cmK/lzyxjddOix/3y+gPIY22mtT+KE7Un3HDC0ijXxPfng4n3gwAbCu
VTM7N8A3zFEd9A6qRhis8N+2aPkjFk4Uv3HdD4PaqUNQYJKVH4hvZ7Xzx3hHX4TbBm1hkV6Y7rzG
9oZfF7mXGD91rW7/dFImuTr3ClHMdIF6XCauiri8O+UKgVnaSBKXubvmybUW82hc2x5rJlO2gHn2
lQUnYyLCqeb8ENH5E26U07iEzacN7TJivIDorY7mgxVG99ykiFvhu8W9

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
p65I5fz6JWwL8uPg7/EhUdUns+WRNGw894FcSG86VqqsFUoeolUaXow2mOg1w7G0i4pv+XWxTUZ9
10fx5xV2h6F/NuMmzJy2tX27UqwlOOZbi8M+E802vbcaGotGVZ544aLmn60teU9p4VhoX43ru5nl
yloC7lYpRAkLi7PJs1UTaOb/w2Crw0NUouvJRRzp2XrB+jvHP7v9dNEkOqKIaUcbybbO7abC1No0
y2C5am2mfdLenZMo/8cCNMpj+ST/nUL6fWODXyalXLD9pGGa4pV8fueAYW9qD1ipSrq9eUG2RuBX
OywcyulXtEYcJiIBmlsx4it5K9UvBmOwa0Nzbw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4544)
`protect data_block
sRkn1lZg7645IKI+r1qePgU4X7XORg65dkLwBtLsEihQRr9h9gF+zzmcwPdCkIQItQaDSdplCOiD
ERuoit4zmZP4RlzFX2PKb+GTUS4SVuGpPOWU8WsLu+I9fMDnkLRr12bgosDHMrKON67ufGgHPFhw
O2WIOv94HSaD3xfkxH4yRKlsjHGWj/bNjbecvUUx48mYxyErbpe3lQCIkr+DIS6uPOq/s/a3fdRF
nI0K+4Tiy5vbd3yZEPzidbpipESZHJZAD8kgpAryfQ2/gQb0gMkLJZFJGpv9592nWDGth7RwkcrK
U9EzEVHS44WKC5PpJ8uhJwqPwhVi+S68AIZm1ghb/CWHvG7VELLcoi7gps0wyz8Pnj+pamkRmaKG
4agkvaI/58pLPbIQ8+es7mThxfqIyr5TngCEbZwgtd87UhjM2QPwneGDjp84qNYuzeO6MXuswgXK
lRBu6c/7uqZa0xNUOwS39Iq7cA4FjzvgQS7OfB2O414oXZGL262KndXiaaHToxGZdl2cSIyhdN3F
absADZkkr4g0Sz/TxidLXKUtjUeyWtRb4UIBvubqGaT90mVySLrTrwvJLPjdagZ/h7LmlmX+Ny+W
hAFcRDY8XC/Gupjkqh3uZ2E5c05TIZbHypNktsuD8SsdOyCZNFXKrIa7np6GRxTEc1mEGjxQwYr4
vay2b41KYAP1d2SZSBYA/2TeVV6av2kPP3giSkPM1v6mNMwqePsxnOSRUyur90y9+AM+/TNIMizN
QXrslMFyFDYJYgzJp0AHXbkgaUy8hjgY6+QAigs2ncpAO6nCSzkoWWdxoTuuGL1aPisFDqbNb9+i
KdhRrC7KzC79mDNS5X5fs5VCuLWYdcJ+yo+nI60Spy41j4uckniSUY31LTL28x7y6MaskJSRlCsn
ZCQebXwTYB4FfIHJJfVZ3PdwP5aY8Ex7KnsKBzq90bv3VUI0dqDY1huBEnfENkoxyXX5n7dleAnS
vkj6UmjHOgvrm2FuEdlsXwcRjHOrUy6S6cqsNn3nPyI/TpBtVVARR+MQpOowVdxcRQ1GRkB5HnYO
R0eEJ5fyOocprOPp7j1eXnr5xOtm+P6VQnEvqBHwCaVsi+omMuw5ytQUKSnWwr8JKyLWsIsK3h65
zxfcbUfHXS3XPC96fEIOP7wZcCe0D8dQCC4tF79qxB1KvQXHJaQd9pYPgmZKQDRy/xQ5wVtuAESA
VY4fW2foTIAj6CFtX7UFJ32xj9I6aBRG6poq02rf0l1/jQex9/TTabP5wEeoudXaa/F6AFl8r6zh
3Kz4uOutIiiDTAaazxEMyjVmGG9RWGotV9NzKU+Kcab8cK9EDDFhUJWjt65Lp3kcjyut8qgfmsnD
5iyQO9NX1bGcDFVA0xJwkani9ISv0HMl2HR3OWLUfHVhXSgCOgNCgBBAyFq0CKROCyhOayY7RIHb
ISnCnx+I3vvlNPHX8CfyCi2dONj6C+ZwNTWipwxvJyK+YUyQIpQ6a5PwvgMrF2NsTafjjiYW5Y9v
wqvWJzHUBVkhx7M+xnso3LftOExJN0uyW1uSmq1chHkQQF6Rv9uo/YjcciZ0k+zMRpyedfw4ijF2
VSwODGdmZuRHWHSXEJjqytyArJEG0zH6xeLbcGI9t74+yamIFQtRc6DBzsVBpqzFweispHCKqekj
uWJTuRyHHz78qUVj6er3grAdm5ykIDIjXTOnf8iyCGEx5Wpq2UXC5sOzm4lcbI1CzdN8JF7sSV2u
50Cf1QSCpZFLJzTsWyTJl/NzOVpAn/Cp80Ece6K1GoCBHlkW1x/g8lw6itkAo6Zyk9CLhG1odgjS
tjoeQINaoimpuNoGY+WePcUDH1Nf0jSJmZLOsGZWsxxrtUVdi5kNrd81nIBtv78C9Xhqsg5Jzh8o
wskB3DBO2QrCuB2YC6UkC4/s5/HdhBE44n1uWOtfMj5vIW7IhWBMuR0VCOOfjmjqOwAySnxtgQ8M
mSxrAIF0C2bV15EUFjbfCvAySqn4kwaFQAGA02vXOfSWpCov2j123zN0wrDyFjpAvdFnOxoSEYty
cbsPg4QCWGA5pkwIbpki18Ya61J4FRvbcEqgXS8smKBl7JFsZnztpSlsR4ANie1HB7Qwut/7i/iZ
tBLIcQuemaNZ4DrBR2K6461YWrdJYErRBQ4HsVhDhC3QXQ/Noig8BfpbRQwlZQy9SNHDTWZFosM2
p9WCJ4KJSg396fD0FQCfP9Xo9w9lbU44hVIAkUC8dwhr5oAQx+jElu9hcCUdadNzt35AAAGIjX9t
gPo/pcEXRdpf0+mYP31srv6QVHbJjMgAQ+8pi67SWTYRSliydMxIC+S75mRbvE9tP57DGKGoIjqo
LWmszpM/PVpFFCkv0pB0nu2TC7eB6JRG09EH53l25kb6hs6a5W/nBc/6Rtb6niyN0NvEJW60K1AT
eWOmiWM6oJ7gbC/JwSChZhGHE1ZJs+NURjkXRPXAvGJmKP3CiAZ0VXS3GsLNdc+5T+SQHANRi0SK
uQGfMm3HGvRVIxXV73OtJA2CBuI27HAzz6YW2bc6GXxn45+HX5kAzM1IYNCNR4lhOScIARkv0tlb
p65MZ5uuhjFQyxj67cxDTpnnO0dW3wXEqCqprcQp1OG2W/elE+uNzGFKvvwFxco6lMIo2lZHRG32
g4YkBgo0RcS6sgoBhVA4/WXajtGFWvgtKM2Tm4KMVyAAENbYA+EmjOG/EJaN3lxh3UvZQ4wBaZcp
8QBmr8epQwzf++PrfDwLSrXLqAVL2m+bvYc9Za6rEm/Q83NckXqAj8dStunLLuQV9FDvTdp3tW9C
4amLpgMuJVC9DbgOtTSlRlpfdecy7+mcKUfSNxJ0s1akqQhgKfxzQ9qqjSkqvlgdy2Zp7wdvzVu0
2GIBR/FhZ4JQEh0nQSRcmAJNstFk8Z1hKkP3p9qWiA9ifX3kbU/l1HhzltcCb8fc0MIpS9FCdK04
TR5M2I5oEg+0hb5SS9E9q3QYGtqvCasJczeX5vCl1+Je+moh8hm7iIwYfYUaAC/jtm+i6Pq0ebFb
aOJ/t6QmScCTC2TxrgFsKhGGFTJg4j3/e6Ub6S/94WgGbPHxcKVeMyN/ExRWZMRpXCECAV9jnWZz
012ZUAwre8Wr/MPNvpV9YSvWR1m6uduTma7wAWgeqJsaku00zgkghDGKfPL171wPYHvbV8rjEq0x
fvMVj29a5TRohZrJBi7Gl5eYHhhctAhyKdE1Ku/luNLtjqb9R4lv9M/DrkkdhVeHxAY26YPcLgJq
fXoQJ44nHFo6WHh4xl4Kd42DwX9FLaDcv+fnJvssZmeWKbTxFnkeqr6VWTzvnVyxh+5sDilNlc1c
BZrWRyEacjRpCNcsrJ/cY1Vjyn6HM8llGFk4F23RQCzQH1GiS9anz9h7bHYhpYtbnh1MYfjk5sEo
TU4fM4be2KQlHob8qQlWgROMD1WngLRrMR/UbbQIpmjoQC3jbNaWDqtgpBNo5hkM7m3l5uPRr4u8
aHKyb2Qi4yDFmF+0UC3gTcnDIqTh/i6nPI4jIsmj8VMr5Euyu71xsWeEYpV9wkw7JFubyc2Q1DGt
2pBHs0UWazEtkPxqWcjcxe0tVU0XH7g/kP6HKZ3q0rzejvj1ZA1Rqvvyn+PWvZvY0aizOa7yX2Tc
/l93rTrJ2KOAWB016Ij4HE7puA4DRNSTM0XWGhjFyYA9KwCGP+4UAAjJ8PPYcJcQMEnJdQ0tmy9O
mRJHU6pBvMBuj+h4bWOQJvVJv0cJCHadPl5szSjoAKGqssJyTV7sGJFaaok65LCO8EDp8R4GVNWS
CeSqrQoJj0Lbzc6SMhkzeUImYn5GHQxYFvAK5qd4kj64QnfXwZ7Wgkl9fgVFj5mkRduFoiww4wcx
vDvtipEw+hjnstloSLQjZOdQKQzmE3usV6mwKi/CfdXK6xSHnfpWgMO0Rf3o38hVB3oYrehQUOhr
iRNU4Idk24FPbyjQgLTc+F5NfOKE788KXutFHz8nvvGIVdZm02C/I/zfA/sTNMVz1dtYib9wPA/B
nL0mRYyyZcxweXOuyj777LI0/CB8JJPYDdSYpkw5cM66xo2vVrTCaTdza+TG6eGeqAhX4uLJjA1P
5OTSTHazP9xDrNIupbPAsMjXLuJm47G//ULFHqGreG9ERz9uwR25YA4Ql2bRcUgKPDPIEWq6jyBA
b/jptvduUO2kNNt2a3oT1NXrKfMXVDhqlZOpF7lI+tMcdlndaBbMq4lGRtXQLqseWiG8Y5JY02Iq
dse5qLDB+Yuyov9Zh64JGY8Ov7z/83WO0yID78SJHfT5B+E3KCmE2NgxYcBIxRNPIN34Kd4BohiT
76R9CsWjbbmM5vgh7VhHq/S9UN5wZ1edg/h+0wXxZnEzNHWAeV2ouOT1GcvgvgrP4ZZQGJz3DmIm
IETtst93BLyT67WtUdguHIFslhvLLcc+nsjwLjTaI68VJgyLiBfSag5xyXfHtOZOOmK25VrObowz
CB5tPVaqICD727T5yd/eumEt03BAJGBcKAaX380xGaKu2AY8GLCAs2xj8HG0i0q38+yJEckVbCcH
127Vdr0OQNqafvyMFk0irLGLJP4dJXCvqINp/NoSdldLLD6sl54V85RAdS34IN3OkW7IG+kCnDr0
3/z69h+EQZVVQVNdtfIOJGDA5SiUCkI/75NUI5Ny1LtZxvqbHKN/UxywHI5EAf6SRdnVuVlmI4Gk
VOD7Iqjz0vIlFYD4Hn93X4p0zOb4npFzAAf+08nfDJvl82yLvLkf7poS01fMJk4sB6Xj/q6yronr
kBwYjbuWX2OZSlxJ4V8hCeWSWPZGr5qKkEYxc6HpYaHgY+j8K4fuPxqOV5INyGidQVtVlIEWqLJ/
DW3rFqCOuFXkPP/sVYvmw0KeaJakblSIl/7766uy9N6ymevW/HPeTyi4c8SpyJbuh4A+JCod13A+
zYNdMLeZewhcXhFtgbbdXJqaVCJAQxBwB1rJESqonl0T/J7U4bKj7h8Ts48hu9W7RaB5BfTLprqj
yUE70HcgDH6y4hMhkI2vJ2UbAPIUBbwHg9G2R2d+kUcx3KbsyU722uB9HQN0IKhYOJEzD0ckKjr3
M6pPrp3y+cTHIYGRlbPBOuPBoaO1S+MmXIQuBJV/mWhOpFG5R5iZJhZf+78sq0ILh1pw2Gao/98U
KjpCTjaHE/Klj+FCiQLklh7nP0PTpcx/bfvuj2LQrVzzA93mEBUJvlS9WspWIRHcGtHUoGocbFc2
kfSXVzSEBDRetkeiyH6xvqSJh3So1BG08odZTmRFZX7bLfqLWNwCz1EXv0isbNzXGPgS6RwclhQh
C2+tdb21Jx6A1OGsYttKR0uA2E1/xULJIfr22/WoeGUCFuuZXgLSCnVEvvTWc3+rLR52atmWdgdX
279oMGhA+g7GGUK6GrXXrzAcFCwU6mc3M2mw5n5jxfB3JnEkL43N/4tYMADP9VXhc6H37rJIoPfX
uZo+9ZYUNXuZWxALMa9Lm1ixmQYWflQcEsDqur3sZ5JMrxFP0znmMz5vv2y38oYv3pG59VogBzqy
xq1WyZoY+3K+M8j0HfnxtIRA26Jo36smMAlXWl2FAs/mSMnWVNwVLHT9Ej44EewNj4bT6SLi+Ixg
PpfuDiq/0wrrucGa/G0PgzC0rvfRyLBFCCukXkXzHHL0z/R3vgAmjNnr4bs0QlgiEV+D0Wkkb3i+
X49W1HVKstlTu0BiU4pxCWvH+yvutDVHTbXggQcV7r+xVnpv9eD05ViVvk0/o9LeBw2CFcVILqm9
BMiOCZyJd8TC8UdFhC5Bf2YZjY3W3zelHRk6gzM2dN52k3t/CQSs+IoOdX14Ry+wGWlyocavGNNu
tu0EKC4DWYUEiOVhJtFFlpFfb4cqE+Ii3Mz8at3KQvinUqP9XfIegqzDxGBkygJtBbqY1bNiAnYM
smeMpcxZRky+xXBuceMnXB9TIE2jJ0CvSs26AW20n8lo69ROJ/9UddSGCqa+uqrVXmUGD3Kjkw+S
naPMzONXIabNTExxXBEyigCHKbPjb1Fq228P5bvqDCw4Y13SifWbC04=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_noc_tg_pmon_2_0 is
  port (
    axi_arst_n : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_awid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wlast : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wready : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_bid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : in STD_LOGIC;
    axi_arid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_rid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rlast : in STD_LOGIC;
    axi_rvalid : in STD_LOGIC;
    dummy_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_noc_tg_pmon_2_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_noc_tg_pmon_2_0 : entity is "design_1_noc_tg_pmon_2_0,axi_pmon_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_noc_tg_pmon_2_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_noc_tg_pmon_2_0 : entity is "axi_pmon_v1_0_2,Vivado 2024.2";
end design_1_noc_tg_pmon_2_0;

architecture STRUCTURE of design_1_noc_tg_pmon_2_0 is
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 512;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 12;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 16;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of inst : label is 64;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of inst : label is 64;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 256;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 7;
  attribute C_AXI_PROTOCOL : string;
  attribute C_AXI_PROTOCOL of inst : label is "AXI4";
  attribute PARAM_AXI_TG_ID : integer;
  attribute PARAM_AXI_TG_ID of inst : label is 2;
  attribute PRINT_LATENCIES : string;
  attribute PRINT_LATENCIES of inst : label is "OFF";
  attribute SIMULATION : string;
  attribute SIMULATION of inst : label is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
  attribute tCK : integer;
  attribute tCK of inst : label is 3333;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of axi_aclk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:S_AXIS, ASSOCIATED_RESET axi_arst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arst_n : signal is "xilinx.com:signal:reset:1.0 RST_N RST";
  attribute X_INTERFACE_MODE of axi_arst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of axi_arst_n : signal is "XIL_INTERFACENAME RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_MODE of axi_awid : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER of axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.design_1_noc_tg_pmon_2_0_axi_pmon_v1_0_2
     port map (
      axi_aclk => '0',
      axi_araddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_arburst(1 downto 0) => B"00",
      axi_arcache(3 downto 0) => B"0000",
      axi_arid(6 downto 0) => B"0000000",
      axi_arlen(7 downto 0) => B"00000000",
      axi_arready => '0',
      axi_arsize(2 downto 0) => B"000",
      axi_arst_n => axi_arst_n,
      axi_arvalid => '0',
      axi_awaddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_awburst(1 downto 0) => B"00",
      axi_awcache(3 downto 0) => B"0000",
      axi_awid(6 downto 0) => B"0000000",
      axi_awlen(7 downto 0) => B"00000000",
      axi_awprot(2 downto 0) => B"000",
      axi_awready => '0',
      axi_awsize(2 downto 0) => B"000",
      axi_awvalid => '0',
      axi_bid(6 downto 0) => B"0000000",
      axi_bready => '0',
      axi_bresp(1 downto 0) => B"00",
      axi_bvalid => '0',
      axi_rdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_rid(6 downto 0) => B"0000000",
      axi_rlast => '0',
      axi_rready => '0',
      axi_rresp(1 downto 0) => B"00",
      axi_rvalid => '0',
      axi_wdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_wlast => '0',
      axi_wready => '0',
      axi_wstrb(31 downto 0) => B"00000000000000000000000000000000",
      axi_wvalid => '0',
      axis_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axis_tdest(11 downto 0) => B"000000000000",
      axis_tid(15 downto 0) => B"0000000000000000",
      axis_tkeep(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tlast => '0',
      axis_tready => '0',
      axis_tstrb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tuser(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tvalid => '0',
      dummy_out => dummy_out
    );
end STRUCTURE;
