arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_astar	34.95	vpr	975.84 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-11333-g6a44da44e-dirty	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T21:53:04	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	999264	10	10	168	178	1	68	30	11	8	88	io	auto	953.0 MiB	0.51	420	582	82	470	30	975.8 MiB	0.07	0.00	6.38568	-70.463	-6.38568	6.38568	3.83	0.0011575	0.00107635	0.0190909	0.0179312	20	909	46	0	0	100248.	1139.18	1.00	0.220943	0.20054	11180	23751	-1	803	20	495	1987	182273	69910	6.92851	6.92851	-75.9518	-6.92851	0	0	125464.	1425.72	0.03	0.12	0.10	-1	-1	0.03	0.0520487	0.047733	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_astar	36.19	vpr	975.93 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-11333-g6a44da44e-dirty	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T21:53:04	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	999352	10	10	168	178	1	68	30	11	8	88	io	auto	953.1 MiB	0.51	395	582	95	453	34	975.9 MiB	0.10	0.00	6.37094	-69.85	-6.37094	6.37094	3.90	0.00115739	0.00107675	0.0208402	0.0195903	30	698	21	0	0	144567.	1642.81	1.91	0.378306	0.34262	11730	32605	-1	613	13	256	907	102553	34444	6.74537	6.74537	-72.8995	-6.74537	0	0	194014.	2204.70	0.04	0.09	0.13	-1	-1	0.04	0.0384272	0.0355085	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_dijkstra	37.58	vpr	975.73 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-11333-g6a44da44e-dirty	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T21:53:04	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	999148	10	10	168	178	1	68	30	11	8	88	io	auto	953.0 MiB	0.51	397	720	67	602	51	975.7 MiB	0.08	0.00	6.26392	-69.0334	-6.26392	6.26392	5.22	0.00115722	0.00107709	0.0227346	0.021333	28	756	41	0	0	134428.	1527.59	1.91	0.438049	0.396121	11590	29630	-1	630	13	314	1267	123272	45348	6.70457	6.70457	-73.6326	-6.70457	0	0	173354.	1969.93	0.03	0.09	0.11	-1	-1	0.03	0.0385845	0.0356554	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_dijkstra	38.17	vpr	975.73 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-11333-g6a44da44e-dirty	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T21:53:04	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	999148	10	10	168	178	1	68	30	11	8	88	io	auto	953.0 MiB	0.50	389	720	68	606	46	975.7 MiB	0.08	0.00	6.38744	-69.2885	-6.38744	6.38744	5.25	0.00115672	0.00107669	0.0224942	0.0210923	30	789	25	0	0	144567.	1642.81	1.85	0.359123	0.324985	11730	32605	-1	641	13	341	1402	154982	50243	6.64135	6.64135	-73.6773	-6.64135	0	0	194014.	2204.70	0.04	0.11	0.13	-1	-1	0.04	0.0387743	0.0358249	
