{
"namespaces":{
  "global":{
    "modules":{
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "abs_274":{
            "genref":"commonlib.abs",
            "genargs":{"width":["Int",16]}
          },
          "absd_276_277_278":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_1_273_274":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_n100__273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff9c"]}
          },
          "const_p30__277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          }
        },
        "connections":[
          ["add_hw_input_global_wrapper_stencil_1_273_274.out","abs_274.in"],
          ["absd_276_277_278.in0","abs_274.out"],
          ["const_p30__277.out","absd_276_277_278.in1"],
          ["self.out_hw_output_stencil","absd_276_277_278.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_1_273_274.in0"],
          ["const_n100__273.out","add_hw_input_global_wrapper_stencil_1_273_274.in1"]
        ]
      }
    }
  }
}
}
