<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/dlnk/pcieabc78/DWC_pcie_ide_hcfg/DWC_pcie_ide_apb</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/dlnk/pcieabc78/DWC_pcie_ide_hcfg/DWC_pcie_ide_apb</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">AddressMap abc_soc_top/dlnk/pcieabc78/DWC_pcie_ide_hcfg/DWC_pcie_ide_apb</h2>

    <!-- Registers for AddressMap abc_soc_top/dlnk/pcieabc78/DWC_pcie_ide_hcfg/DWC_pcie_ide_apb -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_69CCCD473B4033C0">IDE_CORE_VER_NUM</a>  </b></td>
        <td class="unboxed sdescmap">IP Version Number Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8E647010225A5F7C">IDE_CORE_VER_TYPE</a>  </b></td>
        <td class="unboxed sdescmap">IP Version Type Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5C25701011110EC7">IDE_GLBL_CFG</a>  </b></td>
        <td class="unboxed sdescmap">IDE Global Configuration Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E93B677CB7305702">IDE_SYNC_MSG_CFG</a>  </b></td>
        <td class="unboxed sdescmap">IDE Sync Message Configuration Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F37B7CE4085A596A">TX_LINK_TBIT_CFG</a>  </b></td>
        <td class="unboxed sdescmap">IDE Link stream Tbit Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D5770D4A7C5A7817">TX_SLT_TBIT1_CFG</a>  </b></td>
        <td class="unboxed sdescmap">IDE Selective stream Tbit1 Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr">0x0000001b</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E6580149EFD7ECA6">TX_LNK_KBIT_CFG</a>  </b></td>
        <td class="unboxed sdescmap">IDE Tx Link Kbit Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FCA38F5C824C5E25">TX_SLT_KBIT1_CFG</a>  </b></td>
        <td class="unboxed sdescmap">IDE Tx Selective Kbit1 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4D7C52BBB9CBE1E0">RX_LNK_KBIT_CFG</a>  </b></td>
        <td class="unboxed sdescmap">IDE Rx Link Kbit Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1E257ECFF97FE99D">RX_SLT_KBIT1_CFG</a>  </b></td>
        <td class="unboxed sdescmap">IDE Rx Selective Kbit1 Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_447ABF2C6F71503A">KEY_THRESH_EN</a>  </b></td>
        <td class="unboxed sdescmap">Key threshold enable Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6325FD6D93F868B3">REKEY_REQ_STAT</a>  </b></td>
        <td class="unboxed sdescmap">Rekey request status Register. Indicates when a TLP counter from a stream hits its threshold.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr">0x0000003f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BE54B0579F9CBE18">TX_KEY_THRESHOLD_LOW_S0</a>  </b></td>
        <td class="unboxed sdescmap">TX Key Threshold value for Stream 0 (least-significant word).</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_92C763AB2784CAA2">TX_KEY_THRESHOLD_HIGH_S0</a>  </b></td>
        <td class="unboxed sdescmap">TX Key Threshold value for Stream 0 (most-significant word).</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000048</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_37EDB863B452DB6B">RX_KEY_THRESHOLD_LOW_S0</a>  </b></td>
        <td class="unboxed sdescmap">RX Key Threshold value for Stream 0 (least-significant word).</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000004c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ED18713878208937">RX_KEY_THRESHOLD_HIGH_S0</a>  </b></td>
        <td class="unboxed sdescmap">RX Key Threshold value for Stream 0 (most-significant word).</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000050</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8C3EE7311E9D3349">TX_KEY_THRESHOLD_LOW_S1</a>  </b></td>
        <td class="unboxed sdescmap">TX Key Threshold value for Stream 1 (least-significant word).</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000054</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9B57F87096640266">TX_KEY_THRESHOLD_HIGH_S1</a>  </b></td>
        <td class="unboxed sdescmap">TX Key Threshold value for Stream 1 (most-significant word).</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000058</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_369AFF23E4EEC8D5">RX_KEY_THRESHOLD_LOW_S1</a>  </b></td>
        <td class="unboxed sdescmap">RX Key Threshold value for Stream 1 (least-significant word).</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000005c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F51F1307805F33A5">RX_KEY_THRESHOLD_HIGH_S1</a>  </b></td>
        <td class="unboxed sdescmap">RX Key Threshold value for Stream 1 (most-significant word).</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000060</td>
        <td class="unboxed addr">0x0000024f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000250</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CD970F48411AB336">KEY_SECURITY_STATUS_S0</a>  </b></td>
        <td class="unboxed sdescmap">Key Security Status value for PR,NPR,CPL substreams belonging to Stream 0.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000254</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AF0026F055B84002">KEY_SECURITY_STATUS_S1</a>  </b></td>
        <td class="unboxed sdescmap">Key Security Status value for PR,NPR,CPL substreams belonging to Stream 1.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000258</td>
        <td class="unboxed addr">0x000002d3</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E4E979CCFEA61DBC">IDE_COUNTER_OVERFLOW</a>  </b></td>
        <td class="unboxed sdescmap">IDE Counter Overflow register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1D3E10D2D1205CED">IDE_IRQ_EN</a>  </b></td>
        <td class="unboxed sdescmap">IDE Interrrupt Enable register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000002dc</td>
        <td class="unboxed addr">0x000002df</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_18D37BDE633C29C3">KEY_SECURITY_IRQ_EN</a>  </b></td>
        <td class="unboxed sdescmap">Key Security Interrupt Enable register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8979C5D22250023A">IDE_IO_IRQ_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">IDE Interrrupt Status register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_822D956452F89235">LNK_SND_STREAM_INSECURE</a>  </b></td>
        <td class="unboxed sdescmap">Send Link Stream to Insecure.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_71B4C6E4E35674BD">SLT_SND_STREAM_INSECURE</a>  </b></td>
        <td class="unboxed sdescmap">Send Selective Stream to Insecure.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000002f0</td>
        <td class="unboxed addr">0x00000307</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000308</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B340E68AF59B749C">TX_LNK_KBIT_TOGGLED</a>  </b></td>
        <td class="unboxed sdescmap">TX Link stream Kbit Toggled.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000030c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B05C7AC4810C10EF">RX_LNK_KBIT_TOGGLED</a>  </b></td>
        <td class="unboxed sdescmap">RX Link stream Kbit Toggled.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000310</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_829748D2D3E96491">RX_LNK_KBIT_CURRENT</a>  </b></td>
        <td class="unboxed sdescmap">RX Link stream Current Kbit.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000314</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_097B250B61232E52">TX_SLT_KBIT_TOGGLED</a>  </b></td>
        <td class="unboxed sdescmap">TX Selective stream Kbit Toggled.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000318</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4ECEB98AFD360979">RX_SLT_KBIT_TOGGLED</a>  </b></td>
        <td class="unboxed sdescmap">RX Selective stream Kbit Toggled.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000031c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_18463526F2642EB1">RX_SLT_KBIT_CURRENT</a>  </b></td>
        <td class="unboxed sdescmap">RX Selective stream Current Kbit.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000320</td>
        <td class="unboxed addr">0x0000032b</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000032c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4B8FB5F818918E74">TX_KEY_USAGE_COUNTER_LOW_S0</a>  </b></td>
        <td class="unboxed sdescmap">TX Key utilization counter value for Stream 0 (least-significant word).</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000330</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A5130ED7DE118B11">TX_KEY_USAGE_COUNTER_HIGH_S0</a>  </b></td>
        <td class="unboxed sdescmap">TX Key utilization counter value for Stream 0 (most-significant word).</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000334</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_07A3FA7CBCA87170">RX_KEY_USAGE_COUNTER_LOW_S0</a>  </b></td>
        <td class="unboxed sdescmap">RX Key utilization counter value for Stream 0 (least-significant word).</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000338</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_83E871A76332917F">RX_KEY_USAGE_COUNTER_HIGH_S0</a>  </b></td>
        <td class="unboxed sdescmap">RX Key utilization counter value for Stream 0 (most-significant word).</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000033c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2244CA9BB9FC04EF">TX_KEY_USAGE_COUNTER_LOW_S1</a>  </b></td>
        <td class="unboxed sdescmap">TX Key utilization counter value for Stream 1 (least-significant word).</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000340</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6CCAA11DD05EF21C">TX_KEY_USAGE_COUNTER_HIGH_S1</a>  </b></td>
        <td class="unboxed sdescmap">TX Key utilization counter value for Stream 1 (most-significant word).</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000344</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_188F4FC3190955DA">RX_KEY_USAGE_COUNTER_LOW_S1</a>  </b></td>
        <td class="unboxed sdescmap">RX Key utilization counter value for Stream 1 (least-significant word).</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000348</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3C84D28CAAA51831">RX_KEY_USAGE_COUNTER_HIGH_S1</a>  </b></td>
        <td class="unboxed sdescmap">RX Key utilization counter value for Stream 1 (most-significant word).</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000034c</td>
        <td class="unboxed addr">0x0000042b</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000042c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B97DAD91DA3BB9F8">IDE_TX_PCRC_ERR_MASK</a>  </b></td>
        <td class="unboxed sdescmap">IDE TX PCRC Error Mask.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000430</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CE7FEDA0F9C3BF86">IDE_TX_PCRC_ERR_CNT</a>  </b></td>
        <td class="unboxed sdescmap">IDE TX PCRC Error Count.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000434</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_18828B01146E3372">IDE_RX_PCRC_ERR_MASK</a>  </b></td>
        <td class="unboxed sdescmap">IDE RX PCRC Error Mask.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000438</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E61E6AAAE7AA7E99">IDE_RX_PCRC_ERR_CNT</a>  </b></td>
        <td class="unboxed sdescmap">IDE RX PCRC Error Count.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000043c</td>
        <td class="unboxed addr">0x00000447</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000448</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_634B76B95E141EAB">IDE_TDISP_ON</a>  </b></td>
        <td class="unboxed sdescmap">IDE TDISP ON.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000044c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_431AC05EBE6B383D">IDE_DISCARD_OVERRIDE</a>  </b></td>
        <td class="unboxed sdescmap">IDE DISCARD OVERRIDE.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000450</td>
        <td class="unboxed addr">0x000004ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000500</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_06A97F1729EEAD5B">IDE_MSG_ON_SELECTIVE_EN</a>  </b></td>
        <td class="unboxed sdescmap">IDE MESSAGE ON SELECTIVE STREAM EN.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000504</td>
        <td class="unboxed addr">0x00001fff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00002000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_348428B89419A11B">IDE_EXT_CAP_HDR</a>  </b></td>
        <td class="unboxed sdescmap">IDE Extended Capability Header register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00002004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_672FF02B2E4F45E8">IDE_CAP</a>  </b></td>
        <td class="unboxed sdescmap">IDE Capability register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00002008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_312B5D2AA4CFFB61">IDE_CTRL</a>  </b></td>
        <td class="unboxed sdescmap">IDE Control register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000200c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A1369192F3DCF6BA">IDE_LINK_STREAM_CTRL_0</a>  </b></td>
        <td class="unboxed sdescmap">IDE Link Stream 0 Control Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00002010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C966CCA332EA838F">IDE_LINK_STATUS_0</a>  </b></td>
        <td class="unboxed sdescmap">IDE Link Stream 0 Status Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00002014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7CC61D1D5AA4B7FB">IDE_SLCT_IDE_STREAM_CAP_0</a>  </b></td>
        <td class="unboxed sdescmap">IDE Selective Stream 0 IDE Capability Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00002018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CF14CE2D3251CB32">IDE_SLCT_IDE_STREAM_CTRL_0</a>  </b></td>
        <td class="unboxed sdescmap">IDE Selective Stream 0 IDE Control Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000201c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_13624FEE8F1A4BC0">IDE_SLCT_IDE_STREAM_STATUS_0</a>  </b></td>
        <td class="unboxed sdescmap">IDE Selective Stream 0 IDE Status Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00002020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_04B22700EC1C649E">IDE_RID_ASSOS_REG1_0</a>  </b></td>
        <td class="unboxed sdescmap">IDE RID Association Register 1 of Selective Stream 0.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00002024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A395D246226E2827">IDE_RID_ASSOS_REG2_0</a>  </b></td>
        <td class="unboxed sdescmap">IDE RID Association Register 2 of Selective Stream 0.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00002028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_039BFFF19715E370">IDE_ADDR_ASSOS_REG1_0_0</a>  </b></td>
        <td class="unboxed sdescmap">IDE Address Association Register 1 of Register Block 0 for Selective IDE Stream 0.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000202c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4517B1DCB19DDD7C">IDE_ADDR_ASSOS_REG2_0_0</a>  </b></td>
        <td class="unboxed sdescmap">IDE Address Association Register 2 of Register Block 0 for Selective IDE Stream 0.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00002030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_737601D739B7C70A">IDE_ADDR_ASSOS_REG3_0_0</a>  </b></td>
        <td class="unboxed sdescmap">IDE Address Association Register 3 of Register Block 0 for Selective IDE Stream 0.</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/dlnk/pcieabc78/DWC_pcie_ide_hcfg/DWC_pcie_ide_apb</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_69CCCD473B4033C0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) IDE_CORE_VER_NUM</span><br/>
      <span class="sdescdet">IP Version Number Register.</span><br/>
      <span class="ldescdet">IP Version Number.<br/><br/>                                                   Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10000</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000211</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">RESERVED_31_16</td>
        <td class="fldnorm" colspan="16">VERSION_NUM</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VERSION_NUM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the coreKit release version number in BCD format. For example:<br/>      Release number 1.70a is represented as 0x0170.<br/>      Release number 12.41a is represented as 0x1241.</span></p>
          <p><b>Reset: </b>hex:0x0211;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">VERSION_NUM_REG</td>
          <td class="unboxed addr">0x211</td>
          <td class="unboxed scdescmap">CoreKit release version number in BCD format.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8E647010225A5F7C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) IDE_CORE_VER_TYPE</span><br/>
      <span class="sdescdet">IP Version Type Register.</span><br/>
      <span class="ldescdet">IP Version Type Register.<br/><br/>                                                   Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10004</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000a00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">RESERVED_31_16</td>
        <td class="fldnorm" colspan="4">TYPE_ENUM</td>
        <td class="fldnorm" colspan="4">PKG_NUM</td>
        <td class="fldnorm" colspan="8">TYPE_NUM</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TYPE_ENUM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the coreKit release type. Values,<br/>      0x0 (TYPE_ENUM_GA): GA release<br/>      0x1 (TYPE_ENUM_LCA): LCA release<br/>      0x2 (TYPE_ENUM_EA): EA release<br/>      0x3 (TYPE_ENUM_LP): LP release<br/>      0x4 reserved<br/>      0x5 (TYPE_ENUM_SOW): SOW release<br/>      0x6 (TYPE_ENUM_EC): EC release<br/>      Others: Reserved<br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TYPE_ENUM_REG_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">GA release.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TYPE_ENUM_REG_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">LCA release.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TYPE_ENUM_REG_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap">EA release.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TYPE_ENUM_REG_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap">LP release.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TYPE_ENUM_REG_5</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap">SOW release.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TYPE_ENUM_REG_6</td>
          <td class="unboxed addr">0x6</td>
          <td class="unboxed scdescmap">EC release.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PKG_NUM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the alphabetical packaging number of coreKit ID. Values<br/>      4'b1010: 'a'<br/>      4'b1011: 'b'<br/>      4'b1100: 'c'<br/>      4'b1101: 'd'<br/>      4'b1110: 'e'<br/>      4'b1111: 'f'<br/>      4'b0000: 'g'<br/>      --------<br/>      4'b1000: 'o'<br/>      4'b1001: 'p'<br/>      NOTE: PKG_NUM can have a value from 'a' to 'p' only.</span></p>
          <p><b>Reset: </b>hex:0xa;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_A</td>
          <td class="unboxed addr">0x0a</td>
          <td class="unboxed scdescmap">'a' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_B</td>
          <td class="unboxed addr">0x0b</td>
          <td class="unboxed scdescmap">'b' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_C</td>
          <td class="unboxed addr">0x0c</td>
          <td class="unboxed scdescmap">'c' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_D</td>
          <td class="unboxed addr">0x0d</td>
          <td class="unboxed scdescmap">'d' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_E</td>
          <td class="unboxed addr">0x0e</td>
          <td class="unboxed scdescmap">'e' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_F</td>
          <td class="unboxed addr">0x0f</td>
          <td class="unboxed scdescmap">'f' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_G</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">'g' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_O</td>
          <td class="unboxed addr">0x08</td>
          <td class="unboxed scdescmap">'o' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_P</td>
          <td class="unboxed addr">0x09</td>
          <td class="unboxed scdescmap">'p' coreKit ID packaging number.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TYPE_NUM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the coreKit release version type number in BCD format. For example:<br/>      Release number `1.70a-lp04` is represented as 0x04.<br/>      GA releases have a value of 0.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TYPE_NUM_REG</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">CoreKit release version type number in BCD format.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5C25701011110EC7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) IDE_GLBL_CFG</span><br/>
      <span class="sdescdet">IDE Global Configuration Register.</span><br/>
      <span class="ldescdet">IDE Global Configuration Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10008</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00000c00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x00000c00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="19">RESERVED_31_13</td>
        <td class="fldnorm" colspan="1">RESERVED_12</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="1">RESERVED_9</td>
        <td class="fldnorm" colspan="1">RESERVED_8</td>
        <td class="fldnorm" colspan="1">IDE_TBIT_IF_SRC_SEL</td>
        <td class="fldnorm" colspan="1">IDE_TBIT_SRC_SEL</td>
        <td class="fldnorm" colspan="1">RESERVED_5</td>
        <td class="fldnorm" colspan="1">RESERVED_4</td>
        <td class="fldnorm" colspan="1">RESERVED_3</td>
        <td class="fldnorm" colspan="1">IDE_RX_BYPASS_EN</td>
        <td class="fldnorm" colspan="1">RESERVED_1</td>
        <td class="fldnorm" colspan="1">IDE_TX_BYPASS_EN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="19">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:13]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_9</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IDE_TBIT_IF_SRC_SEL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">T-bit Interface source selector.<br/><br/>                This sets the T-bit extraction method, from the Controller IDE Interface (enabled) or not (disabled). If disabled, the extraction depends if the TLP is inbound (PR/NPR) or outbound (CPL).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">IDE_TBIT_IF_CTRL_IDE_ENABLED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">T-bit received on the Controller IDE interface.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TBIT_IF_CTRL_IDE_DISABLED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">T-bit Controller IDE interface disabled: <br>                 PR/NPR : T-bit extracted from T-bit configuration register setting in IDE; <br>                 CPL    : T-bit extraction method selected by "T-bit source selector".<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IDE_TBIT_SRC_SEL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">T-bit source selector.<br/> <br/>                If "T-bit Interface source selector" is set to 0 (interface disabled), this sets the T-bit extraction method for outbound TLPs (CPL).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TBIT_IDE_CFG_REG</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">T-bit extracted from T-bit configuration register setting in IDE.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TBIT_IDE_PREFIX</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">T-bit extracted from IDE-prefix.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IDE_RX_BYPASS_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Active High Enable Bypass Mode in the RX path.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_IDE_RX_BYPASS</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable Bypass Mode in RX datapath.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_IDE_RX_BYPASS</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable Bypass Mode in RX datapath.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IDE_TX_BYPASS_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Active High Enable Bypass Mode in the TX path.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_IDE_TX_BYPASS</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable Bypass Mode in TX datapath.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_IDE_TX_BYPASS</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable Bypass Mode in TX datapath.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E93B677CB7305702" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) IDE_SYNC_MSG_CFG</span><br/>
      <span class="sdescdet">IDE Sync Message Configuration Register.</span><br/>
      <span class="ldescdet">IDE Sync Message Configuration Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a1000c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000eb</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="23">RESERVED_31_9</td>
        <td class="fldnorm" colspan="9">IDE_SYNC_MSG_REQ_THRESHOLD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="23">RO</td>
        <td class="accno" colspan="9">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_9</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IDE_SYNC_MSG_REQ_THRESHOLD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of TLP threshold to request Sync Message to be sent. Applicable to all streams.</span></p>
          <p><b>Reset: </b>hex:0x0eb;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">IDE_SYNC_MSG_REQ_THRESHOLD</td>
          <td class="unboxed addr">0x0eb</td>
          <td class="unboxed scdescmap">Send the TLP threshold to request Sync Message, within the value: 0 (0x000) and 253 (0x0eb) (default value).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F37B7CE4085A596A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) TX_LINK_TBIT_CFG</span><br/>
      <span class="sdescdet">IDE Link stream Tbit Register.</span><br/>
      <span class="ldescdet">IDE Link stream Tbit Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10010</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">RESERVED_31_3</td>
        <td class="fldnorm" colspan="1">TBIT_CFG_S0_CPL</td>
        <td class="fldnorm" colspan="1">TBIT_CFG_S0_NPR</td>
        <td class="fldnorm" colspan="1">TBIT_CFG_S0_PR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TBIT_CFG_S0_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Link IDE Stream 0 Tbit to be inserted in IDE Prefix for Completion substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">LINK_TBIT_CFG_S0_CPL_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Set Tbit to 0 in TX Link IDE Stream 0, in substream CPL.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">LINK_TBIT_CFG_S0_CPL_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Set Tbit to 1 in TX Link IDE Stream 0, in substream CPL.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TBIT_CFG_S0_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Link IDE Stream 0 Tbit to be inserted in IDE Prefix for Non-Posted Request substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">LINK_TBIT_CFG_S0_NPR_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Set Tbit to 0 in TX Link IDE Stream 0, in substream NPR.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">LINK_TBIT_CFG_S0_NPR_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Set Tbit to 1 in TX Link IDE Stream 0, in substream NPR.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TBIT_CFG_S0_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Link IDE Stream 0 Tbit to be inserted in IDE Prefix for Posted Request substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">LINK_TBIT_CFG_S0_PR_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Set Tbit to 0 in TX Link IDE Stream 0, in substream PR.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">LINK_TBIT_CFG_S0_PR_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Set Tbit to 1 in TX Link IDE Stream 0, in substream PR.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D5770D4A7C5A7817" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) TX_SLT_TBIT1_CFG</span><br/>
      <span class="sdescdet">IDE Selective stream Tbit1 Register.</span><br/>
      <span class="ldescdet">IDE Selective stream Tbit1 Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10014</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">RESERVED_31_3</td>
        <td class="fldnorm" colspan="1">TBIT_CFG_S0_CPL</td>
        <td class="fldnorm" colspan="1">TBIT_CFG_S0_NPR</td>
        <td class="fldnorm" colspan="1">TBIT_CFG_S0_PR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TBIT_CFG_S0_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Selective IDE Stream 0 Tbit to be inserted in IDE Prefix for Completion substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">SLCT_TBIT_CFG_S0_CPL_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Set Tbit to 0 in TX Selective IDE Stream 0, in substream CPL.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_TBIT_CFG_S0_CPL_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Set Tbit to 1 in TX Selective IDE Stream 0, in substream CPL.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TBIT_CFG_S0_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Selective IDE Stream 0 Tbit to be inserted in IDE Prefix for Non-Posted Request substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">SLCT_TBIT_CFG_S0_NPR_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Set Tbit to 0 in TX Selective IDE Stream 0, in substream NPR.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_TBIT_CFG_S0_NPR_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Set Tbit to 1 in TX Selective IDE Stream 0, in substream NPR.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TBIT_CFG_S0_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Selective IDE Stream 0 Tbit to be inserted in IDE Prefix for Posted Request substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">SLCT_TBIT_CFG_S0_PR_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Set Tbit to 0 in TX Selective IDE Stream 0, in substream PR.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_TBIT_CFG_S0_PR_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Set Tbit to 1 in TX Selective IDE Stream 0, in substream PR.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E6580149EFD7ECA6" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) TX_LNK_KBIT_CFG</span><br/>
      <span class="sdescdet">IDE Tx Link Kbit Register.</span><br/>
      <span class="ldescdet">IDE Tx Link Kbit Register. The application shall set the 3 bits (PR, NPR, CPL) from a specific stream, when requesting a key swap.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a1001c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">RESERVED_31_3</td>
        <td class="fldnorm" colspan="1">KBIT_CFG_S0_CPL</td>
        <td class="fldnorm" colspan="1">KBIT_CFG_S0_NPR</td>
        <td class="fldnorm" colspan="1">KBIT_CFG_S0_PR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KBIT_CFG_S0_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Link IDE Stream 0 Kbit to be inserted in IDE Prefix for Completion substream.<br/> <br/>Note: The application shall set the 3 bits (Posted Request-PR, Non-Posted Request-NPR, Completion-CPL) from a specific stream, when requesting a key swap.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">LINK_KBIT_CFG_S0_CPL_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Set Kbit to 0 in TX Link IDE Stream 0, in substream CPL.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">LINK_KBIT_CFG_S0_CPL_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Set Kbit to 1 in TX Link IDE Stream 0, in substream CPL.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KBIT_CFG_S0_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Link IDE Stream 0 Kbit to be inserted in IDE Prefix for Non-Posted Request substream.<br/> <br/>Note: The application shall set the 3 bits (Posted Request-PR, Non-Posted Request-NPR, Completion-CPL) from a specific stream, when requesting a key swap.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">LINK_KBIT_CFG_S0_NPR_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Set Kbit to 0 in TX Link IDE Stream 0, in substream NPR.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">LINK_KBIT_CFG_S0_NPR_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Set Kbit to 1 in TX Link IDE Stream 0, in substream NPR.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KBIT_CFG_S0_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Link IDE Stream 0 Kbit to be inserted in IDE Prefix for Posted Request substream.<br/> <br/>Note: The application shall set the 3 bits (Posted Request-PR, Non-Posted Request-NPR, Completion-CPL) from a specific stream, when requesting a key swap.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">LINK_KBIT_CFG_S0_PR_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Set Kbit to 0 in TX Link IDE Stream 0, in substream PR.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">LINK_KBIT_CFG_S0_PR_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Set Kbit to 1 in TX Link IDE Stream 0, in substream PR.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FCA38F5C824C5E25" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) TX_SLT_KBIT1_CFG</span><br/>
      <span class="sdescdet">IDE Tx Selective Kbit1 Register</span><br/>
      <span class="ldescdet">IDE Tx Selective Kbit1 Register. The application shall set the 3 bits (PR, NPR, CPL) from a specific stream, when requesting a key swap.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10020</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">RESERVED_31_3</td>
        <td class="fldnorm" colspan="1">KBIT_CFG_S0_CPL</td>
        <td class="fldnorm" colspan="1">KBIT_CFG_S0_NPR</td>
        <td class="fldnorm" colspan="1">KBIT_CFG_S0_PR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KBIT_CFG_S0_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Selective IDE Stream 0 Kbit to be inserted in IDE Prefix for CPL substream. <br/><br/>Note: The application shall set the 3 bits (Posted Request-PR, Non-Posted Request-NPR, Completion-CPL) from a specific stream, when requesting a key swap.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KBIT_CFG_S0_CPL_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Set Kbit to 0 in TX Selective IDE Stream 0, in substream CPL.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">KBIT_CFG_S0_CPL_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Set Kbit to 1 in TX Selective IDE Stream 0, in substream CPL.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KBIT_CFG_S0_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Selective IDE Stream 0 Kbit to be inserted in IDE Prefix for NPR substream. <br/><br/>Note: The application shall set the 3 bits (Posted Request-PR, Non-Posted Request-NPR, Completion-CPL) from a specific stream, when requesting a key swap.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KBIT_CFG_S0_NPR_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Set Kbit to 0 in TX Selective IDE Stream 0, in substream NPR.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">KBIT_CFG_S0_NPR_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Set Kbit to 1 in TX Selective IDE Stream 0, in substream NPR.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KBIT_CFG_S0_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Selective IDE Stream 0 Kbit to be inserted in IDE Prefix for PR substream. <br/><br/>Note: The application shall set the 3 bits (Posted Request-PR, Non-Posted Request-NPR, Completion-CPL) from a specific stream, when requesting a key swap.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KBIT_CFG_S0_PR_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Set Kbit to 0 in TX Selective IDE Stream 0, in substream PR.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">KBIT_CFG_S0_PR_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Set Kbit to 1 in TX Selective IDE Stream 0, in substream PR.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4D7C52BBB9CBE1E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) RX_LNK_KBIT_CFG</span><br/>
      <span class="sdescdet">IDE Rx Link Kbit Register.</span><br/>
      <span class="ldescdet">IDE Rx Link Kbit Register for Rx paths. The application shall set the 3 bits (PR, NPR, CPL) from a specific stream, to force a key swap. Forcing a key swap avoids the corner case of missing key swap due to lack of traffic in a specific stream/sub-stream.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10024</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">RESERVED_31_3</td>
        <td class="fldnorm" colspan="1">RX_KBIT_CFG_S0_CPL</td>
        <td class="fldnorm" colspan="1">RX_KBIT_CFG_S0_NPR</td>
        <td class="fldnorm" colspan="1">RX_KBIT_CFG_S0_PR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KBIT_CFG_S0_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force Link IDE Stream 0 Kbit/Key Slot usage for the CPL sub-stream. <br/><br/>If the module has already swapped the K-bit/Key Slot to match the written value, then no action is performed. <br/><br/>If the module has not yet swapped the K-bit/Key Slot to match the written value, then it automatically performs a Key Slot swap to match the K-bit that was written. <br/><br/>Important to note that once this register is updated per FW, it shall always be updated for every key swap. <br/><br/>Note: The application shall set the 3 bits (Posted Request-PR, Non-Posted Request-NPR, Completion-CPL) from a specific stream, when forcing a key swap.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KBIT_CFG_S0_CPL_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Set Kbit to 0 in RX Link IDE Stream 0, in substream CPL.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">KBIT_CFG_S0_CPL_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Set Kbit to 1 in RX Link IDE Stream 0, in substream CPL.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KBIT_CFG_S0_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force Link IDE Stream 0 Kbit/Key Slot usage for the NPR sub-stream. <br/><br/>If the module has already swapped the K-bit/Key Slot to match the written value, then no action is performed. <br/><br/>If the module has not yet swapped the K-bit/Key Slot to match the written value, then it automatically performs a Key Slot swap to match the K-bit that was written. <br/><br/>Important to note that once this register is updated per FW, it shall always be updated for every key swap. <br/><br/>Note: The application shall set the 3 bits (Posted Request-PR, Non-Posted Request-NPR, Completion-CPL) from a specific stream, when forcing a key swap.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KBIT_CFG_S0_NPR_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Set Kbit to 0 in RX Link IDE Stream 0, in substream NPR.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">KBIT_CFG_S0_NPR_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Set Kbit to 1 in RX Link IDE Stream 0, in substream NPR.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KBIT_CFG_S0_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force Link IDE Stream 0 Kbit/Key Slot usage for the PR sub-stream. <br/><br/>If the module has already swapped the K-bit/Key Slot to match the written value, then no action is performed. <br/><br/>If the module has not yet swapped the K-bit/Key Slot to match the written value, then it automatically performs a Key Slot swap to match the K-bit that was written. <br/><br/>Important to note that once this register is updated per FW, it shall always be updated for every key swap. <br/><br/>Note: The application shall set the 3 bits (Posted Request-PR, Non-Posted Request-NPR, Completion-CPL) from a specific stream, when forcing a key swap.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KBIT_CFG_S0_PR_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Set Kbit to 0 in RX Link IDE Stream 0, in substream PR.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">KBIT_CFG_S0_PR_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Set Kbit to 1 in RX Link IDE Stream 0, in substream PR.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1E257ECFF97FE99D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) RX_SLT_KBIT1_CFG</span><br/>
      <span class="sdescdet">IDE Rx Selective Kbit1 Register</span><br/>
      <span class="ldescdet">IDE Rx Selective Kbit1 Register. The application shall set the 3 bits (PR, NPR, CPL) from a specific stream, to force a key swap. Forcing a key swap avoids the corner case of missing key swap due to lack of traffic in a specific stream/sub-stream.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10028</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">RESERVED_31_3</td>
        <td class="fldnorm" colspan="1">RX_KBIT_CFG_S0_CPL</td>
        <td class="fldnorm" colspan="1">RX_KBIT_CFG_S0_NPR</td>
        <td class="fldnorm" colspan="1">RX_KBIT_CFG_S0_PR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KBIT_CFG_S0_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force Selective IDE Stream 0 Kbit/Key Slot usage for the CPL sub-stream. <br/><br/>If the module has already swapped the K-bit/Key Slot to match the written value, then no action is performed. <br/><br/>If the module has not yet swapped the K-bit/Key Slot to match the written value, then it automatically performs a Key Slot swap to match the K-bit that was written. <br/><br/>Important to note that once this register is updated per FW, it shall always be updated for every key swap. <br/><br/>Note: The application shall set the 3 bits (Posted Request-PR, Non-Posted Request-NPR, Completion-CPL) from a specific stream, when forcing a key swap.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KBIT_CFG_S0_CPL_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Set Kbit to 0 in TX Selective IDE Stream 0, in substream CPL.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">KBIT_CFG_S0_CPL_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Set Kbit to 1 in TX Selective IDE Stream 0, in substream CPL.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KBIT_CFG_S0_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force Selective IDE Stream 0 Kbit/Key Slot usage for the NPR sub-stream. <br/><br/>If the module has already swapped the K-bit/Key Slot to match the written value, then no action is performed. <br/><br/>If the module has not yet swapped the K-bit/Key Slot to match the written value, then it automatically performs a Key Slot swap to match the K-bit that was written. <br/><br/>Important to note that once this register is updated per FW, it shall always be updated for every key swap. <br/><br/>Note: The application shall set the 3 bits (Posted Request-PR, Non-Posted Request-NPR, Completion-CPL) from a specific stream, when forcing a key swap.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KBIT_CFG_S0_NPR_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Set Kbit to 0 in TX Selective IDE Stream 0, in substream NPR.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">KBIT_CFG_S0_NPR_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Set Kbit to 1 in TX Selective IDE Stream 0, in substream NPR.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KBIT_CFG_S0_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Force Selective IDE Stream 0 Kbit/Key Slot usage for the PR sub-stream. <br/><br/>If the module has already swapped the K-bit/Key Slot to match the written value, then no action is performed. <br/><br/>If the module has not yet swapped the K-bit/Key Slot to match the written value, then it automatically performs a Key Slot swap to match the K-bit that was written. <br/><br/>Important to note that once this register is updated per FW, it shall always be updated for every key swap. <br/><br/>Note: The application shall set the 3 bits (Posted Request-PR, Non-Posted Request-NPR, Completion-CPL) from a specific stream, when forcing a key swap.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KBIT_CFG_S0_PR_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Set Kbit to 0 in TX Selective IDE Stream 0, in substream PR.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">KBIT_CFG_S0_PR_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Set Kbit to 1 in TX Selective IDE Stream 0, in substream PR.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_447ABF2C6F71503A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) KEY_THRESH_EN</span><br/>
      <span class="sdescdet">Key threshold enable Register.</span><br/>
      <span class="ldescdet">Key threshold enable Register. <br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a1002c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="28">RESERVED_31_4</td>
        <td class="fldnorm" colspan="1">RX_KEY_COUNTER_AUTOCLEAR_EN</td>
        <td class="fldnorm" colspan="1">TX_KEY_COUNTER_AUTOCLEAR_EN</td>
        <td class="fldnorm" colspan="1">RX_KEY_THRESH_EN</td>
        <td class="fldnorm" colspan="1">TX_KEY_THRESH_EN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="28">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KEY_COUNTER_AUTOCLEAR_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key counters auto-clear enable bit for RX.<br/><br/>Note: In the case of a 256-bit config, where there are 2 AES engines on the RX path, this bit enables the auto-clear in both counters.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_RX_KEY_COUNTER_AUTOCLEAR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Key utilization counters are only cleared during a key swap or current stream enters Insecure state.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_RX_KEY_COUNTER_AUTOCLEAR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Key utilization counters are automatically cleared when they reach the configured threshold.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_KEY_COUNTER_AUTOCLEAR_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key counters auto-clear enable bit for TX.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_TX_KEY_COUNTER_AUTOCLEAR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Key utilization counters are only cleared during a key swap or current stream enters Insecure state.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_TX_KEY_COUNTER_AUTOCLEAR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Key utilization counters are automatically cleared when they reach the configured threshold.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KEY_THRESH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key threshold enable bit for RX.<br/><br/> Note: In the case of a 256-bit config there are 2 AES engines on the RX datapath and they share the same counter. <br/><br/>If ARM CCA is supported and the register IDE_ARM_CCA_SEND_INSEC_EN is set to 1, when the key counter reaches the specified threshold the stream<br/>will be sent to insecure.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_RX_KEY_THRESH</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Key threshold for the RX datapath is disabled.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_RX_KEY_THRESH</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Key threshold for the RX datapath is enabled.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_KEY_THRESH_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key threshold enable bit for TX.<br/><br/>If ARM CCA is supported and the register IDE_ARM_CCA_SEND_INSEC_EN is set to 1, when the key counter reaches the specified threshold the stream<br/>will be sent to insecure.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_TX_KEY_THRESH</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Key threshold for the TX datapath is disabled.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_TX_KEY_THRESH</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Key threshold for the TX datapath is enabled.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6325FD6D93F868B3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) REKEY_REQ_STAT</span><br/>
      <span class="sdescdet">Rekey request status Register. Indicates when a TLP counter from a stream hits its threshold.</span><br/>
      <span class="ldescdet">Rekey request status Register. Indicates when a TLP counter from a stream hits its threshold. <br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10030</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="14">RESERVED_31_18</td>
        <td class="fldnorm" colspan="1">RX_REKEY_REQ_STATUS_S1</td>
        <td class="fldnorm" colspan="1">RX_REKEY_REQ_STATUS_S0</td>
        <td class="fldnorm" colspan="14">RESERVED_15_2</td>
        <td class="fldnorm" colspan="1">TX_REKEY_REQ_STATUS_S1</td>
        <td class="fldnorm" colspan="1">TX_REKEY_REQ_STATUS_S0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="14">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="14">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:18]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_REKEY_REQ_STATUS_S1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rekey request status for RX stream 1.<br/> <br/>This bitfield needs to be cleared by Software.<br/><br/>Note: In the case of a 256-bit config there are 2 AES engines on the RX path and they share the same counter.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">IN_THRESH_RX_REKEY_REQ_STAT</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">This indicates that the TLP counter for the stream 1 has reached its Key Threshold, the value defined in the registers (RX_KEY_THRESHOLD_HIGH_S1,RX_KEY_THRESHOLD_LOW_S1).<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_IN_THRESH_RX_REKEY_REQ_STAT</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">This indicates that the TLP counter for the stream 1 has not reached its Key Threshold.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_REKEY_REQ_STATUS_S0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rekey request status for RX stream 0.<br/> <br/>This bitfield needs to be cleared by Software.<br/><br/>Note: In the case of a 256-bit config there are 2 AES engines on the RX path and they share the same counter.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">IN_THRESH_RX_REKEY_REQ_STAT_S0</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">This indicates that the TLP counter for the stream 0 has reached its Key Threshold, the value defined in the registers (RX_KEY_THRESHOLD_HIGH_S0,RX_KEY_THRESHOLD_LOW_S0).<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_IN_THRESH_RX_REKEY_REQ_STAT_S0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">This indicates that the TLP counter for the stream 0 has not reached its Key Threshold.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_15_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_REKEY_REQ_STATUS_S1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rekey request status for TX stream 1.<br/><br/>This bitfield needs to be cleared by Software.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">IN_THRESH_TX_REKEY_REQ_STAT_S1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">This indicates that the TLP counter for the stream 1 has reached its Key Threshold, the value defined in the registers (TX_KEY_THRESHOLD_HIGH_S1,TX_KEY_THRESHOLD_LOW_S1).<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_IN_THRESH_TX_REKEY_REQ_STAT_S1</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">This indicates that the TLP counter for the stream 1 has not reached its Key Threshold.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_REKEY_REQ_STATUS_S0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Rekey request status for TX stream 0. This bitfield needs to be cleared by Software.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">IN_THRESH_TX_REKEY_REQ_STAT_S0</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">This indicates that the TLP counter for the stream 0 has reached its Key Threshold, the value defined in the registers (TX_KEY_THRESHOLD_HIGH_S0,TX_KEY_THRESHOLD_LOW_S0).<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_IN_THRESH_TX_REKEY_REQ_STAT_S0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">This indicates that the TLP counter for the stream 0 has not reached its Key Threshold.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BE54B0579F9CBE18" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000040</span> Register(32 bit) TX_KEY_THRESHOLD_LOW_S0</span><br/>
      <span class="sdescdet">TX Key Threshold value for Stream 0 (least-significant word).</span><br/>
      <span class="ldescdet">TX Key Threshold value for Stream 0 (least-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10040</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">TX_KEY_THRESHOLD_LOW_S0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_KEY_THRESHOLD_LOW_S0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Lower 32 bit of key utilization threshold for TX stream 0. <br/><br/>If ARM CCA is supported and the register IDE_ARM_CCA_SEND_INSEC_EN is set to 1, when the key counter reaches the specified threshold the stream<br/>will be sent to insecure.</span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TX_KEY_THRESH_LOW_S0</td>
          <td class="unboxed addr">0x0ffffffff</td>
          <td class="unboxed scdescmap">Key Threshold to LOW Stream S0, within the values 0 (0x0) and FFFF_FFFFh (0xffffffff).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_92C763AB2784CAA2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000044</span> Register(32 bit) TX_KEY_THRESHOLD_HIGH_S0</span><br/>
      <span class="sdescdet">TX Key Threshold value for Stream 0 (most-significant word).</span><br/>
      <span class="ldescdet">TX Key Threshold value for Stream 0 (most-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10044</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">TX_KEY_THRESHOLD_HIGH_S0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_KEY_THRESHOLD_HIGH_S0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Higher 32 bit of key utilization threshold for TX stream 0. <br/><br/>If ARM CCA is supported and the register IDE_ARM_CCA_SEND_INSEC_EN is set to 1, when the key counter reaches the specified threshold the stream<br/>will be sent to insecure.</span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TX_KEY_THRESH_HIGH_S0</td>
          <td class="unboxed addr">0x0ffffffff</td>
          <td class="unboxed scdescmap">Key Threshold to HIGH Stream S0, within the values 0 (0x0) and FFFF_FFFFh (0xffffffff).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_37EDB863B452DB6B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000048</span> Register(32 bit) RX_KEY_THRESHOLD_LOW_S0</span><br/>
      <span class="sdescdet">RX Key Threshold value for Stream 0 (least-significant word).</span><br/>
      <span class="ldescdet">RX Key Threshold value for Stream 0 (least-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10048</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RX_KEY_THRESHOLD_LOW_S0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KEY_THRESHOLD_LOW_S0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Lower 32 bit of key utilization threshold for RX stream 0. Note: In the case of a 256-bit config, where there are 2 AES engines on the RX path, the same threshold is used for both of them, as they share the same counter.<br/><br/>If ARM CCA is supported and the register IDE_ARM_CCA_SEND_INSEC_EN is set to 1, when the key counter reaches the specified threshold the stream<br/>will be sent to insecure.</span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RX_KEY_THRESH_LOW_S0</td>
          <td class="unboxed addr">0x0ffffffff</td>
          <td class="unboxed scdescmap">Key Threshold to LOW Stream S0, within the values 0 (0x0) and FFFF_FFFFh (0xffffffff).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ED18713878208937" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000004c</span> Register(32 bit) RX_KEY_THRESHOLD_HIGH_S0</span><br/>
      <span class="sdescdet">RX Key Threshold value for Stream 0 (most-significant word).</span><br/>
      <span class="ldescdet">RX Key Threshold value for Stream 0 (most-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a1004c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RX_KEY_THRESHOLD_HIGH_S0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KEY_THRESHOLD_HIGH_S0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Higher 32 bit of key utilization threshold for RX stream 0. Note: In the case of a 256-bit config, where there are 2 AES engines on the RX path, the same threshold is used for both of them, as they share the same counter.<br/><br/>If ARM CCA is supported and the register IDE_ARM_CCA_SEND_INSEC_EN is set to 1, when the key counter reaches the specified threshold the stream<br/>will be sent to insecure.</span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RX_KEY_THRESH_HIGH_S0</td>
          <td class="unboxed addr">0x0ffffffff</td>
          <td class="unboxed scdescmap">Key Threshold to HIGH Stream S0, within the values 0 (0x0) and FFFF_FFFFh (0xffffffff).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8C3EE7311E9D3349" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000050</span> Register(32 bit) TX_KEY_THRESHOLD_LOW_S1</span><br/>
      <span class="sdescdet">TX Key Threshold value for Stream 1 (least-significant word).</span><br/>
      <span class="ldescdet">TX Key Threshold value for Stream 1 (least-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10050</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">TX_KEY_THRESHOLD_LOW_S1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_KEY_THRESHOLD_LOW_S1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Lower 32 bit of key utilization threshold for TX stream 1. <br/><br/>If ARM CCA is supported and the register IDE_ARM_CCA_SEND_INSEC_EN is set to 1, when the key counter reaches the specified threshold the stream<br/>will be sent to insecure.</span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TX_KEY_THRESH_LOW_S1</td>
          <td class="unboxed addr">0x0ffffffff</td>
          <td class="unboxed scdescmap">Key Threshold to LOW Stream S1, within the values 0 (0x0) and FFFF_FFFFh (0xffffffff).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9B57F87096640266" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000054</span> Register(32 bit) TX_KEY_THRESHOLD_HIGH_S1</span><br/>
      <span class="sdescdet">TX Key Threshold value for Stream 1 (most-significant word).</span><br/>
      <span class="ldescdet">TX Key Threshold value for Stream 1 (most-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10054</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">TX_KEY_THRESHOLD_HIGH_S1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_KEY_THRESHOLD_HIGH_S1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Higher 32 bit of key utilization threshold for TX stream 1. <br/><br/>If ARM CCA is supported and the register IDE_ARM_CCA_SEND_INSEC_EN is set to 1, when the key counter reaches the specified threshold the stream<br/>will be sent to insecure.</span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TX_KEY_THRESH_HIGH_S1</td>
          <td class="unboxed addr">0x0ffffffff</td>
          <td class="unboxed scdescmap">Key Threshold to HIGH Stream S1, within the values 0 (0x0) and FFFF_FFFFh (0xffffffff).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_369AFF23E4EEC8D5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000058</span> Register(32 bit) RX_KEY_THRESHOLD_LOW_S1</span><br/>
      <span class="sdescdet">RX Key Threshold value for Stream 1 (least-significant word).</span><br/>
      <span class="ldescdet">RX Key Threshold value for Stream 1 (least-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10058</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RX_KEY_THRESHOLD_LOW_S1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KEY_THRESHOLD_LOW_S1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Lower 32 bit of key utilization threshold for RX stream 1. Note: In the case of a 256-bit config, where there are 2 AES engines on the RX path, the same threshold is used for both of them, as they share the same counter.<br/><br/>If ARM CCA is supported and the register IDE_ARM_CCA_SEND_INSEC_EN is set to 1, when the key counter reaches the specified threshold the stream<br/>will be sent to insecure.</span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RX_KEY_THRESH_LOW_S1</td>
          <td class="unboxed addr">0x0ffffffff</td>
          <td class="unboxed scdescmap">Key Threshold to LOW Stream S1, within the values 0 (0x0) and FFFF_FFFFh (0xffffffff).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F51F1307805F33A5" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000005c</span> Register(32 bit) RX_KEY_THRESHOLD_HIGH_S1</span><br/>
      <span class="sdescdet">RX Key Threshold value for Stream 1 (most-significant word).</span><br/>
      <span class="ldescdet">RX Key Threshold value for Stream 1 (most-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a1005c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RX_KEY_THRESHOLD_HIGH_S1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KEY_THRESHOLD_HIGH_S1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Higher 32 bit of key utilization threshold for RX stream 1. Note: In the case of a 256-bit config, where there are 2 AES engines on the RX path, the same threshold is used for both of them, as they share the same counter.<br/><br/>If ARM CCA is supported and the register IDE_ARM_CCA_SEND_INSEC_EN is set to 1, when the key counter reaches the specified threshold the stream<br/>will be sent to insecure.</span></p>
          <p><b>Reset: </b>hex:0xffffffff;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RX_KEY_THRESH_HIGH_S1</td>
          <td class="unboxed addr">0x0ffffffff</td>
          <td class="unboxed scdescmap">Key Threshold to HIGH Stream S1, within the values 0 (0x0) and FFFF_FFFFh (0xffffffff).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CD970F48411AB336" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000250</span> Register(32 bit) KEY_SECURITY_STATUS_S0</span><br/>
      <span class="sdescdet">Key Security Status value for PR,NPR,CPL substreams belonging to Stream 0.</span><br/>
      <span class="ldescdet">Key Security Status value for PR,NPR,CPL substreams belonging to Stream 0.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10250</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">RESERVED_31_6</td>
        <td class="fldnorm" colspan="1">RX_KEY_SWAP_STAT_S0_CPL</td>
        <td class="fldnorm" colspan="1">RX_KEY_SWAP_STAT_S0_NPR</td>
        <td class="fldnorm" colspan="1">RX_KEY_SWAP_STAT_S0_PR</td>
        <td class="fldnorm" colspan="1">TX_KEY_SWAP_STAT_S0_CPL</td>
        <td class="fldnorm" colspan="1">TX_KEY_SWAP_STAT_S0_NPR</td>
        <td class="fldnorm" colspan="1">TX_KEY_SWAP_STAT_S0_PR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KEY_SWAP_STAT_S0_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">0 - No key swap request without new key installed in Completion substream from RX Stream 0.<br/>1 - Key swap request without new key installed in Completion substream from RX Stream 0. <br/>Note: In the case of a 256-bit config, where there are 2 AES engines on the RX path, this field ORs together the errors from each AES.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_RX_KEY_SWAP_S0_CPL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No key swap request without new key installed in Completion Request substream from RX Stream 0.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX_KEY_SWAP_S0_CPL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Key swap request without new key installed in Completion substream from RX Stream 0.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KEY_SWAP_STAT_S0_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">0 - No key swap request without new key installed in Non-Posted Request substream from RX Stream 0.<br/>1 - Key swap request without new key installed in Non-Posted Request substream from RX Stream 0. <br/>Note: In the case of a 256-bit config, where there are 2 AES engines on the RX path, this field ORs together the errors from each AES.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_RX_KEY_SWAP_S0_NPR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No key swap request without new key installed in Non-Posted Request substream from RX Stream 0.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX_KEY_SWAP_S0_NPR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Key swap request without new key installed in Non-Posted Request substream from RX Stream 0.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KEY_SWAP_STAT_S0_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">0 - No key swap request without new key installed in Posted Request substream from RX Stream 0.<br/>1 - Key swap request without new key installed in Posted Request substream from RX Stream 0.<br/>Note: In the case of a 256-bit config, where there are 2 AES engines on the RX path, this field ORs together the errors from each AES.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_RX_KEY_SWAP_S0_PR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No key swap request without new key installed in Posted Request substream from RX Stream 0.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX_KEY_SWAP_S0_PR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Key swap request without new key installed in Posted Request substream from RX Stream 0.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_KEY_SWAP_STAT_S0_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">0 - No key swap request without new key installed in Completion substream from TX Stream 0.<br/>1 - Key swap request without new key installed in Completion substream from TX Stream 0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_TX_KEY_SWAP_S0_CPL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No key swap request without new key installed in Completion substream from TX Stream 0.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TX_KEY_SWAP_S0_CPL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Key swap request without new key installed in Completion substream from TX Stream 0<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_KEY_SWAP_STAT_S0_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">0 - No key swap request without new key installed in Non-Posted Request substream from TX Stream 0.<br/>1 - Key swap request without new key installed in Non-Posted Request substream from TX Stream 0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_TX_KEY_SWAP_S0_NPR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No key swap request without new key installed in Non-Posted Request substream from TX Stream 0.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TX_KEY_SWAP_S0_NPR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Key swap request without new key installed in Non-Posted Request substream from TX Stream 0<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_KEY_SWAP_STAT_S0_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">0 - No key swap request without new key installed in Posted Request substream from TX Stream 0.<br/>1 - Key swap request without new key installed in Posted Request substream from TX Stream 0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_TX_KEY_SWAP_S0_PR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No key swap request without new key installed in Posted Request substream from TX Stream 0.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TX_KEY_SWAP_S0_PR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Key swap request without new key installed in Posted Request substream from TX Stream 0.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AF0026F055B84002" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000254</span> Register(32 bit) KEY_SECURITY_STATUS_S1</span><br/>
      <span class="sdescdet">Key Security Status value for PR,NPR,CPL substreams belonging to Stream 1.</span><br/>
      <span class="ldescdet">Key Security Status value for PR,NPR,CPL substreams belonging to Stream 1.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10254</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">RESERVED_31_6</td>
        <td class="fldnorm" colspan="1">RX_KEY_SWAP_STAT_S1_CPL</td>
        <td class="fldnorm" colspan="1">RX_KEY_SWAP_STAT_S1_NPR</td>
        <td class="fldnorm" colspan="1">RX_KEY_SWAP_STAT_S1_PR</td>
        <td class="fldnorm" colspan="1">TX_KEY_SWAP_STAT_S1_CPL</td>
        <td class="fldnorm" colspan="1">TX_KEY_SWAP_STAT_S1_NPR</td>
        <td class="fldnorm" colspan="1">TX_KEY_SWAP_STAT_S1_PR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KEY_SWAP_STAT_S1_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">0 - No key swap request without new key installed in Completion substream from RX Stream 1.<br/>1 - Key swap request without new key installed in Completion substream from RX Stream 1. <br/>Note: In the case of a 256-bit config, where there are 2 AES engines on the RX path, this field ORs together the errors from each AES.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_RX_KEY_SWAP_S1_CPL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No key swap request without new key installed in Completion Request substream from RX Stream 1.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX_KEY_SWAP_S1_CPL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Key swap request without new key installed in Completion substream from RX Stream 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KEY_SWAP_STAT_S1_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">0 - No key swap request without new key installed in Non-Posted Request substream from RX Stream 1.<br/>1 - Key swap request without new key installed in Non-Posted Request substream from RX Stream 1. <br/>Note: In the case of a 256-bit config, where there are 2 AES engines on the RX path, this field ORs together the errors from each AES.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_RX_KEY_SWAP_S1_NPR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No key swap request without new key installed in Non-Posted Request substream from RX Stream 1.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX_KEY_SWAP_S1_NPR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Key swap request without new key installed in Non-Posted Request substream from RX Stream 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KEY_SWAP_STAT_S1_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">0 - No key swap request without new key installed in Posted Request substream from RX Stream 1.<br/>1 - Key swap request without new key installed in Posted Request substream from RX Stream 1. <br/>Note: In the case of a 256-bit config, where there are 2 AES engines on the RX path, this field ORs together the errors from each AES.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_RX_KEY_SWAP_S1_PR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No key swap request without new key installed in Posted Request substream from RX Stream 1.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX_KEY_SWAP_S1_PR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Key swap request without new key installed in Posted Request substream from RX Stream 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_KEY_SWAP_STAT_S1_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">0 - No key swap request without new key installed in Completion substream from TX Stream 1.<br/>1 - Key swap request without new key installed in Completion substream from TX Stream 1.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_TX_KEY_SWAP_S1_CPL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No key swap request without new key installed in Completion substream from TX Stream 1.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TX_KEY_SWAP_S1_CPL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Key swap request without new key installed in Completion substream from TX Stream 1<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_KEY_SWAP_STAT_S1_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">0 - No key swap request without new key installed in Non-Posted Request substream from TX Stream 1.<br/>1 - Key swap request without new key installed in Non-Posted Request substream from TX Stream 1.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_TX_KEY_SWAP_S1_NPR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No key swap request without new key installed in Non-Posted Request substream from TX Stream 1.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TX_KEY_SWAP_S1_NPR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Key swap request without new key installed in Non-Posted Request substream from TX Stream 1<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_KEY_SWAP_STAT_S1_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">0 - No key swap request without new key installed in Posted Request substream from TX Stream 1.<br/>1 - Key swap request without new key installed in Posted Request substream from TX Stream 1.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_TX_KEY_SWAP_S1_PR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No key swap request without new key installed in Posted Request substream from TX Stream 1.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TX_KEY_SWAP_S1_PR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Key swap request without new key installed in Posted Request substream from TX Stream 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E4E979CCFEA61DBC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d4</span> Register(32 bit) IDE_COUNTER_OVERFLOW</span><br/>
      <span class="sdescdet">IDE Counter Overflow register.</span><br/>
      <span class="ldescdet">IDE Counter Overflow register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a102d4</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">OVERFLOW_STATUS</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OVERFLOW_STATUS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">IDE Counter Overflow Indication.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">COUNTER_OVERFLOW</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">A Sync Message wasn't sent in time on TX path.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_COUNTER_OVERFLOW</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No Counter Overflow.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1D3E10D2D1205CED" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d8</span> Register(32 bit) IDE_IRQ_EN</span><br/>
      <span class="sdescdet">IDE Interrrupt Enable register.</span><br/>
      <span class="ldescdet">IDE Interrrupt Enable register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a102d8</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xfffff7de</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">IRQ_EN_GLBL</td>
        <td class="fldnorm" colspan="18">RESERVED_30_13</td>
        <td class="fldnorm" colspan="1">INSEC_STREAM_IRQ_EN_GLBL</td>
        <td class="fldnorm" colspan="1">RESERVED_11</td>
        <td class="fldnorm" colspan="1">RX_REKEY_REQ_IRQ_EN_GLBL</td>
        <td class="fldnorm" colspan="1">TX_REKEY_REQ_IRQ_EN_GLBL</td>
        <td class="fldnorm" colspan="1">RX_KBIT_TOGGLED_IRQ_EN_GLBL</td>
        <td class="fldnorm" colspan="1">TX_KBIT_TOGGLED_IRQ_EN_GLBL</td>
        <td class="fldnorm" colspan="1">RX_PCRC_ERR_IRQ_EN_GLBL</td>
        <td class="fldnorm" colspan="1">RESERVED_5</td>
        <td class="fldnorm" colspan="1">RX_CHECK_FAILED_IRQ_EN_GLBL</td>
        <td class="fldnorm" colspan="1">RX_MISROUTED_IRQ_EN_GLBL</td>
        <td class="fldnorm" colspan="1">IDE_CNT_OVF_IRQ_EN_GLB</td>
        <td class="fldnorm" colspan="1">KEY_SECURITY_IRQ_EN_GLB</td>
        <td class="fldnorm" colspan="1">RESERVED_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="18">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IRQ_EN_GLBL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables Global interrupt.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_IRQ_GLBL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable Global Interrupt.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_IRQ_GLBL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable Global Interrupt.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[30:13]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_30_13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as one.</span></p>
          <p><b>Reset: </b>hex:0x3ffff;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x3ffff</td>
          <td class="unboxed scdescmap">Reserved and read as one.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INSEC_STREAM_IRQ_EN_GLBL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables Insecure Stream IRQ global, indicating when any Stream transitions from a Secure to Insecure state.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_INSEC_STREAM_IRQ_GLBL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable Insecure Stream IRQ global.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_INSEC_STREAM_IRQ_GLBL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable Insecure Stream IRQ global.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_REKEY_REQ_IRQ_EN_GLBL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables RX Rekey Request IRQ global, indicating when a TLP counter from a stream hits its threshold, in the RX data path. Note: In the case of a 256-bit config there are 2 AES engines on the RX path and they share the same counter.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_RX_REKEY_REQ_IRQ_GLBL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable RX Rekey Request IRQ global.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_RX_REKEY_REQ_IRQ_GLBL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable RX Rekey Request IRQ global.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_REKEY_REQ_IRQ_EN_GLBL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables TX Rekey Request IRQ global, indicating when a TLP counter from a stream hits its threshold, in the TX data path.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_TX_REKEY_REQ_IRQ_GLBL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable TX Rekey Request IRQ global.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_TX_REKEY_REQ_IRQ_GLBL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable TX Rekey Request IRQ global.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KBIT_TOGGLED_IRQ_EN_GLBL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables RX Kbit toggled IRQ global, indicating when a Kbit toggles in RX data path.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_RX_KBIT_TOGGLED_IRQ_GLBL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable RX Kbit toggled IRQ global.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_RX_KBIT_TOGGLED_IRQ_GLBL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable RX Kbit toggled IRQ global.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_KBIT_TOGGLED_IRQ_EN_GLBL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables TX Kbit toggled IRQ global, indicating when a Kbit toggles in TX data path.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_TX_KBIT_TOGGLED_IRQ_GLBL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable TX Kbit toggled IRQ global.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_TX_KBIT_TOGGLED_IRQ_GLBL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable TX Kbit toggled IRQ global.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_PCRC_ERR_IRQ_EN_GLBL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables RX PCRC Error IRQ global, indicating detected PCRC errors in any RX data path.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_RX_PCRC_ERR_IRQ_GLBL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable RX PCRC Error IRQ global.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_RX_PCRC_ERR_IRQ_GLBL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable RX PCRC Error IRQ global.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_CHECK_FAILED_IRQ_EN_GLBL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables RX Check Failed IRQ global, indicating the following errors in the data path: <br/><br/>                    - a IDE check failed causes a Stream to transition from Secure to Insecure,<br/><br/>                    - a Received IDE Fail Message causes Stream to transition from Secure to Insecure.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_RX_CHECK_FAILED_IRQ_GLB</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable RX Check Failed IRQ global.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_RX_CHECK_FAILED_IRQ_GLB</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable RX Check Failed IRQ global.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_MISROUTED_IRQ_EN_GLBL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables RX Misrouted IRQ global, indicating misrouted TLP errors in the data path.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_RX_MISROUTED_IRQ_GLB</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable RX Misrouted IRQ global.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_RX_MISROUTED_IRQ_GLB</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable RX Misrouted IRQ global.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IDE_CNT_OVF_IRQ_EN_GLB</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables IDE Counter Overflow IRQ global, indicating  when a Sync Message isn't sent in time on TX path.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_IDE_CNT_OVF_IRQ_GLB</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable IDE Counter Overflow IRQ global.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_IDE_CNT_OVF_IRQ_GLB</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable IDE Counter Overflow IRQ global.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY_SECURITY_IRQ_EN_GLB</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables Security Status IRQ global, when a key swap is requested without a new key installed.<br/>                Note: It is also required to select which streams are used in the interrupt. This is done by setting the correspondent bit in the KEY_SECURITY_IRQ register.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_KEY_SECURITY_IRQ_GLB</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable Key Security Status IRQ global.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_KEY_SECURITY_IRQ_GLB</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable Key Security Status IRQ global.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_18D37BDE633C29C3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e0</span> Register(32 bit) KEY_SECURITY_IRQ_EN</span><br/>
      <span class="sdescdet">Key Security Interrupt Enable register.</span><br/>
      <span class="ldescdet">Key Security Interrupt Enable register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a102e0</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xffffffff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">RESERVED_31</td>
        <td class="fldnorm" colspan="1">RESERVED_30</td>
        <td class="fldnorm" colspan="1">RESERVED_29</td>
        <td class="fldnorm" colspan="1">RESERVED_28</td>
        <td class="fldnorm" colspan="1">RESERVED_27</td>
        <td class="fldnorm" colspan="1">RESERVED_26</td>
        <td class="fldnorm" colspan="1">RESERVED_25</td>
        <td class="fldnorm" colspan="1">RESERVED_24</td>
        <td class="fldnorm" colspan="1">RESERVED_23</td>
        <td class="fldnorm" colspan="1">RESERVED_22</td>
        <td class="fldnorm" colspan="1">RESERVED_21</td>
        <td class="fldnorm" colspan="1">RESERVED_20</td>
        <td class="fldnorm" colspan="1">RESERVED_19</td>
        <td class="fldnorm" colspan="1">RESERVED_18</td>
        <td class="fldnorm" colspan="1">RESERVED_17</td>
        <td class="fldnorm" colspan="1">RESERVED_16</td>
        <td class="fldnorm" colspan="1">RESERVED_15</td>
        <td class="fldnorm" colspan="1">RESERVED_14</td>
        <td class="fldnorm" colspan="1">RESERVED_13</td>
        <td class="fldnorm" colspan="1">RESERVED_12</td>
        <td class="fldnorm" colspan="1">RESERVED_11</td>
        <td class="fldnorm" colspan="1">RESERVED_10</td>
        <td class="fldnorm" colspan="1">RESERVED_9</td>
        <td class="fldnorm" colspan="1">RESERVED_8</td>
        <td class="fldnorm" colspan="1">RESERVED_7</td>
        <td class="fldnorm" colspan="1">RESERVED_6</td>
        <td class="fldnorm" colspan="1">RESERVED_5</td>
        <td class="fldnorm" colspan="1">RESERVED_4</td>
        <td class="fldnorm" colspan="1">RESERVED_3</td>
        <td class="fldnorm" colspan="1">RESERVED_2</td>
        <td class="fldnorm" colspan="1">KEY_SECURITY_S1_IRQ_EN</td>
        <td class="fldnorm" colspan="1">KEY_SECURITY_S0_IRQ_EN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[30:30]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_30</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[29:29]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_29</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_28</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_27</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_26</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_23</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_21</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_20</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[19:19]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_19</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_15</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[14:14]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_12</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_11</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_10</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_9</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as 1.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved and read as 1.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY_SECURITY_S1_IRQ_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This bit enables Security Status IRQ global when a key swap is requested in Stream 1 without a new key installed.<br/>            Note: It is required to set the KEY_SECURITY_IRQ_EN_GLB  bit from IDE_IRQ_EN to enable this behaviour.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_KEY_SECURITY_S1_IRQ</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable Stream 1 key Security Status IRQ global.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_KEY_SECURITY_S1_IRQ</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable Stream 1 key Security Status IRQ global.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY_SECURITY_S0_IRQ_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This bit enables Security Status IRQ global when a key swap is requested in Stream 0 without a new key installed.<br/>            Note: It is required to set the KEY_SECURITY_IRQ_EN_GLB  bit from IDE_IRQ_EN to enable this behaviour.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_KEY_SECURITY_S0_IRQ</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable Stream 0 key Security Status IRQ global.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_KEY_SECURITY_S0_IRQ</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable Stream 0 key Security Status IRQ global.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8979C5D22250023A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e4</span> Register(32 bit) IDE_IO_IRQ_STATUS</span><br/>
      <span class="sdescdet">IDE Interrrupt Status register.</span><br/>
      <span class="ldescdet">IDE Interrrupt Status register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a102e4</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="19">RESERVED_31_13</td>
        <td class="fldnorm" colspan="1">INSEC_STREAM_IRQ_GLBL</td>
        <td class="fldnorm" colspan="1">RX_REKEY_REQ_IRQ_GLBL</td>
        <td class="fldnorm" colspan="1">TX_REKEY_REQ_IRQ_GLBL</td>
        <td class="fldnorm" colspan="1">RESERVED_9</td>
        <td class="fldnorm" colspan="1">RX_KBIT_TOGGLED_IRQ_GLBL</td>
        <td class="fldnorm" colspan="1">TX_KBIT_TOGGLED_IRQ_GLBL</td>
        <td class="fldnorm" colspan="1">RESERVED_6</td>
        <td class="fldnorm" colspan="1">RX_PCRC_ERR_IRQ_GLBL</td>
        <td class="fldnorm" colspan="1">RESERVED_4</td>
        <td class="fldnorm" colspan="1">RESERVED_3</td>
        <td class="fldnorm" colspan="1">RX_CHECK_FAILED_IRQ_GLBL</td>
        <td class="fldnorm" colspan="1">RESERVED_1</td>
        <td class="fldnorm" colspan="1">RX_MISROUTED_IRQ_GLBL</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="19">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:13]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INSEC_STREAM_IRQ_GLBL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Insecure Stream IRQ global. <br/><br/>This bit is set to 1b, and the global IRQ line is asserted (if this source is enabled).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">INSEC_STREAM_IRQ_GLBL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">At least one Stream transitioned from Secure to Insecure state.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_INSEC_STREAM_IRQ_GLBL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No Stream transitioned from Secure to Insecure state.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[11:11]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_REKEY_REQ_IRQ_GLBL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Rekey Request IRQ global.<br/><br/>This bit is set to 1b, and the global IRQ line asserts (if this source is enabled).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_RX_REKEY_REQ_IRQ_GLBL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">The TLP counter from a stream has not hit its threshold.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX_REKEY_REQ_IRQ_GLBL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">The TLP counter from a stream has hit its threshold.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_REKEY_REQ_IRQ_GLBL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TX Rekey Request IRQ global.<br/><br/>This bit is set to 1b, and the global IRQ line asserts (if this source is enabled).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_TX_REKEY_REQ_IRQ_GLBL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">The TLP counter from a stream has not hit its threshold.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TX_REKEY_REQ_IRQ_GLBL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">The TLP counter from a stream has hit its threshold.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_9</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KBIT_TOGGLED_IRQ_GLBL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Kbit toggled IRQ global.<br/> <br/>This bit is set to 1b, and the global IRQ line asserts (if this source is enabled).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_RX_KBIT_TOGGLED_IRQ_GLBL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No Kbit toggle on the RX path.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX_KBIT_TOGGLED_IRQ_GLBL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Kbit toggles on the RX path. Registers RX_LNK_KBIT_TOGGLED and RX_SLT_KBIT_TOGGLED specify the streams/substreams where a Kbit toggle has occured.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_KBIT_TOGGLED_IRQ_GLBL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TX Kbit toggled IRQ global.<br/> <br/>This bit is set to 1b, and the global IRQ line asserts (if this source is enabled).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_TX_KBIT_TOGGLED_IRQ_GLBL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No Kbit toggle on the TX path.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TX_KBIT_TOGGLED_IRQ_GLBL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Kbit toggles on the TX path. Registers TX_LNK_KBIT_TOGGLED and TX_SLT_KBIT_TOGGLED specify the streams/substreams where a Kbit toggle has occured.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_PCRC_ERR_IRQ_GLBL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX PCRC Error Status bit. This bit is set to 1b, and the global IRQ line asserts (if this source is enabled).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_RX_PCRC_ERR_IRQ_GLBL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No PCRC error is detected on the associated RX path.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX_PCRC_ERR_IRQ_GLBL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">A PCRC error is detected on the associated RX path.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_CHECK_FAILED_IRQ_GLBL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Check Failed IRQ global:<br/><br/>                    - a IDE check failed, on the RX datapath, causes a Stream to transition from Secure to Insecure,<br/><br/>                    - a Received IDE Fail Message, on the RX datapath, causes Stream to transition from Secure to Insecure.<br/><br/>Note: This bit is set to 1b, and the global IRQ line asserts (if this source is enabled).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_RX_CHECK_FAILED_IRQ_GLB</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No Check Failed IRQ in RX.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX_CHECK_FAILED_IRQ_GLB</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Check Failed IRQ in RX.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_MISROUTED_IRQ_GLBL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Misrouted IRQ global. This bit is set to 1b, and the global IRQ line asserts (if this source is enabled).</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_RX_MISROUTED_IRQ_GLB</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No misrouted TLP error is detected in the RX datapath.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX_MISROUTED_IRQ_GLB</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">A misrouted TLP error is detected in the RX datapath.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_822D956452F89235" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e8</span> Register(32 bit) LNK_SND_STREAM_INSECURE</span><br/>
      <span class="sdescdet">Send Link Stream to Insecure.</span><br/>
      <span class="ldescdet">Send Link Stream to Insecure.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a102e8</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">LNK_SND_STREAM_0_INSECURE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LNK_SND_STREAM_0_INSECURE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 sends link stream 0 to insecure mode.<br/><br/>This bit auto clears.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_SET_LNK_SND_STREAM_0_INSECURE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Not send Link Stream 0 to insecure mode.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SET_LNK_SND_STREAM_0_INSECURE</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Send Link Stream 0 to insecure mode.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_71B4C6E4E35674BD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002ec</span> Register(32 bit) SLT_SND_STREAM_INSECURE</span><br/>
      <span class="sdescdet">Send Selective Stream to Insecure.</span><br/>
      <span class="ldescdet">Send Selective Stream to Insecure.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a102ec</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">SLT_SND_STREAM_0_INSECURE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SLT_SND_STREAM_0_INSECURE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 sends selective stream 0 to insecure mode.<br/><br/>This bit auto clears.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_SET_SLT_SND_STREAM_0_INSECURE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Not send Selective Stream 0 to insecure mode.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SET_SLT_SND_STREAM_0_INSECURE</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Send Selective Stream 0 to insecure mode.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B340E68AF59B749C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000308</span> Register(32 bit) TX_LNK_KBIT_TOGGLED</span><br/>
      <span class="sdescdet">TX Link stream Kbit Toggled.</span><br/>
      <span class="ldescdet">TX Link stream Kbit Toggled.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10308</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">RESERVED_31_3</td>
        <td class="fldnorm" colspan="1">TX_LNK_KBIT_TOGGLED_S0_CPL</td>
        <td class="fldnorm" colspan="1">TX_LNK_KBIT_TOGGLED_S0_NPR</td>
        <td class="fldnorm" colspan="1">TX_LNK_KBIT_TOGGLED_S0_PR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_LNK_KBIT_TOGGLED_S0_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TX Kbit Toggled and packet transmitted, for Link stream 0 - Completion substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_TX_LNK_KBIT_TOGGLED_S0_CPL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No TX Kbit Toggled, for Link stream 0 - CPL substream.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TX_LNK_KBIT_TOGGLED_S0_CPL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">TX Kbit Toggled and packet transmitted, for Link stream 0 - CPL substream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_LNK_KBIT_TOGGLED_S0_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TX Kbit Toggled and packet transmitted, for Link stream 0 - Non-Posted Request substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_TX_LNK_KBIT_TOGGLED_S0_NPR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No TX Kbit Toggled, for Link stream 0 - NPR substream.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TX_LNK_KBIT_TOGGLED_S0_NPR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">TX Kbit Toggled and packet transmitted, for Link stream 0 - NPR substream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_LNK_KBIT_TOGGLED_S0_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TX Kbit Toggled and packet transmitted, for Link stream 0 - Posted Request substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_TX_LNK_KBIT_TOGGLED_S0_PR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No TX Kbit Toggled, for Link stream 0 - PR substream.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TX_LNK_KBIT_TOGGLED_S0_PR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">TX Kbit Toggled and packet transmitted, for Link stream 0 - PR substream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B05C7AC4810C10EF" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000030c</span> Register(32 bit) RX_LNK_KBIT_TOGGLED</span><br/>
      <span class="sdescdet">RX Link stream Kbit Toggled.</span><br/>
      <span class="ldescdet">RX Link stream Kbit Toggled.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a1030c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">RESERVED_31_3</td>
        <td class="fldnorm" colspan="1">RX_LNK_KBIT_TOGGLED_S0_CPL</td>
        <td class="fldnorm" colspan="1">RX_LNK_KBIT_TOGGLED_S0_NPR</td>
        <td class="fldnorm" colspan="1">RX_LNK_KBIT_TOGGLED_S0_PR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_LNK_KBIT_TOGGLED_S0_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Kbit Toggled indication. This register is updated due to reception of a package with a K-bit toggled from the link partner, or due to a forcing via the RX_LNK_KBIT_TOGGLED register - for Link stream 0, Completion substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_RX_LNK_KBIT_TOGGLED_S0_CPL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No RX Kbit Toggled, for Link stream 0 - CPL substream.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX_LNK_KBIT_TOGGLED_S0_CPL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">RX Kbit Toggled and packet transmitted, for Link stream 0 - CPL substream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_LNK_KBIT_TOGGLED_S0_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Kbit Toggled indication. This register is updated due to reception of a package with a K-bit toggled from the link partner, or due to a forcing via the RX_LNK_KBIT_TOGGLED register - for Link stream 0, Non-Posted Request substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_RX_LNK_KBIT_TOGGLED_S0_NPR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No RX Kbit Toggled, for Link stream 0 - NPR substream.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX_LNK_KBIT_TOGGLED_S0_NPR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">RX Kbit Toggled and packet transmitted, for Link stream 0 - NPR substream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_LNK_KBIT_TOGGLED_S0_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Kbit Toggled indication. This register is updated due to reception of a package with a K-bit toggled from the link partner, or due to a forcing via the RX_LNK_KBIT_TOGGLED register - for Link stream 0, Posted Request substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_RX_LNK_KBIT_TOGGLED_S0_PR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No RX Kbit Toggled, for Link stream 0 - PR substream.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX_LNK_KBIT_TOGGLED_S0_PR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">RX Kbit Toggled and packet transmitted, for Link stream 0 - PR substream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_829748D2D3E96491" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000310</span> Register(32 bit) RX_LNK_KBIT_CURRENT</span><br/>
      <span class="sdescdet">RX Link stream Current Kbit.</span><br/>
      <span class="ldescdet">RX Link stream Current Kbit.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10310</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">RESERVED_31_3</td>
        <td class="fldnorm" colspan="1">RX_LNK_KBIT_CURRENT_S0_CPL</td>
        <td class="fldnorm" colspan="1">RX_LNK_KBIT_CURRENT_S0_NPR</td>
        <td class="fldnorm" colspan="1">RX_LNK_KBIT_CURRENT_S0_PR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_LNK_KBIT_CURRENT_S0_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Current Kbit for Link stream 0, Completion substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">STATUS_RX_LNK_KBIT_CURRENT_S0_CPL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Current RX Kbit status, for Link stream 0 - CPL substream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_LNK_KBIT_CURRENT_S0_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Current Kbit for Link stream 0, Non-Posted Request substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">STATUS_RX_LNK_KBIT_CURRENT_S0_NPR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Current RX Kbit status, for Link stream 0 - NPR substream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_LNK_KBIT_CURRENT_S0_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Current Kbit for Link stream 0, Posted Request substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">STATUS_RX_LNK_KBIT_CURRENT_S0_PR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Current RX Kbit status, for Link stream 0 - PR substream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_097B250B61232E52" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000314</span> Register(32 bit) TX_SLT_KBIT_TOGGLED</span><br/>
      <span class="sdescdet">TX Selective stream Kbit Toggled.</span><br/>
      <span class="ldescdet">TX Selective stream Kbit Toggled.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10314</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">RESERVED_31_3</td>
        <td class="fldnorm" colspan="1">TX_SLT_KBIT_TOGGLED_S0_CPL</td>
        <td class="fldnorm" colspan="1">TX_SLT_KBIT_TOGGLED_S0_NPR</td>
        <td class="fldnorm" colspan="1">TX_SLT_KBIT_TOGGLED_S0_PR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_SLT_KBIT_TOGGLED_S0_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TX Kbit Toggled and packet transmitted, for Selective stream 0 - Completion substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_TX_SLT_KBIT_TOGGLED_S0_CPL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No TX Kbit Toggled, for Selective stream 0 - CPL substream.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TX_SLT_KBIT_TOGGLED_S0_CPL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">TX Kbit Toggled and packet transmitted, for Selective stream 0 - CPL substream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_SLT_KBIT_TOGGLED_S0_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TX Kbit Toggled and packet transmitted, for Selective stream 0 - Non-Posted Request substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_TX_SLT_KBIT_TOGGLED_S0_NPR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No TX Kbit Toggled, for Selective stream 0 - NPR substream.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TX_SLT_KBIT_TOGGLED_S0_NPR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">TX Kbit Toggled and packet transmitted, for Selective stream 0 - NPR substream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_SLT_KBIT_TOGGLED_S0_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">TX Kbit Toggled and packet transmitted, for Selective stream 0 - Posted Request substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_TX_SLT_KBIT_TOGGLED_S0_PR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No TX Kbit Toggled, for Selective stream 0 - PR substream.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TX_SLT_KBIT_TOGGLED_S0_PR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">TX Kbit Toggled and packet transmitted, for Selective stream 0 - PR substream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4ECEB98AFD360979" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000318</span> Register(32 bit) RX_SLT_KBIT_TOGGLED</span><br/>
      <span class="sdescdet">RX Selective stream Kbit Toggled.</span><br/>
      <span class="ldescdet">RX Selective stream Kbit Toggled.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10318</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">RESERVED_31_3</td>
        <td class="fldnorm" colspan="1">RX_SLT_KBIT_TOGGLED_S0_CPL</td>
        <td class="fldnorm" colspan="1">RX_SLT_KBIT_TOGGLED_S0_NPR</td>
        <td class="fldnorm" colspan="1">RX_SLT_KBIT_TOGGLED_S0_PR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_SLT_KBIT_TOGGLED_S0_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Kbit Toggled indication. This register is updated due to reception of a package with a K-bit toggled from the link partner, or due to a forcing via the RX_SLT_KBIT_TOGGLED register - for Selective stream 0, Completion substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_RX_SLT_KBIT_TOGGLED_S0_CPL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No RX Kbit Toggled, for Selective stream 0 - CPL substream.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX_SLT_KBIT_TOGGLED_S0_CPL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">RX Kbit Toggled and packet transmitted, for Selective stream 0 - CPL substream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_SLT_KBIT_TOGGLED_S0_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Kbit Toggled indication. This register is updated due to reception of a package with a K-bit toggled from the link partner, or due to a forcing via the RX_SLT_KBIT_TOGGLED register - for Selective stream 0, Non-Posted Request substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_RX_SLT_KBIT_TOGGLED_S0_NPR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No RX Kbit Toggled, for Selective stream 0 - NPR substream.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX_SLT_KBIT_TOGGLED_S0_NPR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">RX Kbit Toggled and packet transmitted, for Selective stream 0 - NPR substream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_SLT_KBIT_TOGGLED_S0_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Kbit Toggled indication. This register is updated due to reception of a package with a K-bit toggled from the link partner, or due to a forcing via the RX_SLT_KBIT_TOGGLED register - for Selective stream 0, Posted Request substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_RX_SLT_KBIT_TOGGLED_S0_PR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No RX Kbit Toggled, for Selective stream 0 - PR substream.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX_SLT_KBIT_TOGGLED_S0_PR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">RX Kbit Toggled and packet transmitted, for Selective stream 0 - PR substream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_18463526F2642EB1" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000031c</span> Register(32 bit) RX_SLT_KBIT_CURRENT</span><br/>
      <span class="sdescdet">RX Selective stream Current Kbit.</span><br/>
      <span class="ldescdet">RX Selective stream Current Kbit.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a1031c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">RESERVED_31_3</td>
        <td class="fldnorm" colspan="1">RX_SLT_KBIT_CURRENT_S0_CPL</td>
        <td class="fldnorm" colspan="1">RX_SLT_KBIT_CURRENT_S0_NPR</td>
        <td class="fldnorm" colspan="1">RX_SLT_KBIT_CURRENT_S0_PR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_SLT_KBIT_CURRENT_S0_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Current Kbit for Selective stream 0, Completion substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">STATUS_RX_SLT_KBIT_CURRENT_S0_CPL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Current RX Kbit status, for Selective stream 0 - CPL substream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_SLT_KBIT_CURRENT_S0_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Current Kbit for Selective stream 0, Non-Posted Request substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">STATUS_RX_SLT_KBIT_CURRENT_S0_NPR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Current RX Kbit status, for Selective stream 0 - NPR substream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_SLT_KBIT_CURRENT_S0_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">RX Current Kbit for Selective stream 0, Posted Request substream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">STATUS_RX_SLT_KBIT_CURRENT_S0_PR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Current RX Kbit status, for Selective stream 0 - PR substream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4B8FB5F818918E74" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000032c</span> Register(32 bit) TX_KEY_USAGE_COUNTER_LOW_S0</span><br/>
      <span class="sdescdet">TX Key utilization counter value for Stream 0 (least-significant word).</span><br/>
      <span class="ldescdet">TX Key utilization counter value for Stream 0 (least-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a1032c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">TX_KEY_USAGE_COUNTER_LOW_S0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_KEY_USAGE_COUNTER_LOW_S0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Lower 32 bit of key utilization counter for TX stream 0.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TX_KEY_USAGE_COUNTER_LOW_S0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Key usage counter for LOW stream 0, from 0h to FFFF_FFFFh.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A5130ED7DE118B11" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000330</span> Register(32 bit) TX_KEY_USAGE_COUNTER_HIGH_S0</span><br/>
      <span class="sdescdet">TX Key utilization counter value for Stream 0 (most-significant word).</span><br/>
      <span class="ldescdet">TX Key utilization counter value for Stream 0 (most-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10330</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">TX_KEY_USAGE_COUNTER_HIGH_S0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_KEY_USAGE_COUNTER_HIGH_S0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Higher 32 bit of key utilization counter for TX stream 0.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TX_KEY_USAGE_COUNTER_HIGH_S0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Key usage counter for HIGH stream 0, from 0h to FFFF_FFFFh.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_07A3FA7CBCA87170" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000334</span> Register(32 bit) RX_KEY_USAGE_COUNTER_LOW_S0</span><br/>
      <span class="sdescdet">RX Key utilization counter value for Stream 0 (least-significant word).</span><br/>
      <span class="ldescdet">RX Key utilization counter value for Stream 0 (least-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10334</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RX_KEY_USAGE_COUNTER_LOW_S0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KEY_USAGE_COUNTER_LOW_S0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Lower 32 bit of key utilization counter for RX stream 0. Note: In the case of a 256-bit config, where there are 2 AES engines on the RX path, the same counter is shared between them.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RX_KEY_USAGE_COUNTER_LOW_S0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Key usage counter for LOW stream 0, from 0h to FFFF_FFFFh.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_83E871A76332917F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000338</span> Register(32 bit) RX_KEY_USAGE_COUNTER_HIGH_S0</span><br/>
      <span class="sdescdet">RX Key utilization counter value for Stream 0 (most-significant word).</span><br/>
      <span class="ldescdet">RX Key utilization counter value for Stream 0 (most-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10338</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RX_KEY_USAGE_COUNTER_HIGH_S0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KEY_USAGE_COUNTER_HIGH_S0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Higher 32 bit of key utilization counter for RX stream 0. Note: In the case of a 256-bit config, where there are 2 AES engines on the RX path, the same counter is shared between them.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RX_KEY_USAGE_COUNTER_HIGH_S0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Key usage counter for HIGH stream 0, from 0h to FFFF_FFFFh.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2244CA9BB9FC04EF" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000033c</span> Register(32 bit) TX_KEY_USAGE_COUNTER_LOW_S1</span><br/>
      <span class="sdescdet">TX Key utilization counter value for Stream 1 (least-significant word).</span><br/>
      <span class="ldescdet">TX Key utilization counter value for Stream 1 (least-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a1033c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">TX_KEY_USAGE_COUNTER_LOW_S1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_KEY_USAGE_COUNTER_LOW_S1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Lower 32 bit of key utilization counter for TX stream 1.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TX_KEY_USAGE_COUNTER_LOW_S1</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Key usage counter for LOW stream 1, from 0h to FFFF_FFFFh.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6CCAA11DD05EF21C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000340</span> Register(32 bit) TX_KEY_USAGE_COUNTER_HIGH_S1</span><br/>
      <span class="sdescdet">TX Key utilization counter value for Stream 1 (most-significant word).</span><br/>
      <span class="ldescdet">TX Key utilization counter value for Stream 1 (most-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10340</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">TX_KEY_USAGE_COUNTER_HIGH_S1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_KEY_USAGE_COUNTER_HIGH_S1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Higher 32 bit of key utilization counter for TX stream 1.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TX_KEY_USAGE_COUNTER_HIGH_S1</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Key usage counter for HIGH stream 1, from 0h to FFFF_FFFFh.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_188F4FC3190955DA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000344</span> Register(32 bit) RX_KEY_USAGE_COUNTER_LOW_S1</span><br/>
      <span class="sdescdet">RX Key utilization counter value for Stream 1 (least-significant word).</span><br/>
      <span class="ldescdet">RX Key utilization counter value for Stream 1 (least-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10344</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RX_KEY_USAGE_COUNTER_LOW_S1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KEY_USAGE_COUNTER_LOW_S1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Lower 32 bit of key utilization counter for RX stream 1. Note: In the case of a 256-bit config, where there are 2 AES engines on the RX path, the same counter is shared between them.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RX_KEY_USAGE_COUNTER_LOW_S1</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Key usage counter for LOW stream 1, from 0h to FFFF_FFFFh.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3C84D28CAAA51831" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000348</span> Register(32 bit) RX_KEY_USAGE_COUNTER_HIGH_S1</span><br/>
      <span class="sdescdet">RX Key utilization counter value for Stream 1 (most-significant word).</span><br/>
      <span class="ldescdet">RX Key utilization counter value for Stream 1 (most-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10348</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RX_KEY_USAGE_COUNTER_HIGH_S1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_KEY_USAGE_COUNTER_HIGH_S1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Higher 32 bit of key utilization counter for RX stream 1. Note: In the case of a 256-bit config, where there are 2 AES engines on the RX path, the same counter is shared between them.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RX_KEY_USAGE_COUNTER_HIGH_S1</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Key usage counter for HIGH stream 1, from 0h to FFFF_FFFFh.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B97DAD91DA3BB9F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000042c</span> Register(32 bit) IDE_TX_PCRC_ERR_MASK</span><br/>
      <span class="sdescdet">IDE TX PCRC Error Mask.</span><br/>
      <span class="ldescdet">IDE TX PCRC Error Mask.<br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a1042c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">TX_PCRC_ERROR_MASK</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_PCRC_ERROR_MASK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">32-bit PCRC error mask value.<br/>      This value flips the respective bits of the initial PCRC value<br/>    - Default value --&gt; 0 error</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TX_PCRC_ERROR_MASK</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Tx PCRC Error Mask (32-bit), flips the respective bit asserted.<br> 0x0 (default)injects no errors.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CE7FEDA0F9C3BF86" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000430</span> Register(32 bit) IDE_TX_PCRC_ERR_CNT</span><br/>
      <span class="sdescdet">IDE TX PCRC Error Count.</span><br/>
      <span class="ldescdet">IDE TX PCRC Error Count.<br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10430</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RESERVED_31_8</td>
        <td class="fldnorm" colspan="8">TX_PCRC_ERROR_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TX_PCRC_ERROR_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of PCRC errors to be injected. Configuring this field with a value &gt; 0 enables PCRC error injection.<br/> <br/>                This value is self_decremented after a PCRC error is injected. <br/><br/>      When this value is zero no PCRC error is injected.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TX_PCRC_ERROR_COUNTER</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Number of PCRC errors to inject in Tx: 0 (0x0 (default), no errors) up to 255 (0xff) errors<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_18828B01146E3372" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000434</span> Register(32 bit) IDE_RX_PCRC_ERR_MASK</span><br/>
      <span class="sdescdet">IDE RX PCRC Error Mask.</span><br/>
      <span class="ldescdet">IDE RX PCRC Error Mask.<br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10434</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">RX_PCRC_ERROR_MASK</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_PCRC_ERROR_MASK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">32b PCRC error mask value.<br/><br/>      This value flips the respective bits of the initial PCRC value<br/>    - Default value --&gt; 0 error</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RX_PCRC_ERROR_MASK</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Rx PCRC Error Mask (32-bit), flips the respective bit asserted.<br>  0x0 (default) injects no errors.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E61E6AAAE7AA7E99" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000438</span> Register(32 bit) IDE_RX_PCRC_ERR_CNT</span><br/>
      <span class="sdescdet">IDE RX PCRC Error Count.</span><br/>
      <span class="ldescdet">IDE RX PCRC Error Count.<br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10438</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RESERVED_31_8</td>
        <td class="fldnorm" colspan="8">RX_PCRC_ERROR_CNT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Number of PCRC errors to inject in Rx2: 0 (0x0 (default), no errors) up to 255 (0xff) errors<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RX_PCRC_ERROR_CNT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of PCRC errors to be injected. Configuring this field with a value &gt; 0 enables PCRC error injection.<br/> <br/>                This value is self_decremented after a PCRC error is injected. <br/><br/>      When this value is zero no PCRC error is injected.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RX_PCRC_ERROR_CNT</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Number of PCRC errors to inject in Rx: 0 (0x0 (default), no errors) up to 255 (0xff) errors<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_634B76B95E141EAB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000448</span> Register(32 bit) IDE_TDISP_ON</span><br/>
      <span class="sdescdet">IDE TDISP ON.</span><br/>
      <span class="ldescdet">Used by the DSM to enable/disable the TDISP support/rules per Stream on PCIe IDE. This can be configured for any Link or Selective Stream.<br/>If IDE_TDISP_ON is Set for a certain Stream but one or more TDIs are configured as Legacy throught the dedicated input signals, then the new IDE rules, as described in the TDISP<br/>ECN, will be applied, but the TDISP-specific checks implemented by the PCIe IDE/PCIe Ctrl will be masked. It is expected for IDE_TDISP_ON to be Set at least on any Selective<br/>Stream bound to non-Legacy TDIs.<br/>                                                Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10448</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="15">RESERVED_31_17</td>
        <td class="fldnorm" colspan="1">SLCT_0_TDISP_ON</td>
        <td class="fldnorm" colspan="15">RESERVED_15_1</td>
        <td class="fldnorm" colspan="1">LINK_0_TDISP_ON</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="15">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="15">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:17]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SLCT_0_TDISP_ON</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">If a bit is Set for a Selective stream 0, then the changes to the IDE protocol <br/>described in the TDISP ECN and the TDISP-specific rules. If the bit is Clear, then the IDE rules as defined in the IDE ECN RevA apply for Selective Stream 0.<br/>Can only be configurable via APB interface.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_SLCT_0_TDISP</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable TDISP IDE protocol changes to Selective Stream 0.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_SLCT_0_TDISP</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable TDISP IDE protocol changes to Selective Stream 0.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_15_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LINK_0_TDISP_ON</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">If the bit is Set for Link Stream 0, then the changes to the IDE protocol <br/>described in the TDISP ECN and the TDISP-specific rules apply. If the bit is Clear, then the IDE rules as defined in the IDE ECN RevA apply for Link Stream 0.<br/>Can only be configurable via APB interface.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_LINK_0_TDISP</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable TDISP IDE protocol changes to Link Stream 0.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_LINK_0_TDISP</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable TDISP IDE protocol changes to Link Stream 0.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_431AC05EBE6B383D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000044c</span> Register(32 bit) IDE_DISCARD_OVERRIDE</span><br/>
      <span class="sdescdet">IDE DISCARD OVERRIDE.</span><br/>
      <span class="ldescdet">IDE DISCARD OVERRIDE.<br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a1044c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">DISCARD_OVERRIDE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DISCARD_OVERRIDE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This register is used to enhance the check for outbound TLPs with T-bit=1 in case no stream<br/>is matched.<br/>For an outbound TLP with T-bit Set that does not match any Link or Selective Stream, the following rules apply:<br/>If IDE_DISCARD_OVERRIDE is 0: the TLP is transmitted as plaintext.<br/>If IDE_DISCARD_OVERRIDE is 1: the TLP is discarded, instead of being transmitted as plaintext, as it was meant to be secured but no Stream has been matched.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_DISCARD_OVERRIDE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">If outbound TLP with T-bit 1 and does not match any Link or Selective Stream, the TLP is transmitted as plaintext.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_DISCARD_OVERRIDE</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">If outbound TLP with T-bit 1 and does not match any Link or Selective Stream, the TLP is discarded.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_06A97F1729EEAD5B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000500</span> Register(32 bit) IDE_MSG_ON_SELECTIVE_EN</span><br/>
      <span class="sdescdet">IDE MESSAGE ON SELECTIVE STREAM EN.</span><br/>
      <span class="ldescdet">IDE MESSAGE ON SELECTIVE STREAM EN.<br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a10500</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">IDE_MSG_ON_SELECTIVE_EN</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IDE_MSG_ON_SELECTIVE_EN</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When set, this bit enables messages routed to root complex and routed by Address to be sent on selective streams.<br/>      When clear the message request is sent on a Link Stream, or as plain text if no suitable Link Stream is available.<br/>    - Default value --&gt; 0 error</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_IDE_MSG_ON_SELECTIVE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable Messages routed to Root Complex and routed by Address to be sent on Selective Streams.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_IDE_MSG_ON_SELECTIVE</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable Messages routed to Root Complex and routed by Address to be sent on Selective Streams.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_348428B89419A11B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00002000</span> Register(32 bit) IDE_EXT_CAP_HDR</span><br/>
      <span class="sdescdet">IDE Extended Capability Header register.</span><br/>
      <span class="ldescdet">IDE Extended Capability Header register.<br/><br/>                                                 Reset Domain: ide_cfg_caps_sticky_rst
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a12000</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0xd8010030</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="12">NEXT_CAP_OFFSET</td>
        <td class="fldnorm" colspan="4">CAP_VER</td>
        <td class="fldnorm" colspan="16">CAP_ID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="16">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NEXT_CAP_OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PCI Express Extended Capability ID. This field contains the offset to the next PCI Express Extended Capability structure or 000h if no other items exist in the linked list of capabilities.<br/>Note: The access attributes of this field are as follows:<br/>-&gt; Wire: HwInit<br/>-&gt; Backdoor (APB or Caps Reg): R/W else R<br/>Value After Reset: DWC_IDE_NEXT_PTR</span></p>
          <p><b>Reset: </b>hex:0xd80;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NEXT_CAP_OFFSET</td>
          <td class="unboxed addr">0x0d80</td>
          <td class="unboxed scdescmap">Offset to the next PCI Express Extended Capability structure or 0x0 if no other items exist.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAP_VER</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Capability Version. This field is a PCI-SIG defined version number that indicates the version of the capability structure present.<br/>Note: The access attributes of this field are as follows:<br/>-&gt; Wire: HwInit<br/>-&gt; Backdoor (APB or Caps Reg): R/W else R<br/>Value After Reset: PCIe_IDE_ECAP_VER</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CAP_Ver</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Capability Version.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CAP_ID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">PCI Express Extended Capability ID. This field is a PCI-SIG defined ID number that indicates the nature and format of the extended capability.<br/>Note: The access attributes of this field are as follows:<br/>-&gt; Wire: HwInit<br/>-&gt; Backdoor (APB or Caps Reg): R/W else R<br/>Value After Reset: PCIe_IDE_ECAP_ID</span></p>
          <p><b>Reset: </b>hex:0x0030;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CAP_ID</td>
          <td class="unboxed addr">0x30</td>
          <td class="unboxed scdescmap">PCI Express Extended Capability ID.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_672FF02B2E4F45E8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00002004</span> Register(32 bit) IDE_CAP</span><br/>
      <span class="sdescdet">IDE Capability register.</span><br/>
      <span class="ldescdet">IDE Capability register.<br/><br/>                                                 Reset Domain: ide_cfg_caps_sticky_rst
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a12004</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x010000e3</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="7">RESERVED_31_25</td>
        <td class="fldnorm" colspan="1">TEE_LIMITED_STREAM_SUPPORTED</td>
        <td class="fldnorm" colspan="8">NUM_SLCT_IDE_STREAMS_SUPPORTED</td>
        <td class="fldnorm" colspan="3">NUM_TC_SUPPORTED_FOR_LINK_IDE</td>
        <td class="fldnorm" colspan="5">SUPPORTED_ALGORITHM</td>
        <td class="fldnorm" colspan="1">SLCT_IDE_CONF_REQ_SUPPORTED</td>
        <td class="fldnorm" colspan="1">IDE_KM_PROTOCOL_SUPPORTED</td>
        <td class="fldnorm" colspan="1">PCRC_SUPPORTED</td>
        <td class="fldnorm" colspan="1">AGGREGATION_SUPPORTED</td>
        <td class="fldnorm" colspan="1">IDE_PARTIAL_HEADER_ENCRYPTION_SUPPORTED</td>
        <td class="fldnorm" colspan="1">FLOWTHROUGH_IDE_STREAM_SUPPORTED</td>
        <td class="fldnorm" colspan="1">SLCT_IDE_STREAM_SUPPORTED</td>
        <td class="fldnorm" colspan="1">LINK_IDE_STREAM_SUPPORTED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="7">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:25]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_25</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TEE_LIMITED_STREAM_SUPPORTED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Set, indicates that the TEE-Limited Stream control mechanism is supported.<br/>If Selective IDE Streams Supported is Clear, then this bit is reserved.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_TEE_LIMITED_STREAM_SUPPORTED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">TEE-Limited Stream control mechanism is Not Supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TEE_LIMITED_STREAM_SUPPORTED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">TEE-Limited Stream control mechanism Supported.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[23:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NUM_SLCT_IDE_STREAMS_SUPPORTED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of Selective IDE Streams Supported  (j) - If Selective IDE Streams Supported is Set, indicates the number of Selective IDE Streams supported, encoded as:<br/>0000b - 1 Selective IDE Stream supported<br/>0001b - 2 Selective IDE Streams supported<br/>0010b - 3 Selective IDE Streams supported<br/>0011b - 4 Selective IDE Streams supported<br/>0100b - 5 Selective IDE Streams supported<br/>0101b - 6 Selective IDE Streams supported<br/>0110b - 7 Selective IDE Streams supported<br/>0111b - 8 Selective IDE Streams supported<br/>1000b - 9 Selective IDE Stream supported<br/>1001b - 10 Selective IDE Streams supported<br/>1010b - 11 Selective IDE Streams supported<br/>1011b - 12 Selective IDE Streams supported<br/>1100b - 13 Selective IDE Streams supported<br/>1101b - 14 Selective IDE Streams supported<br/>1110b - 15 Selective IDE Streams supported<br/>1111b - 16 Selective IDE Streams supported<br/>A corresponding number of Selective IDE Stream Register blocks must be implemented. If Link IDE Stream Supported is Clear, then these blocks must immediately follow the IDE Status Register. If Link IDE Stream Supported is Set, then these blocks must immediately follow the Link IDE Stream Control and Status Registers.<br/>If Selective IDE Streams Supported is Clear, this field is undefined.<br/>Value After Reset:<br/>CX_IDE_NUM_SELECTIVE_IDE_STREAMS_SUPPORTED</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">SLCT_IDE_10_SUPPORTED</td>
          <td class="unboxed addr">0x09</td>
          <td class="unboxed scdescmap">10 Selective IDE Streams supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_IDE_11_SUPPORTED</td>
          <td class="unboxed addr">0x0a</td>
          <td class="unboxed scdescmap">11 Selective IDE Streams supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_IDE_12_SUPPORTED</td>
          <td class="unboxed addr">0x0b</td>
          <td class="unboxed scdescmap">12 Selective IDE Streams supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_IDE_13_SUPPORTED</td>
          <td class="unboxed addr">0x0c</td>
          <td class="unboxed scdescmap">13 Selective IDE Streams supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_IDE_14_SUPPORTED</td>
          <td class="unboxed addr">0x0d</td>
          <td class="unboxed scdescmap">14 Selective IDE Streams supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_IDE_15_SUPPORTED</td>
          <td class="unboxed addr">0x0e</td>
          <td class="unboxed scdescmap">15 Selective IDE Streams supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_IDE_16_SUPPORTED</td>
          <td class="unboxed addr">0x0f</td>
          <td class="unboxed scdescmap">16 Selective IDE Streams supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_IDE_1_SUPPORTED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">1 Selective IDE Stream supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_IDE_2_SUPPORTED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">2 Selective IDE Streams supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_IDE_3_SUPPORTED</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap">3 Selective IDE Streams supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_IDE_4_SUPPORTED</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap">4 Selective IDE Streams supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_IDE_5_SUPPORTED</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap">5 Selective IDE Streams supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_IDE_6_SUPPORTED</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap">6 Selective IDE Streams supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_IDE_7_SUPPORTED</td>
          <td class="unboxed addr">0x6</td>
          <td class="unboxed scdescmap">7 Selective IDE Streams supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_IDE_8_SUPPORTED</td>
          <td class="unboxed addr">0x7</td>
          <td class="unboxed scdescmap">8 Selective IDE Streams supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_IDE_9_SUPPORTED</td>
          <td class="unboxed addr">0x08</td>
          <td class="unboxed scdescmap">9 Selective IDE Streams supported.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:13]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NUM_TC_SUPPORTED_FOR_LINK_IDE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Number of TCs Supported for Link IDE (i) - If Link IDE Stream Supported is Set, indicates the number of TCs supported for Link IDE Streams encoded as:<br/>000b - 1 TC  supported<br/>001b - 2 TCs supported<br/>010b - 3 TCs supported<br/>011b - 4 TCs supported<br/>100b - 5 TCs supported<br/>101b - 6 TCs supported<br/>110b - 7 TCs supported<br/>111b - 8 TCs supported<br/>If Link IDE Stream Supported is Clear, this field is undefined.<br/>Value After Reset:<br/>CX_IDE_NUM_TC_SUPPORTED_FOR_LINK_IDE</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TC_1_SUPPORTED_FOR_LINK_IDE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">1 TC supported for Link IDE Streams.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_2_SUPPORTED_FOR_LINK_IDE</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">2 TCs supported for Link IDE Streams.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_3_SUPPORTED_FOR_LINK_IDE</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap">3 TCs supported for Link IDE Streams.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_4_SUPPORTED_FOR_LINK_IDE</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap">4 TCs supported for Link IDE Streams.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_5_SUPPORTED_FOR_LINK_IDE</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap">5 TCs supported for Link IDE Streams.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_6_SUPPORTED_FOR_LINK_IDE</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap">6 TCs supported for Link IDE Streams.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_7_SUPPORTED_FOR_LINK_IDE</td>
          <td class="unboxed addr">0x6</td>
          <td class="unboxed scdescmap">7 TCs supported for Link IDE Streams.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_8_SUPPORTED_FOR_LINK_IDE</td>
          <td class="unboxed addr">0x7</td>
          <td class="unboxed scdescmap">8 TCs supported for Link IDE Streams.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[12:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SUPPORTED_ALGORITHM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the supported algorithms for securing IDE TLPs, encoded as:<br/>0 0000b - AES-GCM 256 key size, 96b MAC<br/>Others - Reserved<br/>Value After Reset: CX_IDE_SUPPORTED_ALGORITHM</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">SUPPORTED_ALGORITHMS</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Supported algorithms for securing IDE TLPs: 0x0 (AES-GCM 256 key size, 96b MAC); Others (Reserved).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SLCT_IDE_CONF_REQ_SUPPORTED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Selective IDE for Configuration Requests Supported - If Selective IDE Streams Supported is Set, then this bit, if Set, indicates that the Port supports the association of Configuration Requests with Selective IDE Streams.<br/>If Selective IDE Streams Supported is Clear, this bit is Reserved.<br/> Value After Reset:<br/>CX_IDE_SELECTIVE_IDE_FOR_CONFIGURATION_REQUEST_SUPPORTED</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_SLCT_IDE_CONF_REQ_SUPPORTED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Selective IDE for Configuration Requests is Not Supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_IDE_CONF_REQ_SUPPORTED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Selective IDE for Configuration Requests Supported.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IDE_KM_PROTOCOL_SUPPORTED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">For an Upstream Port, when Set, indicates that the Port supports the IDE_KM protocol defined in Section 6.99.1.<br/>Reserved for Downstream Ports.<br/>Value After Reset:<br/>CX_IDE_KEY_PROGRAMMING_PROTOCOL<br/>_SUPPORTED</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">IDE_KM_PROTOCOL_SUPPORTED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">IDE KM Protocol Supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_IDE_KM_PROTOCOL_SUPPORTED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">IDE KM Protocol is Not Supported.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PCRC_SUPPORTED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Set, indicates that the Port supports the generation and checking of PCRC.<br/>Value After Reset:<br/>CX_IDE_PCRC_SUPPORTED</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_PCRC_SUPPORTED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">PCRC is Not Supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PCRC_SUPPORTED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">PCRC Supported.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AGGREGATION_SUPPORTED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Aggregation Supported - If Link IDE Stream Supported or Selective IDE Streams Supported are Set, then this bit, when Set, indicates the Port supports aggregation.<br/>Undefined if Link IDE Stream Supported and Selective IDE Streams Supported are both Clear.<br/>Value After Reset: CX_IDE_AGGREGATION_SUPPORTED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">AGGREGATION_SUPPORTED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Aggregation Supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_AGGREGATION_SUPPORTED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Aggregation is Not Supported.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IDE_PARTIAL_HEADER_ENCRYPTION_SUPPORTED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">IDE Partial Header Encryption - If LINK_IDE_STREAM_SUPPORTED or SLCT_IDE_STREAM_SUPPORTED are Set,<br/>                then this bit, when set, indicates the Port supports partial header encryption.<br/>Value After Reset:<br/>CX_IDE_PARTIAL_HEADER_ENCRYPTION_SUPPORTED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">IDE_PARTIAL_HEADER_ENCRYPTION_SUPPORTED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">IDE Partial Header Encryption Supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_IDE_PARTIAL_HEADER_ENCRYPTION_SUPPORTED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">IDE Partial Header Encryption in Not Supported.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FLOWTHROUGH_IDE_STREAM_SUPPORTED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Flow-Through IDE Stream Supported - For a Switch or Root Port, when Set indicates support for passing Selective IDE Streams to all other Switch or Root Ports.<br/>If this bit is Set and both Link IDE Stream Supported and Selective IDE Streams Supported are Clear, then no Link IDE register blocks or Selective IDE register blocks are required.<br/>Reserved for Endpoints.<br/>Value After Reset:<br/>CX_IDE_FLOW_THROUGH_IDE_STREAM_SUPPORTED</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">FLOWTHROUGH_IDE_STREAM_SUPPORTED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Flow-Through IDE Stream Supported.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_FLOWTHROUGH_IDE_STREAM_SUPPORTED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Flow-Through IDE Stream is Not Supported.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SLCT_IDE_STREAM_SUPPORTED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Set, indicates that the Port support Selective IDE Streams, and that one or more Selective IDE Stream Registers block(s) are implemented, per the value in the Number of Selective IDE Streams Supported field.<br/>Value After Reset:<br/>CX_IDE_SELECTIVE_IDE_STREAM_SUPPORTED</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_SLCT_IDE_STREAM_SUPPORTED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No port support Selective IDE Streams.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SLCT_IDE_STREAM_SUPPORTED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Port support Selective IDE Streams.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LINK_IDE_STREAM_SUPPORTED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Set, indicates that the Port support Link IDE Streams, and that one or more Link IDE Stream Registers block(s) immediately follow the IDE Status Register, per the value in the Number of TCs Supported for Link IDE field.<br/>Value After Reset:<br/>CX_IDE_LINK_IDE_STREAM_SUPPORTED</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">LINK_IDE_STREAM_SUPPORTED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Port support Link IDE Streams.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_LINK_IDE_STREAM_SUPPORTED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No port support Link IDE Streams.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_312B5D2AA4CFFB61" class="boxed tabrb"><span class="regname">+<span class="addr">0x00002008</span> Register(32 bit) IDE_CTRL</span><br/>
      <span class="sdescdet">IDE Control register.</span><br/>
      <span class="ldescdet">IDE Control register.<br/><br/>                                                 Reset Domain: ide_cfg_caps_flr_rst or ide_cfg_caps_non_sticky_rst
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a12008</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">RESERVED_31_3</td>
        <td class="fldnorm" colspan="1">FLOWTHROUGH_IDE_STREAM_ENABLED</td>
        <td class="fldnorm" colspan="2">RESERVED_1_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FLOWTHROUGH_IDE_STREAM_ENABLED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">For Switch Ports and Root Ports, Enables the Port for flow-through operation of IDE Stream.<br/>Feature currently not supported on the product.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_FLOWTHROUGH_IDE_STREAM</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable flow-through operation of IDE Streams in Switch and Root Ports.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_1_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A1369192F3DCF6BA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000200c</span> Register(32 bit) IDE_LINK_STREAM_CTRL_0</span><br/>
      <span class="sdescdet">IDE Link Stream 0 Control Register.</span><br/>
      <span class="ldescdet">IDE Link Stream 0 Control Register.<br/><br/>                                                 Reset Domain: ide_cfg_caps_flr_rst or ide_cfg_caps_non_sticky_rst
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a1200c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00003c00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x00003c00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">STREAM_ID</td>
        <td class="fldnorm" colspan="2">RESERVED_23_22</td>
        <td class="fldnorm" colspan="3">TC</td>
        <td class="fldnorm" colspan="5">SELECTED_ALGORITHM</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="1">RESERVED_9</td>
        <td class="fldnorm" colspan="1">PCRC_ENABLE</td>
        <td class="fldnorm" colspan="6">RESERVED_7_2</td>
        <td class="fldnorm" colspan="1">RESERVED_1</td>
        <td class="fldnorm" colspan="1">LINK_IDE_STREAM_ENABLED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">STREAM_ID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the Stream ID associated with this Link IDE Stream. Software must program the same Stream ID into both Ports associated with a given Link IDE Stream</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">STREAM_ID</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Stream ID associated with this Link IDE Stream: 0 (0x0) to 255 (0xff).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[23:22]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_23_22</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[21:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TC</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">System firmware/software must program this field to indicate the TC associated with this Link IDE Register block</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TC_FIELD_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">TC 0.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_FIELD_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">TC 1.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_FIELD_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap">TC 2.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_FIELD_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap">TC 3.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_FIELD_4</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap">TC 4<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_FIELD_5</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap">TC 5.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_FIELD_6</td>
          <td class="unboxed addr">0x6</td>
          <td class="unboxed scdescmap">TC 6.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_FIELD_7</td>
          <td class="unboxed addr">0x7</td>
          <td class="unboxed scdescmap">TC 7.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[18:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SELECTED_ALGORITHM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Selects the algorithm to be used for securing IDE TLPs for this IDE Stream. Must be programmed to the same value in both the Upstream and Downstream Ports. Must be configured while Link IDE Stream Enable is Clear. When Link IDE Stream Enable is Set, the setting is sampled, and this field becomes RO with reads returning the sampled value.<br/>0 0000b - AES-GCM 256 key size, 96b MAC Others - Reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">SELECTED_ALGORITHM</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Algorithms for securing IDE TLPs for this stream: 0x0 (AES-GCM 256 key size, 96b MAC); Others (Reserved).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_9</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PCRC_ENABLE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Set, Transmitted IDE TLPs associated with this Stream must include PCRC, and Received TLPs must be checked for PRCR failure.<br/>Reserved if PCRC Supported is Clear.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_PCRC_CFG</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable IDE TLP PCRC.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_PCRC_CFG</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable IDE TLP PCRC: Transmitted IDE TLPs must include PCRC; Received TLPs must check for PCRC failure.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_7_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LINK_IDE_STREAM_ENABLED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Set, enables Link IDE Stream such that IDE operation starts when triggered by means of the IDE_KM protocol (see Section 6.99.3). When Cleared, must immediately transition the Stream to Insecure.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_LINK_IDE_STREAM</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable Link IDE Stream, transition the Stream to Insecure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_LINK_IDE_STREAM</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable Link IDE Stream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C966CCA332EA838F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00002010</span> Register(32 bit) IDE_LINK_STATUS_0</span><br/>
      <span class="sdescdet">IDE Link Stream 0 Status Register.</span><br/>
      <span class="ldescdet">IDE Link Stream 0 Status Register.<br/><br/>                                                 Reset Domain: ide_cfg_caps_flr_rst or ide_cfg_caps_non_sticky_rst
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a12010</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">RECEIVED_INTEGRITY_CHECK_FAIL_MSG</td>
        <td class="fldnorm" colspan="27">RESERVED_30_4</td>
        <td class="fldnorm" colspan="4">LINK_IDE_STREAM_STATE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="27">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RECEIVED_INTEGRITY_CHECK_FAIL_MSG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Set, indicates that one or more Integrity Check Fail Message(s) have been Received for this Stream.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_RECEIVED_INTEGRITY_CHECK_FAIL_MSG_S0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No Integrity Check Fail Message(s) have been Received for Stream 0.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RECEIVED_INTEGRITY_CHECK_FAIL_MSG_S0</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">One or more Integrity Check Fail Message(s) have been Received for Stream 0.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[30:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_30_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LINK_IDE_STREAM_STATE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Link IDE Stream Enable is Set, this field indicates the state of the Port. Encodings:<br/>  0000b - Start / UnknownInsecure<br/>  0010b - Secure<br/>  Others - Reserved - Software must handle reserved values as indicating unknown state<br/>  When Link IDE Stream Enable is Clear, the value of this field must be 0000b.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">LINK_IDE_STREAM_STATE_RSRV</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved for other values.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">LINK_IDE_STREAM_STATE_SEC</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap">Link ID Stream Secure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">LINK_IDE_STREAM_STATE_START</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Link ID Stream Start/Unknown Insecure.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7CC61D1D5AA4B7FB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00002014</span> Register(32 bit) IDE_SLCT_IDE_STREAM_CAP_0</span><br/>
      <span class="sdescdet">IDE Selective Stream 0 IDE Capability Register.</span><br/>
      <span class="ldescdet">IDE Selective Stream 0 IDE Capability Register.<br/><br/>                                                 Reset Domain: ide_cfg_caps_flr_rst or ide_cfg_caps_non_sticky_rst
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a12014</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="28">RESERVED_31_4</td>
        <td class="fldnorm" colspan="4">NUM_ADDR_ASSOS_REG_BLOCKS</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="28">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NUM_ADDR_ASSOS_REG_BLOCKS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the number of Selective IDE Address Association register blocks for this Selective IDE Stream (k).<br/>The number of Selective IDE Address Association register blocks for a given IDE Stream is hardware implementation-specific, and is permitted to be any number between 0 and 15</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NUM_ADDR_ASSOS_REG_BLOCKS</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Number of Selective IDE Address Association register blocks for this Selective IDE Stream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CF14CE2D3251CB32" class="boxed tabrb"><span class="regname">+<span class="addr">0x00002018</span> Register(32 bit) IDE_SLCT_IDE_STREAM_CTRL_0</span><br/>
      <span class="sdescdet">IDE Selective Stream 0 IDE Control Register.</span><br/>
      <span class="ldescdet">IDE Selective Stream 0 IDE Control Register.<br/><br/>                                                   Reset Domain: ide_cfg_caps_flr_rst or ide_cfg_caps_non_sticky_rst
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a12018</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x00003c00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0x00003c00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">STREAM_ID</td>
        <td class="fldnorm" colspan="1">TEE_LIMITED_STREAM</td>
        <td class="fldnorm" colspan="1">DEFAULT_STREAM</td>
        <td class="fldnorm" colspan="3">TC</td>
        <td class="fldnorm" colspan="5">SELECTED_ALGORITHM</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="1">SLCR_IDE_CFG_REQ_ENABLE</td>
        <td class="fldnorm" colspan="1">PCRC_ENABLE</td>
        <td class="fldnorm" colspan="6">RESERVED_7_2</td>
        <td class="fldnorm" colspan="1">RESERVED_1</td>
        <td class="fldnorm" colspan="1">SLCT_IDE_STREAM_ENABLED</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="6">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">STREAM_ID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the Stream ID associated with this Link IDE Stream. Software must program the same Stream ID into both Ports associated with a given Link IDE Stream</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">STREAM_ID</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Stream ID associated with this Link IDE Stream: 0 (0x0) to 255 (0xff).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TEE_LIMITED_STREAM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Set, requires that, for Requests, only those that have the T bit Set are permitted to be associated with this Stream.<br/>  Must be configured while Selective IDE Stream Enable is Clear during which time this bit is RW. When Selective IDE Stream Enable is Set to 1, the setting is sampled, and this<br/>  field bit becomes RO with reads returning the sampled value during the time when Selective IDE Stream Enable remains Set.<br/>  Reserved if TEE-Limited Stream Supported is Clear.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_TEE_LIMITED_STREAM</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No TEE-Limited Support for this Stream.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TEE_LIMITED_STREAM</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">TEE-Limited Support for this Stream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[22:22]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DEFAULT_STREAM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Set, ATS and Memory Request/Completion TLPs using the Traffic Class indicated in the TC field are associated with this Stream, unless the TLP matches some other Stream for the indicated TC.<br/>  It is not permitted to configure more than one Default Stream to be associated with the same TC. If this is done, hardware must select one of the Streams to be associated with the TC - the selection is implementation-specific.<br/><br/>  Applicable for Endpoint Upstream Ports only. Reserved for other Port types.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DEFAULT_STREAM</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Default Stream.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_DEFAULT_STREAM</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Not Default Stream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[21:19]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TC</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">System firmware/software must program this field to indicate the TC associated with this Link IDE Register block</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TC_FIELD_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">TC 0.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_FIELD_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">TC 1.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_FIELD_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap">TC 2.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_FIELD_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap">TC 3.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_FIELD_4</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap">TC 4<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_FIELD_5</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap">TC 5.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_FIELD_6</td>
          <td class="unboxed addr">0x6</td>
          <td class="unboxed scdescmap">TC 6.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TC_FIELD_7</td>
          <td class="unboxed addr">0x7</td>
          <td class="unboxed scdescmap">TC 7.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[18:14]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SELECTED_ALGORITHM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Selects the algorithm to be used for securing IDE TLPs for this IDE Stream. Must be programmed to the same value in both the Upstream and Downstream Ports. Must be configured while Selective IDE Stream Enable is Clear. When Link IDE Stream Enable is Set, the setting is sampled, and this field becomes RO with reads returning the sampled value.<br/>  0 0000b - AES-GCM 256 key size, 96b MAC Others - Reserved</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">SELECTED_ALGORITHM</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Algorithms for securing IDE TLPs for this stream: 0x0 (AES-GCM 256 key size, 96b MAC); Others (Reserved).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SLCR_IDE_CFG_REQ_ENABLE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Selective IDE for Configuration Requests Enable - For Root Ports, if Selective IDE for Configuration Requests Supported is Set, then this bit, when Set, indicates that the Port supports the association of Configuration Requests with Selective IDE Streams.<br/>  For Ports other than Root Ports, this bit is Reserved.<br/>  If Selective IDE for Configuration Requests Supported is Clear, this bit is Reserved.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_SLCR_IDE_CFG_REQ</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable Selective IDE for Configuration Requests.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_SLCR_IDE_CFG_REQ</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable Selective IDE for Configuration Requests.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PCRC_ENABLE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Set, Transmitted IDE TLPs associated with this Stream must include PCRC, and Received TLPs must be checked for PRCR failure.<br/>  Reserved if PCRC Supported is Clear.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_PCRC_CFG</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable IDE TLP PCRC.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_PCRC_CFG</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable IDE TLP PCRC: Transmitted IDE TLPs must include PCRC; Received TLPs must check for PCRC failure.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_7_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SLCT_IDE_STREAM_ENABLED</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Set, enables this IDE Stream such that IDE operation starts when triggered by means of the IDE_KM protocol (see Section 6.99.3). When Cleared, must immediately transition the Stream to Insecure. The following must be programmed before this bit is Set:<br/>  Selected Algorithm (below)<br/>  Requester ID Limit in IDE RID Association Register 1<br/>  Requester ID Base in IDE RID Association Register 2<br/>  V bit in IDE RID Association Register 2<br/>  If this bit is Set when the V bit is Clear, the IDE Stream must transition to Insecure state.<br/>  When Cleared, must immediately transition the Stream to Insecure.<br/>  It is strongly recommended that the IDE Address Association Registers, and the Default Stream bit (if applicable), also be programmed prior to Setting this bit.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_SLCT_IDE_STREAM</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable Selective IDE Stream, transition the Stream to Insecure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_SLCT_IDE_STREAM</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable Selective IDE Stream.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_13624FEE8F1A4BC0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000201c</span> Register(32 bit) IDE_SLCT_IDE_STREAM_STATUS_0</span><br/>
      <span class="sdescdet">IDE Selective Stream 0 IDE Status Register.</span><br/>
      <span class="ldescdet">IDE Selective Stream 0 IDE Status Register.<br/><br/>                                                 Reset Domain: ide_cfg_caps_flr_rst or ide_cfg_caps_non_sticky_rst
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a1201c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">RECEIVED_INTEGRITY_CHECK_FAIL_MSG</td>
        <td class="fldnorm" colspan="27">RESERVED_31_4</td>
        <td class="fldnorm" colspan="4">SLCT_IDE_STREAM_STATE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="27">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RECEIVED_INTEGRITY_CHECK_FAIL_MSG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Set, indicates that one or more Integrity Check Fail Message(s) have been Received for this Stream</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_RECEIVED_INTEGRITY_CHECK_FAIL_MSG_S0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No Integrity Check Fail Message(s) have been Received for Stream 0.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RECEIVED_INTEGRITY_CHECK_FAIL_MSG_S0</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">One or more Integrity Check Fail Message(s) have been Received for Stream 0.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[30:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SLCT_IDE_STREAM_STATE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Selective IDE Stream Enable is Set, this field indicates the state of the Selective IDE Stream at this Port. Encodings:<br/>  0000b - Start / UnknownInsecure<br/>  0010b - Secure<br/>  Others - Reserved - Software must handle reserved values as indicating unknown state<br/>  When Selective IDE Stream Enable is Clear, the value of this field must be 0000b</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">SELECTIVE_IDE_STREAM_STATE_RSRV</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved for other values.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SELECTIVE_IDE_STREAM_STATE_SEC</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap">Selective ID Stream Secure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SELECTIVE_IDE_STREAM_STATE_START</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Selective ID Stream Start/Unknown Insecure.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_04B22700EC1C649E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00002020</span> Register(32 bit) IDE_RID_ASSOS_REG1_0</span><br/>
      <span class="sdescdet">IDE RID Association Register 1 of Selective Stream 0.</span><br/>
      <span class="ldescdet">IDE RID Association Register 1 of Selective Stream 0.<br/><br/>                                                 Reset Domain: ide_cfg_caps_flr_rst or ide_cfg_caps_non_sticky_rst
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a12020</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="8">RESERVED_31_24</td>
        <td class="fldnorm" colspan="16">RID_LIMIT</td>
        <td class="fldnorm" colspan="8">RESERVED_7_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="8">RO</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:24]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_24</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[23:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RID_LIMIT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the highest value RID in the range associated with this Stream ID at the IDE Partner Port.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RID_LIMIT_S0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Highest value RID in the range associated with this Stream ID at the IDE Partner Port.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_7_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A395D246226E2827" class="boxed tabrb"><span class="regname">+<span class="addr">0x00002024</span> Register(32 bit) IDE_RID_ASSOS_REG2_0</span><br/>
      <span class="sdescdet">IDE RID Association Register 2 of Selective Stream 0.</span><br/>
      <span class="ldescdet">IDE RID Association Register 2 of Selective Stream 0.<br/><br/>                                                 Reset Domain: ide_cfg_caps_flr_rst or ide_cfg_caps_non_sticky_rst
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a12024</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="16">RID_BASE</td>
        <td class="fldnorm" colspan="7">RESERVED_7_1</td>
        <td class="fldnorm" colspan="1">RID_VALID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="16">RW</td>
        <td class="accno" colspan="7">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RID_BASE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the lowest value RID in the range associated with this Stream ID at the IDE Partner Port.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RID_BASE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Lowest value RID (16-bit) in the range associated with this Stream ID at the IDE Partner Port, default 0x0.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_7_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RID_VALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Set, indicates the RID Base and RID Limit fields have been programmed.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_RID_BASE_LIMIT_PROGRAMMED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">RID Base and RID Limit fields have not been programmed.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RID_BASE_LIMIT_PROGRAMMED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">RID Base and RID Limit fields have been programmed.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_039BFFF19715E370" class="boxed tabrb"><span class="regname">+<span class="addr">0x00002028</span> Register(32 bit) IDE_ADDR_ASSOS_REG1_0_0</span><br/>
      <span class="sdescdet">IDE Address Association Register 1 of Register Block 0 for Selective IDE Stream 0.</span><br/>
      <span class="ldescdet">IDE Address Association Register 1 of Register Block 0 for Selective IDE Stream 0.<br/><br/>                                                 Reset Domain: ide_cfg_caps_flr_rst or ide_cfg_caps_non_sticky_rst
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a12028</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="12">MEM_LIMIT_LOWER</td>
        <td class="fldnorm" colspan="12">MEM_BASE_LOWER</td>
        <td class="fldnorm" colspan="7">RESERVED_7_1</td>
        <td class="fldnorm" colspan="1">ASSOC_BLOCK_VALID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="7">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MEM_LIMIT_LOWER</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Lower Memory Limit. Corresponds to Address bits [31:20]. Address bits [19:0] are implicitly F_FFFFh.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">MEM_LIMIT_LOWER</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Lower Memory Limit (12-bit), corresponds to Address bits [31:20]. Address[19:0] bits are implicitly F_FFFFh.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[19:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MEM_BASE_LOWER</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Lower Memory Base. Corresponds to Address bits [31:20]. Address[19:0] bits are implicitly 0_0000h.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">MEM_BASE_LOWER</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Lower Memory Base (12-bit), corresponds to Address bits [31:20]. Address[19:0] bits are implicitly 0_0000h.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_7_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ASSOC_BLOCK_VALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When Set, indicates this IDE Stream Association Block is valid, that the address range defined by Memory Base and Memory Limit corresponding to a range of memory addresses assigned to the IDE Partner Port, and that all Transmitted Address Routed TLPs within this address range must be associated with this IDE Stream.<br/>Hardware behavior is undefined if overlapping address ranges are assigned for different IDE Streams.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_VALID_ASSOC_BLOCK</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">This IDE Stream Association Block is not valid.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">VAlID_ASSOC_BLOCK</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">This IDE Stream Association Block is valid.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4517B1DCB19DDD7C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000202c</span> Register(32 bit) IDE_ADDR_ASSOS_REG2_0_0</span><br/>
      <span class="sdescdet">IDE Address Association Register 2 of Register Block 0 for Selective IDE Stream 0.</span><br/>
      <span class="ldescdet">IDE Address Association Register 2 of Register Block 0 for Selective IDE Stream 0.<br/><br/>                                                 Reset Domain: ide_cfg_caps_flr_rst or ide_cfg_caps_non_sticky_rst
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a1202c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">MEM_LIMIT_UPPER</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MEM_LIMIT_UPPER</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Upper Memomry Limit. Corresponds to Address bits [63:32]</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">MEM_LIMIT_UPPER</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Upper Memory Limit (32-bit), corresponds to Address bits [63:32].<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_737601D739B7C70A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00002030</span> Register(32 bit) IDE_ADDR_ASSOS_REG3_0_0</span><br/>
      <span class="sdescdet">IDE Address Association Register 3 of Register Block 0 for Selective IDE Stream 0.</span><br/>
      <span class="ldescdet">IDE Address Association Register 3 of Register Block 0 for Selective IDE Stream 0.<br/><br/>                                                 Reset Domain: ide_cfg_caps_flr_rst or ide_cfg_caps_non_sticky_rst
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a12030</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">MEM_BASE_UPPER</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">MEM_BASE_UPPER</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Upper Memory Base. Corresponds to Address bits [63:32]</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">MEM_BASE_UPPER</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Upper Memory Base (32-bit), corresponds to Address bits [63:32].<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_hcfg_DWC_pcie_ide_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
