0.7
2020.2
Oct 19 2021
02:56:52
/home/agustin/Escritorio/Verification/Part 1/Section 6/IPC/IPC.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
/home/agustin/Escritorio/Verification/Part 1/Section 6/IPC/IPC.srcs/sim_1/new/tb10.sv,1690399667,systemVerilog,,,,$unit_tb10_sv;tb10,,uvm,,,,,,
/home/agustin/Escritorio/Verification/Part 1/Section 6/IPC/IPC.srcs/sim_1/new/tb11.sv,1690400185,systemVerilog,,,,$unit_tb11_sv;tb11,,uvm,,,,,,
/home/agustin/Escritorio/Verification/Part 1/Section 6/IPC/IPC.srcs/sim_1/new/tb12.sv,1690400682,systemVerilog,,,,$unit_tb12_sv;tb12,,uvm,,,,,,
/home/agustin/Escritorio/Verification/Part 1/Section 6/IPC/IPC.srcs/sim_1/new/tb2.sv,1690323463,systemVerilog,,/home/agustin/Escritorio/Verification/Part 1/Section 6/IPC/IPC.srcs/sim_1/new/tb3.sv,,tb2,,uvm,,,,,,
/home/agustin/Escritorio/Verification/Part 1/Section 6/IPC/IPC.srcs/sim_1/new/tb3.sv,1690324236,systemVerilog,,,,tb3,,uvm,,,,,,
/home/agustin/Escritorio/Verification/Part 1/Section 6/IPC/IPC.srcs/sim_1/new/tb4.sv,1690324787,systemVerilog,,,,tb4,,uvm,,,,,,
/home/agustin/Escritorio/Verification/Part 1/Section 6/IPC/IPC.srcs/sim_1/new/tb5.sv,1690327503,systemVerilog,,,,tb5,,uvm,,,,,,
/home/agustin/Escritorio/Verification/Part 1/Section 6/IPC/IPC.srcs/sim_1/new/tb6.sv,1690394716,systemVerilog,,,,$unit_tb6_sv;tb6,,uvm,,,,,,
/home/agustin/Escritorio/Verification/Part 1/Section 6/IPC/IPC.srcs/sim_1/new/tb7.sv,1690395720,systemVerilog,,,,$unit_tb7_sv;tb7,,uvm,,,,,,
/home/agustin/Escritorio/Verification/Part 1/Section 6/IPC/IPC.srcs/sim_1/new/tb9.sv,1690397693,systemVerilog,,,,$unit_tb9_sv;tb9,,uvm,,,,,,
