

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7c62de1d26a7fea160a1181332b97276bc435f13_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   64.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
9453a3bb84ead02589fac03dedadec91  /home/gpuser/Documents/gpgpu-sim_UVM_pcie5.0/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_pcie5.0/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_pcie5.0/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_mWMTkQ
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d5b, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_0yfeH5"
Running: cat _ptx_0yfeH5 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_i7uA3k
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_i7uA3k --output-file  /dev/null 2> _ptx_0yfeH5info"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_0yfeH5 _ptx2_i7uA3k _ptx_0yfeH5info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c0a, fat_cubin_handle = 1
Random number generator seed: 7
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
Input layer size : 18000
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 91318
gpu_sim_insn = 30888000
gpu_ipc =     338.2466
gpu_tot_sim_cycle = 313468
gpu_tot_sim_insn = 30888000
gpu_tot_ipc =      98.5364
gpu_tot_issued_cta = 1125
max_total_param_size = 0
gpu_stall_dramfull = 277
gpu_stall_icnt2sh    = 66668
partiton_reqs_in_parallel = 2008719
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9970
partiton_level_parallism_total  =       6.4081
partiton_reqs_in_parallel_util = 2008719
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 91318
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9970
partiton_level_parallism_util_total  =      21.9970
partiton_replys_in_parallel = 54758
partiton_replys_in_parallel_total    = 0
L2_BW  =      56.8364 GB/Sec
L2_BW_total  =      16.5573 GB/Sec
gpu_total_sim_rate=137892

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 642375
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0498
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 638886
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 642375
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1083, 854, 933, 856, 1011, 852, 941, 863, 899, 710, 771, 712, 838, 712, 782, 717, 900, 713, 775, 716, 843, 715, 781, 715, 901, 711, 776, 712, 841, 713, 782, 722, 901, 712, 777, 710, 843, 712, 779, 718, 903, 712, 779, 714, 844, 716, 784, 722, 903, 716, 779, 715, 843, 717, 782, 721, 900, 713, 775, 711, 840, 709, 782, 719, 
gpgpu_n_tot_thrd_icount = 39060000
gpgpu_n_tot_w_icount = 1220625
gpgpu_n_stall_shd_mem = 49879
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27562
gpgpu_n_mem_write_global = 27000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 306000
gpgpu_n_store_insn = 306000
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37009
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 7984
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54981	W0_Idle:148298	W0_Scoreboard:3855000	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220496 {8:27562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2087968 {40:13501,72:4499,136:9000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2200496 {40:12375,72:5624,136:9563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000 {8:27000,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 444 
maxdqlatency = 0 
maxmflatency = 34021 
averagemflatency = 3922 
max_icnt2mem_latency = 33682 
max_icnt2sh_latency = 313467 
mrq_lat_table:5313 	291 	674 	2277 	2029 	1783 	1635 	1682 	2011 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25693 	10415 	1613 	723 	2153 	5847 	5625 	608 	1913 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8242 	16121 	1306 	12 	9871 	765 	426 	1397 	731 	1902 	5839 	5625 	1624 	897 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5536 	13290 	7979 	778 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	11640 	15360 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	11 	3 	0 	7 	7 	4 	1 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       102       102        78        86        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        94       102        62        86        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        94        99        62        77        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:       102       102        82        54        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:       102       102        72       102        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:       102       102        78        86        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        94        94        70        70        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        94        94        86        86        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        85        85        70        86        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        85        85        70        62        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        85        85        70        70        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     39216     39868     37437     37529     38174     38174     37808     37808     30703     30701     30693     30695     16484     16433     24515     24515 
dram[1]:     39755     39815     37465     35232     38182     38182     37810     37807     30699     30703     30694     30700     16408     16404     24517     24506 
dram[2]:     39874     39881     35250     35323     38200     38201     37808     37808     30709     30704     30706     30695     16375     16386     24508     24509 
dram[3]:     39682     39484     35259     35531     38202     38202     37849     37818     30704     30707     30691     30703     16438     16382     24509     24519 
dram[4]:     39606     39688     35426     35158     38187     38179     37812     37853     30705     30704     30696     30692     16342     16352     24283     23770 
dram[5]:     39416     39434     35007     34992     38100     38100     37881     37858     30703     30705     30693     30693     16357     16340     22405     19861 
dram[6]:     39589     39370     35233     34840     38096     38149     37866     37869     30709     30705     30701     30702     16222     16249     19890     19892 
dram[7]:     39368     39526     34951     34831     38143     38085     37890     37889     30703     30703     30698     30696     16270     16255     24508     24509 
dram[8]:     39350     39138     35206     35177     38092     38084     37836     37835     30697     30704     30701     30703     16208     16120     24510     24506 
dram[9]:     39351     39200     35109     35139     38083     38083     37853     37863     30707     30703     30707     30708     16120     16097     24506     24508 
dram[10]:     39285     39315     35343     34984     38083     38085     37873     37873     30702     30703     30707     30707     16037     16511     24512     24513 
average row accesses per activate:
dram[0]: 41.857143 44.428570 32.333332 35.000000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.500000 12.500000  8.000000  8.000000  6.875000  6.875000 
dram[1]: 43.857143 43.142857 31.000000 32.333332 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  6.875000  9.166667 
dram[2]: 37.714287 39.571430 28.333334 32.166668 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  6.875000  6.875000 
dram[3]: 40.000000 41.142857 34.333332 28.666666 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  6.875000  6.875000 
dram[4]: 38.857143 38.857143 31.333334 39.000000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  8.000000  8.000000 
dram[5]: 41.142857 40.571430 33.666668 36.333332 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  8.000000  8.000000 
dram[6]: 40.000000 37.714287 31.000000 26.833334 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  8.000000  8.000000 
dram[7]: 37.714287 42.142857 30.833334 29.500000 16.000000 16.000000 12.750000 12.750000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  9.166667  9.000000 
dram[8]: 42.285713 38.714287 28.166666 32.166668 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  9.000000  9.000000 
dram[9]: 41.428570 39.142857 29.500000 28.166666 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  9.000000  9.000000 
dram[10]: 38.857143 42.285713 29.500000 29.500000 16.000000 16.000000 12.500000 12.500000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  9.000000  9.000000 
average row locality = 17695/944 = 18.744703
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        81        80        74        74        64        64        51        51        48        48        50        50        64        64        55        55 
dram[1]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[2]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[3]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        55        55 
dram[4]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        56        56 
dram[5]:        80        80        74        74        64        64        51        51        48        48        51        51        64        64        56        56 
dram[6]:        80        80        74        73        64        64        51        51        48        48        51        51        64        64        56        56 
dram[7]:        80        80        73        73        64        64        51        51        48        48        51        51        64        64        55        54 
dram[8]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
dram[9]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
dram[10]:        80        80        73        73        64        64        50        50        48        48        51        51        64        64        54        54 
total reads: 10697
bank skew: 81/48 = 1.69
chip skew: 976/968 = 1.01
number of total write accesses:
dram[0]:       212       231       120       136         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       227       222       112       120         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       184       197        96       119         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       200       208       132        98         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192       192       114       160         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       208       204       128       144         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       200       184       112        88         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       184       215       112       104         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       216       191        96       120         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       210       194       104        96         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       192       216       104       104         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 6998
min_bank_accesses = 0!
chip skew: 699/584 = 1.20
average mf latency per bank:
dram[0]:       7656      7239      7944      7500     21475     21440     14091     13390     16492     16562     14054     14105     14887     14945     26208     26260
dram[1]:       7296      7404      8303      7806     21397     21463     12957     13627     16505     16565     14093     14209     14854     15029     25821     26438
dram[2]:       8435      8077      8932      7904     21372     21557     13602     13831     16822     16921     14341     14229     14285     14259     26070     26186
dram[3]:       7951      7826      7441      8830     22003     21982     13350     13290     16466     16570     14149     14203     14089     14190     26065     25529
dram[4]:       8217      8063      8001      6557     21398     21455     13878     13626     16469     16565     14116     14636     14294     14279     25910     26012
dram[5]:       7649      7782      7546      7031     21415     21573     13776     13959     16479     16542     14459     14180     14293     14359     25918     25934
dram[6]:       7894      8484      8059      9269     21559     21489     13929     13370     16444     16540     14610     14488     14398     14455     25825     26073
dram[7]:       8476      7482      8053      8445     21412     21484     13559     13596     16447     16767     14599     14521     14581     14600     25575     26172
dram[8]:       7430      8131      8979      7945     21431     21484     13504     13759     16656     16553     14488     14518     14326     14435     26148     26115
dram[9]:       7609      8061      8832      9160     21445     21457     12929     12585     16449     16556     14438     14683     14364     14357     27770     27591
dram[10]:       8036      7313      8520      8577     21427     21468     13211     13151     16467     16901     14645     14694     14408     14523     28123     27943
maximum mf latency per bank:
dram[0]:      33883     33970     33292     33357     33206     33379     31180     31166     16261     16250     16001     16071     15855     15884     33935     33984
dram[1]:      33838     33956     33256     33333     33361     33410     31147     31162     16174     16239     15939     16021     15890     15948     33935     34014
dram[2]:      33830     33936     33271     33284     33326     33382     31161     31148     16200     16289     15962     16117     15868     15962     33920     33988
dram[3]:      33858     33956     33201     33254     33317     33385     31213     31144     16171     16272     16002     16066     15833     15969     33933     33969
dram[4]:      33862     33914     33173     33267     33343     33392     31231     31242     16162     16256     15996     16005     15874     15953     33922     33960
dram[5]:      33875     33973     33189     33306     33166     33223     31221     31099     16156     16220     15983     16054     15918     15944     33905     33963
dram[6]:      33892     34021     33219     33303     33163     33211     31215     31250     16157     16240     15954     16079     15838     15992     33915     33964
dram[7]:      33910     33970     33242     33296     33165     33223     31196     31244     16171     16251     15952     16085     15848     15919     33919     33967
dram[8]:      33927     33996     33225     33304     33175     33195     31138     31140     16143     16256     15990     16094     15860     15932     33924     33982
dram[9]:      33869     33927     33254     33342     33162     33200     31158     31177     16186     16237     15982     16082     15847     15954     33914     33984
dram[10]:      33814     33908     33276     33353     33193     33252     31178     31136     16173     16236     16028     16068     15869     15934     33946     33993
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169563 n_nop=164810 n_act=89 n_pre=73 n_req=1672 n_rd=3892 n_write=699 bw_util=0.05415
n_activity=12646 dram_eff=0.7261
bk0: 324a 166318i bk1: 320a 165569i bk2: 296a 166744i bk3: 296a 166432i bk4: 256a 167407i bk5: 256a 167108i bk6: 204a 167887i bk7: 204a 167556i bk8: 192a 168857i bk9: 192a 168530i bk10: 200a 168303i bk11: 200a 168045i bk12: 256a 168298i bk13: 256a 167923i bk14: 220a 167949i bk15: 220a 167599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26618
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169563 n_nop=164830 n_act=86 n_pre=70 n_req=1655 n_rd=3896 n_write=681 bw_util=0.05399
n_activity=12690 dram_eff=0.7214
bk0: 320a 166443i bk1: 320a 165705i bk2: 296a 166850i bk3: 296a 166415i bk4: 256a 167339i bk5: 256a 167020i bk6: 204a 167865i bk7: 204a 167566i bk8: 192a 168846i bk9: 192a 168507i bk10: 204a 168370i bk11: 204a 168086i bk12: 256a 168180i bk13: 256a 167836i bk14: 220a 167938i bk15: 220a 167564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25989
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169563 n_nop=164911 n_act=88 n_pre=72 n_req=1570 n_rd=3896 n_write=596 bw_util=0.05298
n_activity=12365 dram_eff=0.7266
bk0: 320a 166496i bk1: 320a 165830i bk2: 296a 166993i bk3: 296a 166526i bk4: 256a 167383i bk5: 256a 167034i bk6: 204a 167925i bk7: 204a 167629i bk8: 192a 168827i bk9: 192a 168439i bk10: 204a 168346i bk11: 204a 168069i bk12: 256a 168204i bk13: 256a 167877i bk14: 220a 167848i bk15: 220a 167523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24706
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169563 n_nop=164869 n_act=88 n_pre=72 n_req=1612 n_rd=3896 n_write=638 bw_util=0.05348
n_activity=12626 dram_eff=0.7182
bk0: 320a 166543i bk1: 320a 165857i bk2: 296a 166861i bk3: 296a 166399i bk4: 256a 167390i bk5: 256a 167105i bk6: 204a 167942i bk7: 204a 167739i bk8: 192a 168847i bk9: 192a 168492i bk10: 204a 168349i bk11: 204a 168104i bk12: 256a 168236i bk13: 256a 167854i bk14: 220a 167943i bk15: 220a 167551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2362
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169563 n_nop=164845 n_act=86 n_pre=70 n_req=1634 n_rd=3904 n_write=658 bw_util=0.05381
n_activity=12390 dram_eff=0.7364
bk0: 320a 166568i bk1: 320a 165867i bk2: 296a 166838i bk3: 296a 166292i bk4: 256a 167453i bk5: 256a 167073i bk6: 204a 167892i bk7: 204a 167728i bk8: 192a 168888i bk9: 192a 168472i bk10: 204a 168314i bk11: 204a 168058i bk12: 256a 168257i bk13: 256a 167930i bk14: 224a 167852i bk15: 224a 167435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.22503
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169563 n_nop=164819 n_act=86 n_pre=70 n_req=1660 n_rd=3904 n_write=684 bw_util=0.05412
n_activity=12528 dram_eff=0.7324
bk0: 320a 166251i bk1: 320a 165789i bk2: 296a 166706i bk3: 296a 166180i bk4: 256a 167444i bk5: 256a 167178i bk6: 204a 167981i bk7: 204a 167948i bk8: 192a 168901i bk9: 192a 168537i bk10: 204a 168384i bk11: 204a 168062i bk12: 256a 168269i bk13: 256a 167954i bk14: 224a 167875i bk15: 224a 167496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.27695
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169563 n_nop=164923 n_act=86 n_pre=70 n_req=1559 n_rd=3900 n_write=584 bw_util=0.05289
n_activity=12355 dram_eff=0.7259
bk0: 320a 166156i bk1: 320a 165903i bk2: 296a 166744i bk3: 292a 166459i bk4: 256a 167459i bk5: 256a 167090i bk6: 204a 167935i bk7: 204a 167646i bk8: 192a 168874i bk9: 192a 168516i bk10: 204a 168399i bk11: 204a 168138i bk12: 256a 168224i bk13: 256a 167865i bk14: 224a 167824i bk15: 224a 167456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26628
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169563 n_nop=164912 n_act=84 n_pre=68 n_req=1586 n_rd=3884 n_write=615 bw_util=0.05307
n_activity=12194 dram_eff=0.7379
bk0: 320a 166101i bk1: 320a 165656i bk2: 292a 166809i bk3: 292a 166353i bk4: 256a 167277i bk5: 256a 167026i bk6: 204a 167849i bk7: 204a 167558i bk8: 192a 168838i bk9: 192a 168476i bk10: 204a 168264i bk11: 204a 168000i bk12: 256a 168146i bk13: 256a 167867i bk14: 220a 167719i bk15: 216a 167466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.24075
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169563 n_nop=164916 n_act=84 n_pre=68 n_req=1591 n_rd=3872 n_write=623 bw_util=0.05302
n_activity=12153 dram_eff=0.7397
bk0: 320a 165944i bk1: 320a 165632i bk2: 292a 166830i bk3: 292a 166354i bk4: 256a 167420i bk5: 256a 167018i bk6: 200a 167837i bk7: 200a 167507i bk8: 192a 168862i bk9: 192a 168472i bk10: 204a 168330i bk11: 204a 168000i bk12: 256a 168221i bk13: 256a 167847i bk14: 216a 167770i bk15: 216a 167466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.26573
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169563 n_nop=164935 n_act=84 n_pre=68 n_req=1572 n_rd=3872 n_write=604 bw_util=0.05279
n_activity=12110 dram_eff=0.7392
bk0: 320a 166182i bk1: 320a 165627i bk2: 292a 166810i bk3: 292a 166309i bk4: 256a 167346i bk5: 256a 167030i bk6: 200a 167948i bk7: 200a 167613i bk8: 192a 168834i bk9: 192a 168439i bk10: 204a 168332i bk11: 204a 168033i bk12: 256a 168184i bk13: 256a 167858i bk14: 216a 167785i bk15: 216a 167452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.25998
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=169563 n_nop=164923 n_act=84 n_pre=68 n_req=1584 n_rd=3872 n_write=616 bw_util=0.05294
n_activity=12152 dram_eff=0.7386
bk0: 320a 166207i bk1: 320a 165678i bk2: 292a 166880i bk3: 292a 166373i bk4: 256a 167340i bk5: 256a 167036i bk6: 200a 167962i bk7: 200a 167594i bk8: 192a 168811i bk9: 192a 168480i bk10: 204a 168327i bk11: 204a 168054i bk12: 256a 168286i bk13: 256a 167784i bk14: 216a 167887i bk15: 216a 167558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.2636

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2505, Miss = 487, Miss_rate = 0.194, Pending_hits = 1062, Reservation_fails = 0
L2_cache_bank[1]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1099, Reservation_fails = 0
L2_cache_bank[2]: Access = 2493, Miss = 487, Miss_rate = 0.195, Pending_hits = 1036, Reservation_fails = 0
L2_cache_bank[3]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1057, Reservation_fails = 0
L2_cache_bank[4]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 973, Reservation_fails = 0
L2_cache_bank[5]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1034, Reservation_fails = 0
L2_cache_bank[6]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1026, Reservation_fails = 0
L2_cache_bank[7]: Access = 2494, Miss = 487, Miss_rate = 0.195, Pending_hits = 1001, Reservation_fails = 0
L2_cache_bank[8]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1064, Reservation_fails = 0
L2_cache_bank[9]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1094, Reservation_fails = 0
L2_cache_bank[10]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1050, Reservation_fails = 0
L2_cache_bank[11]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1073, Reservation_fails = 0
L2_cache_bank[12]: Access = 2516, Miss = 488, Miss_rate = 0.194, Pending_hits = 1062, Reservation_fails = 0
L2_cache_bank[13]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1014, Reservation_fails = 0
L2_cache_bank[14]: Access = 2470, Miss = 486, Miss_rate = 0.197, Pending_hits = 1003, Reservation_fails = 0
L2_cache_bank[15]: Access = 2461, Miss = 485, Miss_rate = 0.197, Pending_hits = 1010, Reservation_fails = 0
L2_cache_bank[16]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1010, Reservation_fails = 0
L2_cache_bank[17]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1019, Reservation_fails = 0
L2_cache_bank[18]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1038, Reservation_fails = 0
L2_cache_bank[19]: Access = 2457, Miss = 484, Miss_rate = 0.197, Pending_hits = 1003, Reservation_fails = 0
L2_cache_bank[20]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 982, Reservation_fails = 0
L2_cache_bank[21]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1006, Reservation_fails = 0
L2_total_cache_accesses = 54758
L2_total_cache_misses = 10697
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 22716
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16122
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6435
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27562
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=117361
icnt_total_pkts_simt_to_mem=113257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.6535
	minimum = 6
	maximum = 146
Network latency average = 14.7672
	minimum = 6
	maximum = 118
Slowest packet = 27
Flit latency average = 13.7966
	minimum = 6
	maximum = 117
Slowest flit = 153760
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0119929
	minimum = 0.0100693 (at node 11)
	maximum = 0.0138199 (at node 36)
Accepted packet rate average = 0.0119929
	minimum = 0.0100693 (at node 11)
	maximum = 0.0138199 (at node 36)
Injected flit rate average = 0.0252545
	minimum = 0.0207682 (at node 11)
	maximum = 0.0299012 (at node 37)
Accepted flit rate average= 0.0252545
	minimum = 0.0216552 (at node 11)
	maximum = 0.0284338 (at node 37)
Injected packet length average = 2.10579
Accepted packet length average = 2.10579
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6535 (1 samples)
	minimum = 6 (1 samples)
	maximum = 146 (1 samples)
Network latency average = 14.7672 (1 samples)
	minimum = 6 (1 samples)
	maximum = 118 (1 samples)
Flit latency average = 13.7966 (1 samples)
	minimum = 6 (1 samples)
	maximum = 117 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0119929 (1 samples)
	minimum = 0.0100693 (1 samples)
	maximum = 0.0138199 (1 samples)
Accepted packet rate average = 0.0119929 (1 samples)
	minimum = 0.0100693 (1 samples)
	maximum = 0.0138199 (1 samples)
Injected flit rate average = 0.0252545 (1 samples)
	minimum = 0.0207682 (1 samples)
	maximum = 0.0299012 (1 samples)
Accepted flit rate average = 0.0252545 (1 samples)
	minimum = 0.0216552 (1 samples)
	maximum = 0.0284338 (1 samples)
Injected packet size average = 2.10579 (1 samples)
Accepted packet size average = 2.10579 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 44 sec (224 sec)
gpgpu_simulation_rate = 137892 (inst/sec)
gpgpu_simulation_rate = 1399 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 187622
gpu_sim_insn = 15552352
gpu_ipc =      82.8919
gpu_tot_sim_cycle = 765406
gpu_tot_sim_insn = 46440352
gpu_tot_ipc =      60.6741
gpu_tot_issued_cta = 2250
max_total_param_size = 0
gpu_stall_dramfull = 93513
gpu_stall_icnt2sh    = 169149
partiton_reqs_in_parallel = 4034448
partiton_reqs_in_parallel_total    = 2008719
partiton_level_parallism =      21.5031
partiton_level_parallism_total  =       7.8954
partiton_reqs_in_parallel_util = 4034448
partiton_reqs_in_parallel_util_total    = 2008719
gpu_sim_cycle_parition_util = 187213
gpu_tot_sim_cycle_parition_util    = 91318
partiton_level_parallism_util =      21.5500
partiton_level_parallism_util_total  =      21.6966
partiton_replys_in_parallel = 127244
partiton_replys_in_parallel_total    = 54758
L2_BW  =      64.2819 GB/Sec
L2_BW_total  =      22.5382 GB/Sec
gpu_total_sim_rate=76256

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894386
	L1I_total_cache_misses = 6692
	L1I_total_cache_miss_rate = 0.0075
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61386
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 887694
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6692
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61386
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894386
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1384, 1156, 1232, 1156, 1311, 1149, 1240, 1162, 1198, 1009, 1070, 1015, 1137, 1015, 1081, 1021, 1199, 1014, 1072, 1016, 1144, 1014, 1081, 1014, 1199, 1010, 1074, 1013, 1140, 1014, 1081, 1022, 1197, 1008, 1073, 1007, 1139, 1009, 1076, 1015, 1200, 1010, 1075, 1013, 1142, 1013, 1081, 1021, 1201, 1016, 1077, 1013, 1141, 1016, 1078, 1020, 1195, 1012, 1071, 1011, 1135, 1008, 1078, 1021, 
gpgpu_n_tot_thrd_icount = 54612736
gpgpu_n_tot_w_icount = 1706648
gpgpu_n_stall_shd_mem = 2312814
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118691
gpgpu_n_mem_write_global = 63002
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322080
gpgpu_n_store_insn = 882032
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2592000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2126370
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 181558
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3521389	W0_Idle:284390	W0_Scoreboard:10270049	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185648	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1377000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 949528 {8:118691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5544176 {40:22503,72:13497,136:27002,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10778136 {40:41626,72:21371,136:55694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504016 {8:63002,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 930 
maxdqlatency = 0 
maxmflatency = 37194 
averagemflatency = 3305 
max_icnt2mem_latency = 36941 
max_icnt2sh_latency = 765405 
mrq_lat_table:14853 	679 	1168 	3149 	4465 	3860 	4305 	4707 	6207 	494 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	80458 	18163 	31779 	7240 	5078 	13512 	17648 	5923 	1920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	15643 	33399 	15109 	16291 	17039 	1440 	18014 	16268 	5366 	4905 	13590 	17248 	6786 	904 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50643 	42021 	22867 	3027 	161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	11640 	15360 	36002 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	51 	82 	74 	14 	22 	32 	14 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       102       102        78        86        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        94       102        62        86        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        94        99        62        77        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:       102       102        82        54        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:       102       102        72       102        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:       102       102        78        86        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        94        94        70        70        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        94        94        86        86        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        85        85        70        86        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        85        85        70        62        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        85        85        70        70        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     54403     54404     42384     42391     38174     38174     42607     42540     30703     30701     30693     30695     35626     35045     31633     32700 
dram[1]:     54423     54408     41316     41348     38182     38182     42543     43029     30699     30703     30694     30700     34555     35569     33929     33388 
dram[2]:     54897     54444     41735     41844     38200     38201     42577     43043     30709     30704     30706     30695     34282     32137     30572     31024 
dram[3]:     54445     54421     42493     43045     38202     38202     43044     43044     30704     30707     30691     30703     31650     35609     30603     31079 
dram[4]:     54907     54910     43066     41848     38187     38179     43039     43047     30705     30704     30696     30692     35606     35595     30590     30572 
dram[5]:     54902     54911     38775     42972     38100     38100     43048     43043     30703     30705     30693     30693     34451     33869     30226     30217 
dram[6]:     54921     54947     42453     42499     38096     38149     43044     43041     30709     31211     30701     30702     34444     32697     36288     36269 
dram[7]:     54438     54448     43018     37628     38143     38085     43041     43039     30703     30703     30698     30696     33365     33261     33924     33909 
dram[8]:     54447     54411     41892     42475     38092     38084     43043     43044     30697     30704     30701     30703     34434     34427     33917     33918 
dram[9]:     54411     54461     43074     43068     38083     38083     42614     42612     30707     30703     30707     30708     30930     35631     33915     36269 
dram[10]:     54461     54462     43006     43025     38083     38085     42612     42605     30702     30703     30707     30707     32676     35628     32813     32732 
average row accesses per activate:
dram[0]: 10.795455 11.418605  9.473684  8.904762  4.234043  4.627907  4.428571  4.043478  4.512821  4.512821  4.789474  4.044445  7.888889  7.888889  6.812500  6.812500 
dram[1]: 10.586957 10.062500  7.844444  8.348837  3.754717  3.754717  3.720000  3.875000  4.512821  4.631579  4.181818  3.755102  8.520000  8.520000  7.032258  7.266667 
dram[2]:  7.877193  9.808511  6.127273  7.346939  3.826923  4.061224  3.686275  3.647059  4.631579  4.190476  3.680000  3.833333  8.520000  8.520000  6.606061  6.411765 
dram[3]: 10.288889  9.791667  8.244445  7.883721  4.145833  4.234043  3.795918  3.576923  4.631579  4.512821  4.204545  4.111111  8.192307  8.520000  5.891892  6.411765 
dram[4]:  8.444445  7.879310  7.395833  7.236363  3.826923  3.754717  4.043478  3.957447  4.190476  4.631579  3.914894  4.380952  7.344828  8.192307  7.821429  7.821429 
dram[5]:  7.833333  8.980769  6.618182  6.803571  3.754717  3.980000  3.795918  3.875000  4.292683  4.512821  4.159091  4.575000  7.344828  6.656250  7.300000  6.441176 
dram[6]:  8.574074  8.980000  6.711538  6.729167  4.522727  4.326087  3.957447  4.227273  4.631579  5.333333  4.717949  4.945946  6.870968  6.870968  7.064516  7.064516 
dram[7]:  8.980000  9.734694  7.382979  6.780000  4.145833  3.826923  4.227273  4.404762  4.512821  5.176471  4.815790  4.066667  6.870968  7.607143  5.945946  7.064516 
dram[8]: 10.148936  9.120000  6.509804  7.244898  4.081633  4.347826  4.000000  3.833333  5.333333  4.888889  4.255814  4.066667  6.967742  8.307693  7.517241  7.032258 
dram[9]:  9.653061 10.177778  7.533333  7.217391  4.000000  3.921569  4.279070  3.833333  4.888889  4.190476  4.066667  4.066667  7.200000  9.000000  6.812500  7.448276 
dram[10]:  9.702127 11.925000  7.104167  7.727273  3.636364  3.921569  3.680000  4.088889  4.190476  4.512821  3.893617  3.812500  7.448276  8.000000  6.967742  7.714286 
average row locality = 43887/7379 = 5.947554
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       209       208       194       194       160       160       147       147       144       144       146       146       174       174       183       183 
dram[1]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       183       183 
dram[2]:       208       208       194       194       160       160       148       147       144       144       147       147       174       174       183       183 
dram[3]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       183       183 
dram[4]:       208       208       194       194       160       160       147       147       144       144       147       147       174       174       184       184 
dram[5]:       208       208       192       192       160       160       147       147       144       144       147       147       174       174       184       184 
dram[6]:       208       208       192       191       160       160       147       147       144       144       147       147       174       174       184       184 
dram[7]:       208       208       191       191       160       160       147       147       144       144       147       147       174       174       184       183 
dram[8]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       183       183 
dram[9]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       183       182 
dram[10]:       208       208       191       191       160       160       146       146       144       144       147       147       176       176       182       182 
total reads: 29831
bank skew: 209/144 = 1.45
chip skew: 2716/2708 = 1.00
number of total write accesses:
dram[0]:       266       283       166       180        39        39        39        39        32        32        36        36        39        39        35        35 
dram[1]:       279       275       159       165        39        39        39        39        32        32        37        37        39        39        35        35 
dram[2]:       241       253       143       166        39        39        40        39        32        32        37        37        39        39        35        35 
dram[3]:       255       262       177       145        39        39        39        39        32        32        38        38        39        39        35        35 
dram[4]:       248       249       161       204        39        39        39        39        32        32        37        37        39        39        35        35 
dram[5]:       262       259       172       189        39        39        39        39        32        32        36        36        39        39        35        35 
dram[6]:       255       241       157       132        39        39        39        39        32        32        37        36        39        39        35        35 
dram[7]:       241       269       156       148        39        39        39        38        32        32        36        36        39        39        36        36 
dram[8]:       269       248       141       164        40        40        38        38        32        32        36        36        40        40        35        35 
dram[9]:       265       250       148       141        40        40        38        38        32        32        36        36        40        40        35        34 
dram[10]:       248       269       150       149        40        40        38        38        32        32        36        36        40        40        34        34 
total reads: 14056
bank skew: 283/32 = 8.84
chip skew: 1335/1226 = 1.09
average mf latency per bank:
dram[0]:       9798      9481     10040      9616     14049     13979     12897     12673     12482     12554     12333     12148     19392     19586     20121     20162
dram[1]:       9518      9601     10229      9975     14011     14116     12474     12742     12548     12692     12376     12599     19533     19259     19885     20159
dram[2]:      10645     10141     11097     10054     14922     14282    126119     12960     13357     12661     13409     12798     20627     19264     20979     20222
dram[3]:      10033      9922      9612     10452     14417     14344     12641     12566     12495     12470     12511     12593     19210     19363     20210     19981
dram[4]:      10178     10069      9924      8960     14069     14095     12650     12529     12339     12571     12649     12624     19106     19037     19847     19900
dram[5]:       9853     10043      9604      9034     14106     14160     12445     12542     12446     12369     12586     12303     18954     18960     19933     19935
dram[6]:      10089     10370      9756     10487     14097     13990     12529     12416     12353     12524     12771     12953     19108     18992     19774     19853
dram[7]:      10318      9660      9879     10207     13983     13963     12531     12680     12513     12586     12940     12975     18872     18992     19604     19694
dram[8]:       9622     10066     10454      9795     14024     13922     12496     12664     12462     12380     12983     12940     18864     18965     19769     19828
dram[9]:       9700     10035     10194     10568     13984     13956     12485     12374     12467     12673     12711     12841     19092     19097     20187     20306
dram[10]:      10017      9563     10205     10252     14150     14296     12546     12640     12633     12669     13037     13072     18915     18994     20418     20353
maximum mf latency per bank:
dram[0]:      33883     33970     33292     33357     33206     33379     31180     31166     16261     16250     30871     30854     31502     31499     33935     33984
dram[1]:      33838     33956     33256     33333     33361     33410     31147     31162     16174     16239     30668     30638     31155     31085     33935     34014
dram[2]:      33830     33936     33271     33284     33326     33382     31161     31148     16314     16289     30841     30863     31545     31463     33920     33988
dram[3]:      33858     33956     37071     37073     33317     33385     31213     31144     16171     16272     30852     30850     31514     31454     33933     33969
dram[4]:      33862     33914     37069     37194     33343     33392     31231     31242     16162     16256     30854     30855     31527     30897     33922     33960
dram[5]:      33875     33973     37073     33306     33166     33223     31221     31099     16156     16220     30871     30861     31484     30930     33905     33963
dram[6]:      33892     34021     33219     33303     33163     33211     31215     31250     16157     16240     30875     30889     31498     30889     33915     33964
dram[7]:      33910     33970     37081     33296     33165     33223     31196     31244     16171     16251     31508     31504     31397     31382     33919     33967
dram[8]:      33927     33996     33225     33304     33175     33195     31138     31140     16143     16256     31297     31302     31253     30652     33924     33982
dram[9]:      33869     33927     33254     33342     33162     33200     31158     31177     16264     16237     31278     31259     31157     30979     33914     33984
dram[10]:      33814     33908     33276     33353     33193     33252     31178     31136     16233     16236     31540     31542     31434     31396     33946     33993
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=517948 n_nop=502619 n_act=625 n_pre=609 n_req=4048 n_rd=10852 n_write=3243 bw_util=0.05443
n_activity=38332 dram_eff=0.7354
bk0: 836a 507820i bk1: 832a 506977i bk2: 776a 508349i bk3: 776a 507554i bk4: 640a 510374i bk5: 640a 509499i bk6: 588a 510648i bk7: 588a 509727i bk8: 576a 512397i bk9: 576a 511708i bk10: 584a 511754i bk11: 584a 510484i bk12: 696a 511192i bk13: 696a 509836i bk14: 732a 509504i bk15: 732a 508514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32405
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=517948 n_nop=502537 n_act=667 n_pre=651 n_req=4034 n_rd=10856 n_write=3237 bw_util=0.05442
n_activity=39086 dram_eff=0.7211
bk0: 832a 508129i bk1: 832a 506605i bk2: 776a 508715i bk3: 776a 508139i bk4: 640a 510522i bk5: 640a 509989i bk6: 588a 510001i bk7: 588a 509279i bk8: 576a 512097i bk9: 576a 510996i bk10: 588a 510352i bk11: 588a 508998i bk12: 696a 510569i bk13: 696a 509462i bk14: 732a 508452i bk15: 732a 507699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31714
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=517948 n_nop=502496 n_act=706 n_pre=690 n_req=3961 n_rd=10860 n_write=3196 bw_util=0.05428
n_activity=45020 dram_eff=0.6244
bk0: 832a 508210i bk1: 832a 507310i bk2: 776a 508630i bk3: 776a 507932i bk4: 640a 510794i bk5: 640a 510161i bk6: 592a 510616i bk7: 588a 509679i bk8: 576a 513048i bk9: 576a 511579i bk10: 588a 511329i bk11: 588a 510895i bk12: 696a 511115i bk13: 696a 510262i bk14: 732a 509144i bk15: 732a 508228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.29088
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=517948 n_nop=502560 n_act=665 n_pre=649 n_req=3997 n_rd=10856 n_write=3218 bw_util=0.05435
n_activity=38719 dram_eff=0.727
bk0: 832a 508206i bk1: 832a 506717i bk2: 776a 508209i bk3: 776a 507061i bk4: 640a 510553i bk5: 640a 509470i bk6: 588a 510295i bk7: 588a 509318i bk8: 576a 512253i bk9: 576a 511295i bk10: 588a 510969i bk11: 588a 510136i bk12: 696a 510855i bk13: 696a 509902i bk14: 732a 509276i bk15: 732a 508119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31575
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=517948 n_nop=502472 n_act=693 n_pre=677 n_req=4020 n_rd=10864 n_write=3242 bw_util=0.05447
n_activity=38162 dram_eff=0.7393
bk0: 832a 507670i bk1: 832a 506105i bk2: 776a 507266i bk3: 776a 506192i bk4: 640a 510213i bk5: 640a 509225i bk6: 588a 509755i bk7: 588a 509181i bk8: 576a 512537i bk9: 576a 511078i bk10: 588a 511186i bk11: 588a 510460i bk12: 696a 510710i bk13: 696a 510284i bk14: 736a 509454i bk15: 736a 508715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30282
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=517948 n_nop=502456 n_act=712 n_pre=696 n_req=4034 n_rd=10848 n_write=3236 bw_util=0.05438
n_activity=38667 dram_eff=0.7285
bk0: 832a 507343i bk1: 832a 506597i bk2: 768a 507244i bk3: 768a 507039i bk4: 640a 509960i bk5: 640a 509486i bk6: 588a 509842i bk7: 588a 509671i bk8: 576a 511893i bk9: 576a 511206i bk10: 588a 511807i bk11: 588a 510688i bk12: 696a 511101i bk13: 696a 510286i bk14: 736a 509072i bk15: 736a 507977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31582
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=517948 n_nop=502656 n_act=656 n_pre=640 n_req=3937 n_rd=10844 n_write=3152 bw_util=0.05404
n_activity=38347 dram_eff=0.73
bk0: 832a 507711i bk1: 832a 506524i bk2: 768a 507694i bk3: 764a 506920i bk4: 640a 510563i bk5: 640a 509516i bk6: 588a 509991i bk7: 588a 509167i bk8: 576a 511907i bk9: 576a 511425i bk10: 588a 511220i bk11: 588a 510501i bk12: 696a 510363i bk13: 696a 509817i bk14: 736a 508681i bk15: 736a 508065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32225
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=517948 n_nop=502623 n_act=665 n_pre=649 n_req=3964 n_rd=10836 n_write=3175 bw_util=0.0541
n_activity=38311 dram_eff=0.7314
bk0: 832a 507345i bk1: 832a 506426i bk2: 764a 507626i bk3: 764a 507050i bk4: 640a 510342i bk5: 640a 509563i bk6: 588a 510601i bk7: 588a 509948i bk8: 576a 512133i bk9: 576a 511307i bk10: 588a 509789i bk11: 588a 508849i bk12: 696a 510711i bk13: 696a 509969i bk14: 736a 507940i bk15: 732a 508502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31438
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=517948 n_nop=502617 n_act=660 n_pre=644 n_req=3974 n_rd=10840 n_write=3187 bw_util=0.05416
n_activity=38040 dram_eff=0.7375
bk0: 832a 507166i bk1: 832a 506256i bk2: 764a 508674i bk3: 764a 507640i bk4: 640a 510989i bk5: 640a 510074i bk6: 584a 509626i bk7: 584a 508755i bk8: 576a 512141i bk9: 576a 510993i bk10: 588a 509653i bk11: 588a 508801i bk12: 704a 510348i bk13: 704a 510183i bk14: 732a 509571i bk15: 732a 508332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32486
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=517948 n_nop=502640 n_act=660 n_pre=644 n_req=3954 n_rd=10836 n_write=3168 bw_util=0.05407
n_activity=38391 dram_eff=0.7295
bk0: 832a 507460i bk1: 832a 506316i bk2: 764a 508754i bk3: 764a 507855i bk4: 640a 510730i bk5: 640a 510020i bk6: 584a 510052i bk7: 584a 509287i bk8: 576a 511704i bk9: 576a 510665i bk10: 588a 509705i bk11: 588a 508787i bk12: 704a 510488i bk13: 704a 510023i bk14: 732a 508766i bk15: 728a 508052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.31452
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=517948 n_nop=502614 n_act=671 n_pre=655 n_req=3964 n_rd=10832 n_write=3176 bw_util=0.05409
n_activity=38118 dram_eff=0.735
bk0: 832a 507241i bk1: 832a 506930i bk2: 764a 508397i bk3: 764a 507651i bk4: 640a 510007i bk5: 640a 509173i bk6: 584a 510135i bk7: 584a 509734i bk8: 576a 512360i bk9: 576a 511442i bk10: 588a 510221i bk11: 588a 509330i bk12: 704a 510738i bk13: 704a 509887i bk14: 728a 509274i bk15: 728a 508858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.30836

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7450, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1604, Reservation_fails = 0
L2_cache_bank[1]: Access = 7419, Miss = 1356, Miss_rate = 0.183, Pending_hits = 1634, Reservation_fails = 0
L2_cache_bank[2]: Access = 7470, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1566, Reservation_fails = 0
L2_cache_bank[3]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1591, Reservation_fails = 0
L2_cache_bank[4]: Access = 25477, Miss = 1358, Miss_rate = 0.053, Pending_hits = 1635, Reservation_fails = 0
L2_cache_bank[5]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1578, Reservation_fails = 0
L2_cache_bank[6]: Access = 7475, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1572, Reservation_fails = 0
L2_cache_bank[7]: Access = 7473, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1551, Reservation_fails = 0
L2_cache_bank[8]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1602, Reservation_fails = 0
L2_cache_bank[9]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1641, Reservation_fails = 0
L2_cache_bank[10]: Access = 7493, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1594, Reservation_fails = 0
L2_cache_bank[11]: Access = 7493, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1620, Reservation_fails = 0
L2_cache_bank[12]: Access = 7485, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1604, Reservation_fails = 0
L2_cache_bank[13]: Access = 7472, Miss = 1355, Miss_rate = 0.181, Pending_hits = 1557, Reservation_fails = 0
L2_cache_bank[14]: Access = 7451, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1578, Reservation_fails = 0
L2_cache_bank[15]: Access = 7424, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1593, Reservation_fails = 0
L2_cache_bank[16]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1582, Reservation_fails = 0
L2_cache_bank[17]: Access = 7405, Miss = 1355, Miss_rate = 0.183, Pending_hits = 1581, Reservation_fails = 0
L2_cache_bank[18]: Access = 7427, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1591, Reservation_fails = 0
L2_cache_bank[19]: Access = 7402, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1561, Reservation_fails = 0
L2_cache_bank[20]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1536, Reservation_fails = 0
L2_cache_bank[21]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1554, Reservation_fails = 0
L2_total_cache_accesses = 182002
L2_total_cache_misses = 29831
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 34925
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61171
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56004
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6435
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 199
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118691
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.055
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=490326
icnt_total_pkts_simt_to_mem=339507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 212.478
	minimum = 6
	maximum = 5480
Network latency average = 120.78
	minimum = 6
	maximum = 3045
Slowest packet = 109974
Flit latency average = 77.5636
	minimum = 6
	maximum = 3045
Slowest flit = 231188
Fragmentation average = 0.108987
	minimum = 0
	maximum = 947
Injected packet rate average = 0.0135639
	minimum = 0.011438 (at node 9)
	maximum = 0.0612431 (at node 32)
Accepted packet rate average = 0.0135639
	minimum = 0.011438 (at node 9)
	maximum = 0.0612431 (at node 32)
Injected flit rate average = 0.0319375
	minimum = 0.0203176 (at node 9)
	maximum = 0.274186 (at node 32)
Accepted flit rate average= 0.0319375
	minimum = 0.0251678 (at node 29)
	maximum = 0.0732407 (at node 32)
Injected packet length average = 2.35459
Accepted packet length average = 2.35459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 116.566 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2813 (2 samples)
Network latency average = 67.7736 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1581.5 (2 samples)
Flit latency average = 45.6801 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1581 (2 samples)
Fragmentation average = 0.0544937 (2 samples)
	minimum = 0 (2 samples)
	maximum = 473.5 (2 samples)
Injected packet rate average = 0.0127784 (2 samples)
	minimum = 0.0107536 (2 samples)
	maximum = 0.0375315 (2 samples)
Accepted packet rate average = 0.0127784 (2 samples)
	minimum = 0.0107536 (2 samples)
	maximum = 0.0375315 (2 samples)
Injected flit rate average = 0.028596 (2 samples)
	minimum = 0.0205429 (2 samples)
	maximum = 0.152043 (2 samples)
Accepted flit rate average = 0.028596 (2 samples)
	minimum = 0.0234115 (2 samples)
	maximum = 0.0508372 (2 samples)
Injected packet size average = 2.23784 (2 samples)
Accepted packet size average = 2.23784 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 9 sec (609 sec)
gpgpu_simulation_rate = 76256 (inst/sec)
gpgpu_simulation_rate = 1256 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 6520 Tlb_hit: 4341 Tlb_miss: 2179 Tlb_hit_rate: 0.665798
Shader1: Tlb_access: 6654 Tlb_hit: 4436 Tlb_miss: 2218 Tlb_hit_rate: 0.666667
Shader2: Tlb_access: 6300 Tlb_hit: 4143 Tlb_miss: 2157 Tlb_hit_rate: 0.657619
Shader3: Tlb_access: 6286 Tlb_hit: 4175 Tlb_miss: 2111 Tlb_hit_rate: 0.664174
Shader4: Tlb_access: 6410 Tlb_hit: 4189 Tlb_miss: 2221 Tlb_hit_rate: 0.653510
Shader5: Tlb_access: 6236 Tlb_hit: 4173 Tlb_miss: 2063 Tlb_hit_rate: 0.669179
Shader6: Tlb_access: 6338 Tlb_hit: 4143 Tlb_miss: 2195 Tlb_hit_rate: 0.653676
Shader7: Tlb_access: 6460 Tlb_hit: 4229 Tlb_miss: 2231 Tlb_hit_rate: 0.654644
Shader8: Tlb_access: 6318 Tlb_hit: 4163 Tlb_miss: 2155 Tlb_hit_rate: 0.658911
Shader9: Tlb_access: 6274 Tlb_hit: 4110 Tlb_miss: 2164 Tlb_hit_rate: 0.655084
Shader10: Tlb_access: 6577 Tlb_hit: 4307 Tlb_miss: 2270 Tlb_hit_rate: 0.654858
Shader11: Tlb_access: 6581 Tlb_hit: 4388 Tlb_miss: 2193 Tlb_hit_rate: 0.666768
Shader12: Tlb_access: 6355 Tlb_hit: 4200 Tlb_miss: 2155 Tlb_hit_rate: 0.660897
Shader13: Tlb_access: 6378 Tlb_hit: 4175 Tlb_miss: 2203 Tlb_hit_rate: 0.654594
Shader14: Tlb_access: 6583 Tlb_hit: 4394 Tlb_miss: 2189 Tlb_hit_rate: 0.667477
Shader15: Tlb_access: 6561 Tlb_hit: 4317 Tlb_miss: 2244 Tlb_hit_rate: 0.657979
Shader16: Tlb_access: 6542 Tlb_hit: 4332 Tlb_miss: 2210 Tlb_hit_rate: 0.662183
Shader17: Tlb_access: 6674 Tlb_hit: 4468 Tlb_miss: 2206 Tlb_hit_rate: 0.669464
Shader18: Tlb_access: 6414 Tlb_hit: 4222 Tlb_miss: 2192 Tlb_hit_rate: 0.658248
Shader19: Tlb_access: 6608 Tlb_hit: 4384 Tlb_miss: 2224 Tlb_hit_rate: 0.663438
Shader20: Tlb_access: 6352 Tlb_hit: 4215 Tlb_miss: 2137 Tlb_hit_rate: 0.663571
Shader21: Tlb_access: 6565 Tlb_hit: 4408 Tlb_miss: 2157 Tlb_hit_rate: 0.671439
Shader22: Tlb_access: 6574 Tlb_hit: 4346 Tlb_miss: 2228 Tlb_hit_rate: 0.661089
Shader23: Tlb_access: 6448 Tlb_hit: 4274 Tlb_miss: 2174 Tlb_hit_rate: 0.662841
Shader24: Tlb_access: 6699 Tlb_hit: 4469 Tlb_miss: 2230 Tlb_hit_rate: 0.667114
Shader25: Tlb_access: 6721 Tlb_hit: 4479 Tlb_miss: 2242 Tlb_hit_rate: 0.666419
Shader26: Tlb_access: 6484 Tlb_hit: 4335 Tlb_miss: 2149 Tlb_hit_rate: 0.668569
Shader27: Tlb_access: 6781 Tlb_hit: 4562 Tlb_miss: 2219 Tlb_hit_rate: 0.672762
Tlb_tot_access: 181693 Tlb_tot_hit: 120377, Tlb_tot_miss: 61316, Tlb_tot_hit_rate: 0.662530
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 170 Tlb_invalidate: 151 Tlb_evict: 0 Tlb_page_evict: 151
Shader1: Tlb_validate: 181 Tlb_invalidate: 162 Tlb_evict: 0 Tlb_page_evict: 162
Shader2: Tlb_validate: 177 Tlb_invalidate: 158 Tlb_evict: 0 Tlb_page_evict: 158
Shader3: Tlb_validate: 183 Tlb_invalidate: 164 Tlb_evict: 0 Tlb_page_evict: 164
Shader4: Tlb_validate: 184 Tlb_invalidate: 165 Tlb_evict: 0 Tlb_page_evict: 165
Shader5: Tlb_validate: 175 Tlb_invalidate: 156 Tlb_evict: 0 Tlb_page_evict: 156
Shader6: Tlb_validate: 182 Tlb_invalidate: 163 Tlb_evict: 0 Tlb_page_evict: 163
Shader7: Tlb_validate: 183 Tlb_invalidate: 164 Tlb_evict: 0 Tlb_page_evict: 164
Shader8: Tlb_validate: 170 Tlb_invalidate: 151 Tlb_evict: 0 Tlb_page_evict: 151
Shader9: Tlb_validate: 176 Tlb_invalidate: 157 Tlb_evict: 0 Tlb_page_evict: 157
Shader10: Tlb_validate: 184 Tlb_invalidate: 165 Tlb_evict: 0 Tlb_page_evict: 165
Shader11: Tlb_validate: 187 Tlb_invalidate: 168 Tlb_evict: 0 Tlb_page_evict: 168
Shader12: Tlb_validate: 176 Tlb_invalidate: 157 Tlb_evict: 0 Tlb_page_evict: 157
Shader13: Tlb_validate: 187 Tlb_invalidate: 168 Tlb_evict: 0 Tlb_page_evict: 168
Shader14: Tlb_validate: 185 Tlb_invalidate: 166 Tlb_evict: 0 Tlb_page_evict: 166
Shader15: Tlb_validate: 181 Tlb_invalidate: 162 Tlb_evict: 0 Tlb_page_evict: 162
Shader16: Tlb_validate: 181 Tlb_invalidate: 162 Tlb_evict: 0 Tlb_page_evict: 162
Shader17: Tlb_validate: 186 Tlb_invalidate: 167 Tlb_evict: 0 Tlb_page_evict: 167
Shader18: Tlb_validate: 178 Tlb_invalidate: 159 Tlb_evict: 0 Tlb_page_evict: 159
Shader19: Tlb_validate: 188 Tlb_invalidate: 169 Tlb_evict: 0 Tlb_page_evict: 169
Shader20: Tlb_validate: 178 Tlb_invalidate: 159 Tlb_evict: 0 Tlb_page_evict: 159
Shader21: Tlb_validate: 188 Tlb_invalidate: 169 Tlb_evict: 0 Tlb_page_evict: 169
Shader22: Tlb_validate: 191 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader23: Tlb_validate: 188 Tlb_invalidate: 169 Tlb_evict: 0 Tlb_page_evict: 169
Shader24: Tlb_validate: 181 Tlb_invalidate: 162 Tlb_evict: 0 Tlb_page_evict: 162
Shader25: Tlb_validate: 183 Tlb_invalidate: 164 Tlb_evict: 0 Tlb_page_evict: 164
Shader26: Tlb_validate: 183 Tlb_invalidate: 164 Tlb_evict: 0 Tlb_page_evict: 164
Shader27: Tlb_validate: 187 Tlb_invalidate: 168 Tlb_evict: 0 Tlb_page_evict: 168
Tlb_tot_valiate: 5093 Tlb_invalidate: 4561, Tlb_tot_evict: 0, Tlb_tot_evict page: 4561
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2179 Page_hit: 600 Page_miss: 1579 Page_hit_rate: 0.275356 Page_fault: 0 Page_pending: 1578
Shader1: Page_table_access:2218 Page_hit: 568 Page_miss: 1650 Page_hit_rate: 0.256087 Page_fault: 1 Page_pending: 1648
Shader2: Page_table_access:2157 Page_hit: 586 Page_miss: 1571 Page_hit_rate: 0.271674 Page_fault: 1 Page_pending: 1569
Shader3: Page_table_access:2111 Page_hit: 569 Page_miss: 1542 Page_hit_rate: 0.269540 Page_fault: 0 Page_pending: 1542
Shader4: Page_table_access:2221 Page_hit: 590 Page_miss: 1631 Page_hit_rate: 0.265646 Page_fault: 1 Page_pending: 1629
Shader5: Page_table_access:2063 Page_hit: 519 Page_miss: 1544 Page_hit_rate: 0.251575 Page_fault: 0 Page_pending: 1544
Shader6: Page_table_access:2195 Page_hit: 587 Page_miss: 1608 Page_hit_rate: 0.267426 Page_fault: 1 Page_pending: 1606
Shader7: Page_table_access:2231 Page_hit: 556 Page_miss: 1675 Page_hit_rate: 0.249216 Page_fault: 1 Page_pending: 1675
Shader8: Page_table_access:2155 Page_hit: 567 Page_miss: 1588 Page_hit_rate: 0.263109 Page_fault: 0 Page_pending: 1588
Shader9: Page_table_access:2164 Page_hit: 541 Page_miss: 1623 Page_hit_rate: 0.250000 Page_fault: 0 Page_pending: 1623
Shader10: Page_table_access:2270 Page_hit: 519 Page_miss: 1751 Page_hit_rate: 0.228634 Page_fault: 0 Page_pending: 1751
Shader11: Page_table_access:2193 Page_hit: 555 Page_miss: 1638 Page_hit_rate: 0.253078 Page_fault: 2 Page_pending: 1636
Shader12: Page_table_access:2155 Page_hit: 514 Page_miss: 1641 Page_hit_rate: 0.238515 Page_fault: 0 Page_pending: 1640
Shader13: Page_table_access:2203 Page_hit: 593 Page_miss: 1610 Page_hit_rate: 0.269178 Page_fault: 0 Page_pending: 1610
Shader14: Page_table_access:2189 Page_hit: 611 Page_miss: 1578 Page_hit_rate: 0.279123 Page_fault: 4 Page_pending: 1576
Shader15: Page_table_access:2244 Page_hit: 571 Page_miss: 1673 Page_hit_rate: 0.254456 Page_fault: 1 Page_pending: 1671
Shader16: Page_table_access:2210 Page_hit: 600 Page_miss: 1610 Page_hit_rate: 0.271493 Page_fault: 0 Page_pending: 1610
Shader17: Page_table_access:2206 Page_hit: 574 Page_miss: 1632 Page_hit_rate: 0.260199 Page_fault: 1 Page_pending: 1630
Shader18: Page_table_access:2192 Page_hit: 583 Page_miss: 1609 Page_hit_rate: 0.265967 Page_fault: 0 Page_pending: 1609
Shader19: Page_table_access:2224 Page_hit: 607 Page_miss: 1617 Page_hit_rate: 0.272932 Page_fault: 1 Page_pending: 1617
Shader20: Page_table_access:2137 Page_hit: 644 Page_miss: 1493 Page_hit_rate: 0.301357 Page_fault: 1 Page_pending: 1492
Shader21: Page_table_access:2157 Page_hit: 589 Page_miss: 1568 Page_hit_rate: 0.273064 Page_fault: 0 Page_pending: 1567
Shader22: Page_table_access:2228 Page_hit: 611 Page_miss: 1617 Page_hit_rate: 0.274237 Page_fault: 1 Page_pending: 1617
Shader23: Page_table_access:2174 Page_hit: 562 Page_miss: 1612 Page_hit_rate: 0.258510 Page_fault: 1 Page_pending: 1612
Shader24: Page_table_access:2230 Page_hit: 531 Page_miss: 1699 Page_hit_rate: 0.238117 Page_fault: 0 Page_pending: 1699
Shader25: Page_table_access:2242 Page_hit: 583 Page_miss: 1659 Page_hit_rate: 0.260036 Page_fault: 3 Page_pending: 1659
Shader26: Page_table_access:2149 Page_hit: 521 Page_miss: 1628 Page_hit_rate: 0.242438 Page_fault: 1 Page_pending: 1626
Shader27: Page_table_access:2219 Page_hit: 596 Page_miss: 1623 Page_hit_rate: 0.268589 Page_fault: 4 Page_pending: 1620
Page_talbe_tot_access: 61316 Page_tot_hit: 16047, Page_tot_miss 45269, Page_tot_hit_rate: 0.261710 Page_tot_fault: 25 Page_tot_pending: 45244
Total_memory_access_page_fault: 25, Average_latency 471742.406250
========================================Page threshing statistics==============================
Page_validate: 1616 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.682618
[0-25]: 0.049856, [26-50]: 0.034688, [51-75]: 0.915456, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   313468 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(61.659691)
F:   223063----T:   223714 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   223714----T:   225774 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(1.390952)
F:   225774----T:   226727 	 St: c0070000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(0.643484)
F:   226727----T:   228330 	 St: c0075000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(1.082377)
F:   228330----T:   228981 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   228981----T:   231041 	 St: c0081000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(1.390952)
F:   231041----T:   231812 	 St: c0090000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.520594)
F:   231812----T:   235501 	 St: c0093000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(2.490885)
F:   235501----T:   236152 	 St: c06a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   236152----T:   238212 	 St: c06a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(1.390952)
F:   238212----T:   238983 	 St: c00b0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.520594)
F:   238983----T:   246428 	 St: c00b3000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(5.027009)
F:   250365----T:   251016 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   251016----T:   266225 	 St: c00f1000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(10.269413)
F:   274836----T:   275487 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   275487----T:   277547 	 St: c0011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(1.390952)
F:   277547----T:   278198 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   278198----T:   308470 	 St: c0171000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(20.440243)
F:   310459----T:   311110 	 St: c06b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   311110----T:   313170 	 St: c06b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(1.390952)
F:   313468----T:   314119 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   313468----T:   315528 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(1.390952)
F:   316179----T:   316830 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   316179----T:   318239 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(1.390952)
F:   318890----T:   319541 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   318890----T:   322813 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(2.648886)
F:   323464----T:   324115 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   323464----T:   331144 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(5.185685)
F:   331795----T:   332446 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   331795----T:   347004 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(10.269413)
F:   347655----T:   348306 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   347655----T:   354983 	 St: 0 Sz: 245760 	 Sm: 0 	 T: device_sync(4.948008)
F:   577784----T:   765406 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(126.686020)
F:   578560----T:   579211 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   579211----T:   581271 	 St: c0041000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(1.390952)
F:   587642----T:   588595 	 St: c0480000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(0.643484)
F:   588595----T:   590198 	 St: c0485000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(1.082377)
F:   590198----T:   591055 	 St: c0490000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.578663)
F:   591055----T:   592771 	 St: c0494000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(1.158677)
F:   592771----T:   593471 	 St: c04a0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.472654)
F:   593471----T:   597277 	 St: c04a2000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(2.569885)
F:   597277----T:   598048 	 St: c0270000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.520594)
F:   598048----T:   598699 	 St: c0273000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   598699----T:   599350 	 St: c0274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   599350----T:   600953 	 St: c0275000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(1.082377)
F:   600953----T:   601604 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   601604----T:   603664 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(1.390952)
F:   603664----T:   604315 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   604315----T:   608238 	 St: c0291000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(2.648886)
F:   608238----T:   608889 	 St: c04c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   608889----T:   616569 	 St: c04c1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(5.185685)
F:   616569----T:   617220 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   617220----T:   624900 	 St: c02b1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(5.185685)
F:   635576----T:   636347 	 St: c0500000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.520594)
F:   636347----T:   651320 	 St: c0503000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(10.110061)
F:   651320----T:   652020 	 St: c02f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.472654)
F:   652020----T:   667111 	 St: c02f2000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(10.189736)
F:   695166----T:   695817 	 St: c0580000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   695817----T:   726089 	 St: c0581000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(20.440243)
F:   726089----T:   726740 	 St: c0370000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.439568)
F:   726740----T:   757012 	 St: c0371000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(20.440243)
F:   765406----T:   766057 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   765406----T:   767466 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(1.390952)
F:   768117----T:   768768 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   768117----T:   770177 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(1.390952)
F:   770828----T:   771479 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   770828----T:   774751 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(2.648886)
F:   775402----T:   776053 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   775402----T:   783082 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(5.185685)
F:   783733----T:   784384 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   783733----T:   798942 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(10.269413)
F:   799593----T:   800244 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   799593----T:   829865 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(20.440243)
F:   830516----T:   831167 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   830516----T:   832576 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(1.390952)
F:   833227----T:   833878 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   833227----T:   835287 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(1.390952)
F:   835938----T:   836589 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   835938----T:   839861 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(2.648886)
F:   840512----T:   841163 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.439568)
F:   840512----T:   843267 	 St: 0 Sz: 86016 	 Sm: 0 	 T: device_sync(1.860230)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 278940(cycle), 188.345718(us)
Tot_kernel_exec_time_and_fault_time: 1945065(cycle), 1313.345703(us)
Tot_memcpy_h2d_time: 208920(cycle), 141.066849(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 208920(cycle), 141.066849(us)
Tot_devicesync_time: 120678(cycle), 81.484131(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 120678(cycle), 81.484131(us)
GPGPU-Sim: *** exit detected ***
