# Loading project testeControlUnit
# reading /opt/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project testePrintModule
# Compile of printModuleTest.v failed with 2 errors.
# Compile of printModule.v was successful.
# 2 compiles, 1 failed with 2 errors.
# Compile of printModuleTest.v failed with 3 errors.
# Compile of printModule.v was successful.
# 2 compiles, 1 failed with 3 errors.
# Compile of printModuleTest.v failed with 1 errors.
# Compile of printModule.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of printModuleTest.v was successful.
# Compile of printModule.v was successful.
# 2 compiles, 0 failed with no errors.
# Load canceled
# reading /opt/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project testePrintModule
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.printModule work.printModuleTest -t ns
# vsim work.printModule work.printModuleTest -t ns 
# Start time: 12:30:39 on Mar 27,2020
# Loading work.printModule
# Loading work.printModuleTest
add wave -position insertpoint sim:/printModule/*
force -freeze sim:/printModule/clk 1 0, 0 {5 ns} -r 10
force -freeze sim:/printModule/clk_pixel 1 0, 0 {20 ns} -r 40
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000101000
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000000100
# //////////////////////////////////
# entradas: 000000100101110000000000100xxxxx | 1 | 101110000 | 000000100
# //////////////////////////////////
# entradas: 000000100101110000000000100xxxxx | 1 | 101110000 | 000000100
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.printModule
# Loading work.printModuleTest
force -freeze sim:/printModule/clk 1 0, 0 {5 ns} -r 10
noforce sim:/printModule/clk_pixel
force -freeze sim:/printModule/clk_pixel 1 0, 0 {20 ns} -r 40
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(48)
#    Time: 210 ns  Iteration: 1  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 48
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.printModule
# Loading work.printModuleTest
force -freeze sim:/printModule/clk 1 0, 0 {5 ns} -r 10
force -freeze sim:/printModule/clk_pixel 1 0, 0 {20 ns} -r 40
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# //////////////////////////////////
# saídas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# saídas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# saídas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# saídas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# saídas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# saídas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(48)
#    Time: 210 ns  Iteration: 1  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 48
add wave -position insertpoint sim:/printModuleTest/*
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.printModule
# Loading work.printModuleTest
force -freeze sim:/printModule/clk 1 0, 0 {5 ns} -r 10
force -freeze sim:/printModule/clk_pixel 1 0, 0 {20 ns} -r 40
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# //////////////////////////////////
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(48)
#    Time: 210 ns  Iteration: 1  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 48
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.printModule
# Loading work.printModuleTest
force -freeze sim:/printModule/clk 1 0, 0 {5 ns} -r 10
force -freeze sim:/printModule/clk_pixel 1 0, 0 {20 ns} -r 40
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000101000
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000000100
# //////////////////////////////////
# entradas: 000000100101110000000000100xxxxx | 1 | 101110000 | 000000100
# //////////////////////////////////
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(48)
#    Time: 210 ns  Iteration: 1  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 48
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.printModule
# Loading work.printModuleTest
force -freeze sim:/printModule/clk 1 0, 0 {5 ns} -r 10
force -freeze sim:/printModule/clk_pixel 1 0, 0 {20 ns} -r 40
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 0 | 000000000 | 000000000
# //////////////////////////////////
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000101000
# //////////////////////////////////
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000
# //////////////////////////////////
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000
# //////////////////////////////////
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000
# //////////////////////////////////
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000000100
# //////////////////////////////////
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# entradas: 000000100101110000000000100xxxxx | 1 | 101110000 | 000000100
# //////////////////////////////////
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(47)
#    Time: 210 ns  Iteration: 1  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 47
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.printModule
# Loading work.printModuleTest
force -freeze sim:/printModule/clk 1 0, 0 {5 ns} -r 10
force -freeze sim:/printModule/clk_pixel 1 0, 0 {20 ns} -r 40
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 0 | 000000000 | 000000000
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000101000
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000000100
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 000000100101110000000000100xxxxx | 1 | 101110000 | 000000100
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(47)
#    Time: 210 ns  Iteration: 1  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 47
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.printModule
# Loading work.printModuleTest
force -freeze sim:/printModule/clk 1 0, 0 {5 ns} -r 10
noforce sim:/printModule/clk_pixel
force -freeze sim:/printModule/clk_pixel 1 0, 0 {20 ns} -r 40
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 0 | 000000000 | 000000000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 000000100101110000000000100xxxxx | 1 | 101110000 | 000000100 | 1
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(47)
#    Time: 210 ns  Iteration: 1  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 47
add wave -position insertpoint sim:/printModuleTest/*
# Compile of printModule.v was successful.
# Compile of printModuleTest.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.printModule
# Loading work.printModuleTest
force -freeze sim:/printModule/clk 1 0, 0 {5 ns} -r 10
force -freeze sim:/printModule/clk_pixel 1 0, 0 {20 ns} -r 40
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 0 | 000000000 | 000000000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 00000000000000000000000000000001 | 1 | 101110000 | 000101000 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | 1 | 101110000 | 000000100 | 1
# saidas: xxxxxxxxxxxxxxxxx | 0 | xxxxxxxxxxxxxxxxxx 
# //////////////////////////////////
# entradas: 000000100101110000000000100xxxxx | 1 | 101110000 | 000000100 | 1
# ** Note: $stop    : /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v(47)
#    Time: 150 ns  Iteration: 1  Instance: /printModuleTest
# Break in Module printModuleTest at /home/gabriel/Documents/ConsoleFPGA/testes/printModuleTest/printModuleTest.v line 47
# End time: 13:01:46 on Mar 27,2020, Elapsed time: 0:31:07
# Errors: 0, Warnings: 9
