{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711129608335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711129608335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 13:46:48 2024 " "Processing started: Fri Mar 22 13:46:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711129608335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711129608335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711129608350 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1711129609052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom1-SYN " "Found design unit 1: lpm_rom1-SYN" {  } { { "lpm_rom1.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/lpm_rom1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609631 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom1 " "Found entity 1: lpm_rom1" {  } { { "lpm_rom1.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/lpm_rom1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129609631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_ram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram2-SYN " "Found design unit 1: lpm_ram2-SYN" {  } { { "lpm_ram2.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/lpm_ram2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609662 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram2 " "Found entity 1: lpm_ram2" {  } { { "lpm_ram2.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/lpm_ram2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129609662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DispController-behave " "Found design unit 1: DispController-behave" {  } { { "DispController.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/DispController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609677 ""} { "Info" "ISGN_ENTITY_NAME" "1 DispController " "Found entity 1: DispController" {  } { { "DispController.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/DispController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129609677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-struct " "Found design unit 1: dataMemory-struct" {  } { { "dataMemory.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609708 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129609708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-rtl " "Found design unit 1: registerFile-rtl" {  } { { "registerFile.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609740 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129609740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitFullAdder-rtl " "Found design unit 1: oneBitFullAdder-rtl" {  } { { "OneBitFullAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609755 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder " "Found entity 1: oneBitFullAdder" {  } { { "OneBitFullAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129609755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "OneBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609786 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "OneBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129609786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "endFF_2.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609818 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "endFF_2.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129609818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609833 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129609833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbitRegister-rtl " "Found design unit 1: eightbitRegister-rtl" {  } { { "eightBitRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609874 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129609874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitDecoder-struct " "Found design unit 1: eightBitDecoder-struct" {  } { { "eightBitDecoder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609891 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitDecoder " "Found entity 1: eightBitDecoder" {  } { { "eightBitDecoder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129609891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-rtl " "Found design unit 1: eightBitComparator-rtl" {  } { { "eightBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609922 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129609922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitALU-struct " "Found design unit 1: eightBitALU-struct" {  } { { "eightBitALU.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609938 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitALU " "Found entity 1: eightBitALU" {  } { { "eightBitALU.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129609938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-struct " "Found design unit 1: eightBitAdder-struct" {  } { { "eightBitAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609969 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129609969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129609969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit8x3mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit8x3mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit8x3MUX-struct " "Found design unit 1: eightBit8x3MUX-struct" {  } { { "eightBit8x3MUX.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129610000 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit8x3MUX " "Found entity 1: eightBit8x3MUX" {  } { { "eightBit8x3MUX.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129610000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129610000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit2x1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit2x1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit2x1MUX-struct " "Found design unit 1: eightBit2x1MUX-struct" {  } { { "eightBit2x1MUX.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129610016 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit2x1MUX " "Found entity 1: eightBit2x1MUX" {  } { { "eightBit2x1MUX.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129610016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129610016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnitALU-struct " "Found design unit 1: controlUnitALU-struct" {  } { { "controlUnitALU.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129610047 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnitALU " "Found entity 1: controlUnitALU" {  } { { "controlUnitALU.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129610047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129610047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-struct " "Found design unit 1: controlUnit-struct" {  } { { "controlUnit.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129610075 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129610075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129610075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleProcessor-rtl " "Found design unit 1: singleCycleProcessor-rtl" {  } { { "SingleCycleProcessor.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129610107 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProcessor " "Found entity 1: singleCycleProcessor" {  } { { "SingleCycleProcessor.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129610107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129610107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-struct " "Found design unit 1: instructionMemory-struct" {  } { { "instructionMemory.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129610122 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129610122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129610122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv-a " "Found design unit 1: clockDiv-a" {  } { { "clockDiv.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129610154 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "clockDiv.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129610154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129610154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv2-rtl " "Found design unit 1: clockDiv2-rtl" {  } { { "clockDiv2.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129610185 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv2 " "Found entity 1: clockDiv2" {  } { { "clockDiv2.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129610185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129610185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_singleCycleProcessor-testbench " "Found design unit 1: tb_singleCycleProcessor-testbench" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129610216 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_singleCycleProcessor " "Found entity 1: tb_singleCycleProcessor" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129610216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129610216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleProcessor " "Elaborating entity \"SingleCycleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711129611203 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCCout SingleCycleProcessor.vhd(176) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(176): object \"int_PCCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1711129611203 "|SingleCycleProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCBranchCout SingleCycleProcessor.vhd(180) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(180): object \"int_PCBranchCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1711129611203 "|SingleCycleProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispController DispController:displayOutput " "Elaborating entity \"DispController\" for hierarchy \"DispController:displayOutput\"" {  } { { "SingleCycleProcessor.vhd" "displayOutput" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611289 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "swap DispController.vhd(80) " "VHDL Process Statement warning at DispController.vhd(80): signal \"swap\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DispController.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/DispController.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1711129611304 "|SingleCycleProcessor|DispController:displayOutput"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bin1 DispController.vhd(81) " "VHDL Process Statement warning at DispController.vhd(81): signal \"bin1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DispController.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/DispController.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1711129611304 "|SingleCycleProcessor|DispController:displayOutput"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bin2 DispController.vhd(82) " "VHDL Process Statement warning at DispController.vhd(82): signal \"bin2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DispController.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/DispController.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1711129611304 "|SingleCycleProcessor|DispController:displayOutput"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex1 DispController.vhd(91) " "VHDL Process Statement warning at DispController.vhd(91): signal \"hex1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DispController.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/DispController.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1711129611304 "|SingleCycleProcessor|DispController:displayOutput"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex2 DispController.vhd(92) " "VHDL Process Statement warning at DispController.vhd(92): signal \"hex2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DispController.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/DispController.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1711129611304 "|SingleCycleProcessor|DispController:displayOutput"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex3 DispController.vhd(93) " "VHDL Process Statement warning at DispController.vhd(93): signal \"hex3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DispController.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/DispController.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1711129611304 "|SingleCycleProcessor|DispController:displayOutput"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex4 DispController.vhd(94) " "VHDL Process Statement warning at DispController.vhd(94): signal \"hex4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DispController.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/DispController.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1711129611304 "|SingleCycleProcessor|DispController:displayOutput"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex5 DispController.vhd(95) " "VHDL Process Statement warning at DispController.vhd(95): signal \"hex5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DispController.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/DispController.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1711129611304 "|SingleCycleProcessor|DispController:displayOutput"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex6 DispController.vhd(96) " "VHDL Process Statement warning at DispController.vhd(96): signal \"hex6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DispController.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/DispController.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1711129611304 "|SingleCycleProcessor|DispController:displayOutput"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex7 DispController.vhd(97) " "VHDL Process Statement warning at DispController.vhd(97): signal \"hex7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DispController.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/DispController.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1711129611304 "|SingleCycleProcessor|DispController:displayOutput"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex8 DispController.vhd(98) " "VHDL Process Statement warning at DispController.vhd(98): signal \"hex8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DispController.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/DispController.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1711129611304 "|SingleCycleProcessor|DispController:displayOutput"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit8x3MUX eightBit8x3MUX:ioMUX " "Elaborating entity \"eightBit8x3MUX\" for hierarchy \"eightBit8x3MUX:ioMUX\"" {  } { { "SingleCycleProcessor.vhd" "ioMUX" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister eightBitRegister:PC " "Elaborating entity \"eightBitRegister\" for hierarchy \"eightBitRegister:PC\"" {  } { { "SingleCycleProcessor.vhd" "PC" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 eightBitRegister:PC\|enARdFF_2:bit7 " "Elaborating entity \"enARdFF_2\" for hierarchy \"eightBitRegister:PC\|enARdFF_2:bit7\"" {  } { { "eightBitRegister.vhd" "bit7" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder eightBitAdder:PCAdder " "Elaborating entity \"eightBitAdder\" for hierarchy \"eightBitAdder:PCAdder\"" {  } { { "SingleCycleProcessor.vhd" "PCAdder" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullAdder eightBitAdder:PCAdder\|oneBitFullAdder:adder7 " "Elaborating entity \"oneBitFullAdder\" for hierarchy \"eightBitAdder:PCAdder\|oneBitFullAdder:adder7\"" {  } { { "eightBitAdder.vhd" "adder7" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom1 lpm_rom1:instructionMem " "Elaborating entity \"lpm_rom1\" for hierarchy \"lpm_rom1:instructionMem\"" {  } { { "SingleCycleProcessor.vhd" "instructionMem" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom1:instructionMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom1:instructionMem\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom1.vhd" "altsyncram_component" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/lpm_rom1.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom1:instructionMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lpm_rom1:instructionMem\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom1.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/lpm_rom1.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711129611757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom1:instructionMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"lpm_rom1:instructionMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instruction.mif " "Parameter \"init_file\" = \"instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611757 ""}  } { { "lpm_rom1.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/lpm_rom1.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711129611757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fr91 " "Found entity 1: altsyncram_fr91" {  } { { "db/altsyncram_fr91.tdf" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/db/altsyncram_fr91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129611851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129611851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fr91 lpm_rom1:instructionMem\|altsyncram:altsyncram_component\|altsyncram_fr91:auto_generated " "Elaborating entity \"altsyncram_fr91\" for hierarchy \"lpm_rom1:instructionMem\|altsyncram:altsyncram_component\|altsyncram_fr91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit2x1MUX eightBit2x1MUX:branchSelect " "Elaborating entity \"eightBit2x1MUX\" for hierarchy \"eightBit2x1MUX:branchSelect\"" {  } { { "SingleCycleProcessor.vhd" "branchSelect" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129611976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registers " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registers\"" {  } { { "SingleCycleProcessor.vhd" "registers" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129612007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitDecoder registerFile:registers\|eightBitDecoder:decoder " "Elaborating entity \"eightBitDecoder\" for hierarchy \"registerFile:registers\|eightBitDecoder:decoder\"" {  } { { "registerFile.vhd" "decoder" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129612023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "SingleCycleProcessor.vhd" "control" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129612720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnitALU controlUnitALU:controlUnitALUunit " "Elaborating entity \"controlUnitALU\" for hierarchy \"controlUnitALU:controlUnitALUunit\"" {  } { { "SingleCycleProcessor.vhd" "controlUnitALUunit" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129612736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitALU eightBitALU:alu " "Elaborating entity \"eightBitALU\" for hierarchy \"eightBitALU:alu\"" {  } { { "SingleCycleProcessor.vhd" "alu" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129612751 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_cout eightBitALU.vhd(36) " "Verilog HDL or VHDL warning at eightBitALU.vhd(36): object \"int_cout\" assigned a value but never read" {  } { { "eightBitALU.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1711129612751 "|SingleCycleProcessor|eightBitALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComparator eightBitALU:alu\|eightBitComparator:comparator " "Elaborating entity \"eightBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\"" {  } { { "eightBitALU.vhd" "comparator" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129612950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7 " "Elaborating entity \"oneBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7\"" {  } { { "eightBitComparator.vhd" "comp7" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129612966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram2 lpm_ram2:dataMem " "Elaborating entity \"lpm_ram2\" for hierarchy \"lpm_ram2:dataMem\"" {  } { { "SingleCycleProcessor.vhd" "dataMem" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram2:dataMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram2:dataMem\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram2.vhd" "altsyncram_component" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/lpm_ram2.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram2:dataMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lpm_ram2:dataMem\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram2.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/lpm_ram2.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram2:dataMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"lpm_ram2:dataMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.mif " "Parameter \"init_file\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613133 ""}  } { { "lpm_ram2.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/lpm_ram2.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711129613133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_map1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_map1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_map1 " "Found entity 1: altsyncram_map1" {  } { { "db/altsyncram_map1.tdf" "" { Text "X:/School/Year 5/Computer Systems Design/My Labs/Lab 2/Single Cycle Processor/db/altsyncram_map1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711129613226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711129613226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_map1 lpm_ram2:dataMem\|altsyncram:altsyncram_component\|altsyncram_map1:auto_generated " "Elaborating entity \"altsyncram_map1\" for hierarchy \"lpm_ram2:dataMem\|altsyncram:altsyncram_component\|altsyncram_map1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711129613242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711129614740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 13:46:54 2024 " "Processing ended: Fri Mar 22 13:46:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711129614740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711129614740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711129614740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711129614740 ""}
