DSCH 3.5
VERSION 5/18/2022 10:18:48 PM
BB(-130,-165,245,75)
SYM  #AccumulatorA
BB(-10,-15,30,75)
TITLE 0 -22  #AccumulatorA
MODEL 6000
PROP                                                                                                                                    
REC(-5,-10,30,80,r)
VIS 5
PIN(-10,65,0.000,0.000)A[0]
PIN(-10,55,0.000,0.000)A[1]
PIN(-10,45,0.000,0.000)A[2]
PIN(-10,35,0.000,0.000)A[3]
PIN(-10,5,0.000,0.000)LatchA
PIN(-10,-5,0.000,0.000)MainClock
PIN(-10,25,0.000,0.000)ClearA
PIN(-10,15,0.000,0.000)EnableA
PIN(30,65,0.010,0.008)AluA0
PIN(30,55,0.010,0.008)AluA1
PIN(30,45,0.010,0.008)AluA2
PIN(30,35,0.010,0.008)AluA3
PIN(30,25,0.010,0.002)B0
PIN(30,15,0.010,0.002)B1
PIN(30,5,0.010,0.002)B2
PIN(30,-5,0.010,0.000)B3
LIG(-10,65,-5,65)
LIG(-10,55,-5,55)
LIG(-10,45,-5,45)
LIG(-10,35,-5,35)
LIG(-10,5,-5,5)
LIG(-10,-5,-5,-5)
LIG(-10,25,-5,25)
LIG(-10,15,-5,15)
LIG(25,65,30,65)
LIG(25,55,30,55)
LIG(25,45,30,45)
LIG(25,35,30,35)
LIG(25,25,30,25)
LIG(25,15,30,15)
LIG(25,5,30,5)
LIG(25,-5,30,-5)
LIG(-5,-10,-5,70)
LIG(-5,-10,25,-10)
LIG(25,-10,25,70)
LIG(25,70,-5,70)
VLG module AccumulatorA( A[0],A[1],A[2],A[3],LatchA,MainClock,ClearA,EnableA,
VLG AluA0,AluA1,AluA2,AluA3,B0,B1,B2,B3);
VLG input A[0],A[1],A[2],A[3],LatchA,MainClock,ClearA,EnableA;
VLG output AluA0,AluA1,AluA2,AluA3,B0,B1,B2,B3;
VLG wire w8,w9,w11,w14,w16,w18,w23,;
VLG dreg #(4) dreg_1(AluA0,w11,A[0],w8,w9);
VLG not #(3) inv_2(w8,ClearA);
VLG and #(5) and2_3(w9,MainClock,LatchA);
VLG dreg #(4) dreg_4(AluA3,w14,A[3],w8,w9);
VLG dreg #(4) dreg_5(AluA2,w16,A[2],w8,w9);
VLG dreg #(4) dreg_6(AluA1,w18,A[1],w8,w9);
VLG notif1 #(1) notif1_7(B0,w11,EnableA);
VLG notif1 #(1) notif1_8(B1,w18,EnableA);
VLG notif1 #(1) notif1_9(B2,w16,EnableA);
VLG notif1 #(1) notif1_10(w23,w14,EnableA);
VLG endmodule
FSYM
SYM  #kbd
BB(-70,30,-20,70)
TITLE -70 72  #A
MODEL 85
PROP                                                                                                                                    
REC(-70,30,40,40,r)
VIS 4
PIN(-20,65,0.000,0.000)A[0]
PIN(-20,55,0.000,0.000)A[1]
PIN(-20,45,0.000,0.000)A[2]
PIN(-20,35,0.000,0.000)A[3]
LIG(-30,30,-30,70)
LIG(-70,30,-30,30)
LIG(-70,30,-70,70)
LIG(-36,35,-36,38)
LIG(-70,50,-30,50)
LIG(-50,30,-50,70)
LIG(-60,70,-60,30)
LIG(-70,40,-30,40)
LIG(-40,30,-40,70)
LIG(-70,60,-30,60)
LIG(-30,65,-20,65)
LIG(-20,55,-30,55)
LIG(-30,45,-20,45)
LIG(-20,35,-30,35)
LIG(-66,68,-66,62)
LIG(-66,62,-64,62)
LIG(-64,62,-64,68)
LIG(-64,68,-66,68)
LIG(-54,68,-54,62)
LIG(-46,62,-44,62)
LIG(-44,62,-44,64)
LIG(-44,64,-46,64)
LIG(-46,64,-46,68)
LIG(-46,68,-44,68)
LIG(-36,68,-34,68)
LIG(-34,62,-36,62)
LIG(-34,62,-34,68)
LIG(-36,64,-34,64)
LIG(-66,52,-66,56)
LIG(-66,56,-64,56)
LIG(-64,52,-64,58)
LIG(-54,52,-56,52)
LIG(-56,52,-56,54)
LIG(-56,54,-54,54)
LIG(-54,54,-54,58)
LIG(-54,58,-56,58)
LIG(-46,52,-46,58)
LIG(-46,58,-44,58)
LIG(-44,58,-44,54)
LIG(-44,54,-46,54)
LIG(-36,52,-34,52)
LIG(-34,52,-34,58)
LIG(-66,42,-66,48)
LIG(-66,42,-64,42)
LIG(-64,42,-64,48)
LIG(-64,48,-66,48)
LIG(-66,44,-64,44)
LIG(-36,35,-34,35)
LIG(-70,70,-30,70)
LIG(-56,42,-54,42)
LIG(-36,32,-36,35)
LIG(-47,38,-47,35)
LIG(-47,32,-44,32)
LIG(-56,32,-56,38)
LIG(-67,38,-67,32)
LIG(-67,32,-64,32)
LIG(-37,42,-34,42)
LIG(-34,42,-33,43)
LIG(-33,43,-34,44)
LIG(-37,44,-34,44)
LIG(-37,48,-37,44)
LIG(-56,44,-54,44)
LIG(-67,38,-64,38)
LIG(-56,42,-56,44)
LIG(-54,44,-54,48)
LIG(-54,42,-54,44)
LIG(-54,48,-56,48)
LIG(-47,38,-44,38)
LIG(-47,48,-45,42)
LIG(-45,42,-43,48)
LIG(-37,44,-37,42)
LIG(-34,44,-33,45)
LIG(-36,32,-33,32)
LIG(-33,45,-33,47)
LIG(-47,46,-43,46)
LIG(-53,37,-54,38)
LIG(-33,47,-34,48)
LIG(-47,35,-47,32)
LIG(-47,35,-45,35)
LIG(-53,33,-53,37)
LIG(-54,32,-53,33)
LIG(-57,38,-56,38)
LIG(-57,32,-56,32)
LIG(-37,48,-34,48)
LIG(-56,32,-54,32)
LIG(-56,38,-54,38)
FSYM
SYM  #digit
BB(70,-55,95,-20)
TITLE 70 -23  #A
MODEL 89
PROP                                                                                                                                    
REC(75,-50,15,21,r)
VIS 4
PIN(75,-20,0.000,0.000)A[3]
PIN(80,-20,0.000,0.000)A[2]
PIN(85,-20,0.000,0.000)A[1]
PIN(90,-20,0.000,0.000)A[0]
LIG(70,-55,70,-25)
LIG(95,-55,70,-55)
LIG(95,-25,95,-55)
LIG(70,-25,95,-25)
LIG(75,-25,75,-20)
LIG(80,-25,80,-20)
LIG(85,-25,85,-20)
LIG(90,-25,90,-20)
FSYM
SYM  #button
BB(106,-129,115,-121)
TITLE 110 -125  #EnableAlu
MODEL 59
PROP                                                                                                                                    
REC(107,-128,6,6,r)
VIS 1
PIN(115,-125,0.000,0.000)EnableAlu
LIG(114,-125,115,-125)
LIG(106,-121,106,-129)
LIG(114,-121,106,-121)
LIG(114,-129,114,-121)
LIG(106,-129,114,-129)
LIG(107,-122,107,-128)
LIG(113,-122,107,-122)
LIG(113,-128,113,-122)
LIG(107,-128,113,-128)
FSYM
SYM  #ArithmeticUnit
BB(145,-135,185,-25)
TITLE 155 -142  #ArithmeticUnit
MODEL 6000
PROP                                                                                                                                   
REC(150,-130,30,100,r)
VIS 5
PIN(145,-115,0.000,0.000)B3
PIN(145,-75,0.000,0.000)AddSub
PIN(145,-125,0.000,0.000)EnableAlu
PIN(145,-35,0.000,0.000)A0
PIN(145,-45,0.000,0.000)A1
PIN(145,-55,0.000,0.000)A2
PIN(145,-65,0.000,0.000)A3
PIN(145,-85,0.000,0.000)B0
PIN(145,-95,0.000,0.000)B1
PIN(145,-105,0.000,0.000)B2
PIN(185,-125,0.010,0.004)IB_Alu[3]
PIN(185,-115,0.010,0.004)IB_Alu[2]
PIN(185,-105,0.010,0.004)IB_Alu[1]
PIN(185,-95,0.010,0.004)IB_Alu[0]
PIN(185,-85,0.005,0.004)Carry
LIG(145,-115,150,-115)
LIG(145,-75,150,-75)
LIG(145,-125,150,-125)
LIG(145,-35,150,-35)
LIG(145,-45,150,-45)
LIG(145,-55,150,-55)
LIG(145,-65,150,-65)
LIG(145,-85,150,-85)
LIG(145,-95,150,-95)
LIG(145,-105,150,-105)
LIG(180,-125,185,-125)
LIG(180,-115,185,-115)
LIG(180,-105,185,-105)
LIG(180,-95,185,-95)
LIG(180,-85,185,-85)
LIG(150,-130,150,-30)
LIG(150,-130,180,-130)
LIG(180,-130,180,-30)
LIG(180,-30,150,-30)
VLG module ArithmeticUnit( B3,AddSub,EnableAlu,A0,A1,A2,A3,B0,
VLG B1,B2,IB_Alu[3],IB_Alu[2],IB_Alu[1],IB_Alu[0],Carry);
VLG input B3,AddSub,EnableAlu,A0,A1,A2,A3,B0;
VLG input B1,B2;
VLG output IB_Alu[3],IB_Alu[2],IB_Alu[1],IB_Alu[0],Carry;
VLG wire w7,w9,w11,w13,w15,w16,w17,w18;
VLG wire w20,w21,w22,w24,w26,w28,w29,w31;
VLG wire w33,w34,w35,w36;
VLG not #(1) inv_1(w7,A3);
VLG not #(1) inv_2(w9,A2);
VLG not #(1) inv_3(w11,A1);
VLG not #(1) inv_4(w13,A0);
VLG mux #(2) mux_5(w15,A3,w7,AddSub);
VLG mux #(2) mux_6(w16,A2,w9,AddSub);
VLG mux #(2) mux_7(w17,A1,w11,AddSub);
VLG mux #(2) mux_8(w18,A0,w13,AddSub);
VLG mux #(2) mux_9(w26,vss,vdd,AddSub);
VLG bufif1 #(1) bufif1_10(IB_Alu[0],w31,EnableAlu);
VLG bufif1 #(1) bufif1_11(IB_Alu[1],w29,EnableAlu);
VLG bufif1 #(1) bufif1_12(IB_Alu[2],w21,EnableAlu);
VLG bufif1 #(1) bufif1_13(IB_Alu[3],w24,EnableAlu);
VLG xor #(2) xor2_1_14(w33,B2,w16);
VLG xor #(2) xor2_2_15(w21,w33,w20);
VLG assign w22=(B2&w16)|(w20&(B2|w16));
VLG xor #(2) xor2_1_16(w34,B3,w15);
VLG xor #(2) xor2_2_17(w24,w34,w22);
VLG assign Carry=(B3&w15)|(w22&(B3|w15));
VLG xor #(2) xor2_1_18(w35,B1,w17);
VLG xor #(2) xor2_2_19(w29,w35,w28);
VLG assign w20=(B1&w17)|(w28&(B1|w17));
VLG xor #(2) xor2_1_20(w36,B0,w18);
VLG xor #(2) xor2_2_21(w31,w36,w26);
VLG assign w28=(B0&w18)|(w26&(B0|w18));
VLG endmodule
FSYM
SYM  #digit
BB(70,-160,95,-125)
TITLE 70 -128  #digit2
MODEL 89
PROP                                                                                                                                    
REC(75,-155,15,21,r)
VIS 4
PIN(75,-125,0.000,0.000)digit2[1]
PIN(80,-125,0.000,0.000)digit2[2]
PIN(85,-125,0.000,0.000)digit2[3]
PIN(90,-125,0.000,0.000)digit2[4]
LIG(70,-160,70,-130)
LIG(95,-160,70,-160)
LIG(95,-130,95,-160)
LIG(70,-130,95,-130)
LIG(75,-130,75,-125)
LIG(80,-130,80,-125)
LIG(85,-130,85,-125)
LIG(90,-130,90,-125)
FSYM
SYM  #AccumulatorB
BB(-15,-125,25,-45)
TITLE -5 -132  #AccumulatorB
MODEL 6000
PROP                                                                                                                                    
REC(-10,-120,30,70,r)
VIS 5
PIN(-15,-95,0.000,0.000)ClearB
PIN(-15,-105,0.000,0.000)LatchB
PIN(-15,-115,0.000,0.000)MainClock
PIN(-15,-85,0.000,0.000)B3
PIN(-15,-55,0.000,0.000)B0
PIN(-15,-65,0.000,0.000)B1
PIN(-15,-75,0.000,0.000)B2
PIN(25,-115,0.010,0.010)AluB3
PIN(25,-105,0.010,0.010)AluB2
PIN(25,-95,0.010,0.010)AluB1
PIN(25,-85,0.010,0.010)AluB0
LIG(-15,-95,-10,-95)
LIG(-15,-105,-10,-105)
LIG(-15,-115,-10,-115)
LIG(-15,-85,-10,-85)
LIG(-15,-55,-10,-55)
LIG(-15,-65,-10,-65)
LIG(-15,-75,-10,-75)
LIG(20,-115,25,-115)
LIG(20,-105,25,-105)
LIG(20,-95,25,-95)
LIG(20,-85,25,-85)
LIG(-10,-120,-10,-50)
LIG(-10,-120,20,-120)
LIG(20,-120,20,-50)
LIG(20,-50,-10,-50)
VLG module AccumulatorB( ClearB,LatchB,MainClock,B3,B0,B1,B2,AluB3,
VLG AluB2,AluB1,AluB0);
VLG input ClearB,LatchB,MainClock,B3,B0,B1,B2;
VLG output AluB3,AluB2,AluB1,AluB0;
VLG wire w6,w8,w10,w12,w14,w16,;
VLG not #(3) inv_1(w6,ClearB);
VLG dreg #(4) dreg_2(AluB0,w10,B0,w6,w8);
VLG dreg #(4) dreg_3(AluB3,w12,B3,w6,w8);
VLG dreg #(4) dreg_4(AluB2,w14,B2,w6,w8);
VLG dreg #(4) dreg_5(AluB1,w16,B1,w6,w8);
VLG and #(5) and2_6(w8,MainClock,LatchB);
VLG endmodule
FSYM
SYM  #kbd
BB(-75,-90,-25,-50)
TITLE -75 -48  #B
MODEL 85
PROP                                                                                                                                    
REC(-75,-90,40,40,r)
VIS 4
PIN(-25,-55,0.000,0.000)B[0]
PIN(-25,-65,0.000,0.000)B[1]
PIN(-25,-75,0.000,0.000)B[2]
PIN(-25,-85,0.000,0.000)B[3]
LIG(-35,-90,-35,-50)
LIG(-75,-90,-35,-90)
LIG(-75,-90,-75,-50)
LIG(-41,-85,-41,-82)
LIG(-75,-70,-35,-70)
LIG(-55,-90,-55,-50)
LIG(-65,-50,-65,-90)
LIG(-75,-80,-35,-80)
LIG(-45,-90,-45,-50)
LIG(-75,-60,-35,-60)
LIG(-35,-55,-25,-55)
LIG(-25,-65,-35,-65)
LIG(-35,-75,-25,-75)
LIG(-25,-85,-35,-85)
LIG(-71,-52,-71,-58)
LIG(-71,-58,-69,-58)
LIG(-69,-58,-69,-52)
LIG(-69,-52,-71,-52)
LIG(-59,-52,-59,-58)
LIG(-51,-58,-49,-58)
LIG(-49,-58,-49,-56)
LIG(-49,-56,-51,-56)
LIG(-51,-56,-51,-52)
LIG(-51,-52,-49,-52)
LIG(-41,-52,-39,-52)
LIG(-39,-58,-41,-58)
LIG(-39,-58,-39,-52)
LIG(-41,-56,-39,-56)
LIG(-71,-68,-71,-64)
LIG(-71,-64,-69,-64)
LIG(-69,-68,-69,-62)
LIG(-59,-68,-61,-68)
LIG(-61,-68,-61,-66)
LIG(-61,-66,-59,-66)
LIG(-59,-66,-59,-62)
LIG(-59,-62,-61,-62)
LIG(-51,-68,-51,-62)
LIG(-51,-62,-49,-62)
LIG(-49,-62,-49,-66)
LIG(-49,-66,-51,-66)
LIG(-41,-68,-39,-68)
LIG(-39,-68,-39,-62)
LIG(-71,-78,-71,-72)
LIG(-71,-78,-69,-78)
LIG(-69,-78,-69,-72)
LIG(-69,-72,-71,-72)
LIG(-71,-76,-69,-76)
LIG(-41,-85,-39,-85)
LIG(-75,-50,-35,-50)
LIG(-61,-78,-59,-78)
LIG(-41,-88,-41,-85)
LIG(-52,-82,-52,-85)
LIG(-52,-88,-49,-88)
LIG(-61,-88,-61,-82)
LIG(-72,-82,-72,-88)
LIG(-72,-88,-69,-88)
LIG(-42,-78,-39,-78)
LIG(-39,-78,-38,-77)
LIG(-38,-77,-39,-76)
LIG(-42,-76,-39,-76)
LIG(-42,-72,-42,-76)
LIG(-61,-76,-59,-76)
LIG(-72,-82,-69,-82)
LIG(-61,-78,-61,-76)
LIG(-59,-76,-59,-72)
LIG(-59,-78,-59,-76)
LIG(-59,-72,-61,-72)
LIG(-52,-82,-49,-82)
LIG(-52,-72,-50,-78)
LIG(-50,-78,-48,-72)
LIG(-42,-76,-42,-78)
LIG(-39,-76,-38,-75)
LIG(-41,-88,-38,-88)
LIG(-38,-75,-38,-73)
LIG(-52,-74,-48,-74)
LIG(-58,-83,-59,-82)
LIG(-38,-73,-39,-72)
LIG(-52,-85,-52,-88)
LIG(-52,-85,-50,-85)
LIG(-58,-87,-58,-83)
LIG(-59,-88,-58,-87)
LIG(-62,-82,-61,-82)
LIG(-62,-88,-61,-88)
LIG(-42,-72,-39,-72)
LIG(-61,-88,-59,-88)
LIG(-61,-82,-59,-82)
FSYM
SYM  #button
BB(106,-79,115,-71)
TITLE 110 -75  #AddSub
MODEL 59
PROP                                                                                                                                    
REC(107,-78,6,6,r)
VIS 1
PIN(115,-75,0.000,0.000)AddSub
LIG(114,-75,115,-75)
LIG(106,-71,106,-79)
LIG(114,-71,106,-71)
LIG(114,-79,114,-71)
LIG(106,-79,114,-79)
LIG(107,-72,107,-78)
LIG(113,-72,107,-72)
LIG(113,-78,113,-72)
LIG(107,-78,113,-78)
FSYM
SYM  #digit
BB(220,-165,245,-130)
TITLE 220 -133  #digit3
MODEL 89
PROP                                                                                                                                    
REC(225,-160,15,21,r)
VIS 4
PIN(225,-130,0.000,0.000)digit3[1]
PIN(230,-130,0.000,0.000)digit3[2]
PIN(235,-130,0.000,0.000)digit3[3]
PIN(240,-130,0.000,0.000)digit3[4]
LIG(220,-165,220,-135)
LIG(245,-165,220,-165)
LIG(245,-135,245,-165)
LIG(220,-135,245,-135)
LIG(225,-135,225,-130)
LIG(230,-135,230,-130)
LIG(235,-135,235,-130)
LIG(240,-135,240,-130)
FSYM
SYM  #button
BB(-44,11,-35,19)
TITLE -40 15  #EnableA
MODEL 59
PROP                                                                                                                                    
REC(-43,12,6,6,r)
VIS 1
PIN(-35,15,0.000,0.000)EnableA
LIG(-36,15,-35,15)
LIG(-44,19,-44,11)
LIG(-36,19,-44,19)
LIG(-36,11,-36,19)
LIG(-44,11,-36,11)
LIG(-43,18,-43,12)
LIG(-37,18,-43,18)
LIG(-37,12,-37,18)
LIG(-43,12,-37,12)
FSYM
SYM  #button
BB(-44,1,-35,9)
TITLE -40 5  #LatchA
MODEL 59
PROP                                                                                                                                    
REC(-43,2,6,6,r)
VIS 1
PIN(-35,5,0.000,0.000)LatchA
LIG(-36,5,-35,5)
LIG(-44,9,-44,1)
LIG(-36,9,-44,9)
LIG(-36,1,-36,9)
LIG(-44,1,-36,1)
LIG(-43,8,-43,2)
LIG(-37,8,-43,8)
LIG(-37,2,-37,8)
LIG(-43,2,-37,2)
FSYM
SYM  #button
BB(-49,-109,-40,-101)
TITLE -45 -105  #LatchB
MODEL 59
PROP                                                                                                                                    
REC(-48,-108,6,6,r)
VIS 1
PIN(-40,-105,0.000,0.000)LatchB
LIG(-41,-105,-40,-105)
LIG(-49,-101,-49,-109)
LIG(-41,-101,-49,-101)
LIG(-41,-109,-41,-101)
LIG(-49,-109,-41,-109)
LIG(-48,-102,-48,-108)
LIG(-42,-102,-48,-102)
LIG(-42,-108,-42,-102)
LIG(-48,-108,-42,-108)
FSYM
SYM  #clock
BB(-130,-63,-115,-57)
TITLE -125 -60  #clock1
MODEL 69
PROP   10 10 0                                                                                                                               
REC(-128,-62,6,4,r)
VIS 1
PIN(-115,-60,0.250,0.004)MainClock
LIG(-120,-60,-115,-60)
LIG(-125,-62,-127,-62)
LIG(-121,-62,-123,-62)
LIG(-120,-63,-120,-57)
LIG(-130,-57,-130,-63)
LIG(-125,-58,-125,-62)
LIG(-123,-62,-123,-58)
LIG(-123,-58,-125,-58)
LIG(-127,-58,-129,-58)
LIG(-127,-62,-127,-58)
LIG(-120,-57,-130,-57)
LIG(-120,-63,-130,-63)
FSYM
SYM  #button
BB(-129,-29,-120,-21)
TITLE -125 -25  #MainReset
MODEL 59
PROP                                                                                                                                    
REC(-128,-28,6,6,r)
VIS 1
PIN(-120,-25,0.000,0.000)MainReset
LIG(-121,-25,-120,-25)
LIG(-129,-21,-129,-29)
LIG(-121,-21,-129,-21)
LIG(-121,-29,-121,-21)
LIG(-129,-29,-121,-29)
LIG(-128,-22,-128,-28)
LIG(-122,-22,-128,-22)
LIG(-122,-28,-122,-22)
LIG(-128,-28,-122,-28)
FSYM
SYM  #light
BB(218,-85,224,-71)
TITLE 220 -71  #light1
MODEL 49
PROP                                                                                                                                    
REC(219,-84,4,4,r)
VIS 1
PIN(220,-70,0.000,0.000)out1
LIG(223,-79,223,-84)
LIG(223,-84,222,-85)
LIG(219,-84,219,-79)
LIG(222,-74,222,-77)
LIG(221,-74,224,-74)
LIG(221,-72,223,-74)
LIG(222,-72,224,-74)
LIG(218,-77,224,-77)
LIG(220,-77,220,-70)
LIG(218,-79,218,-77)
LIG(224,-79,218,-79)
LIG(224,-77,224,-79)
LIG(220,-85,219,-84)
LIG(222,-85,220,-85)
FSYM
CNC(75 -115)
CNC(80 -105)
CNC(85 -95)
CNC(90 -85)
CNC(-95 -60)
CNC(-85 -25)
CNC(75 35)
CNC(80 45)
CNC(85 55)
CNC(90 65)
LIG(-20,65,-10,65)
LIG(-20,55,-10,55)
LIG(-20,45,-10,45)
LIG(-20,35,-10,35)
LIG(220,-70,220,-65)
LIG(90,-85,145,-85)
LIG(30,35,75,35)
LIG(75,35,75,-20)
LIG(30,45,80,45)
LIG(80,45,80,-20)
LIG(30,55,85,55)
LIG(85,55,85,-20)
LIG(30,65,90,65)
LIG(90,65,90,-20)
LIG(85,-95,145,-95)
LIG(80,-105,145,-105)
LIG(-25,-55,-15,-55)
LIG(-25,-65,-15,-65)
LIG(-25,-85,-15,-85)
LIG(-25,-75,-15,-75)
LIG(25,-115,75,-115)
LIG(75,-115,75,-125)
LIG(25,-105,80,-105)
LIG(80,-105,80,-125)
LIG(25,-95,85,-95)
LIG(85,-95,85,-125)
LIG(25,-85,90,-85)
LIG(90,-85,90,-125)
LIG(75,-115,145,-115)
LIG(125,55,85,55)
LIG(-85,25,-10,25)
LIG(185,-85,200,-85)
LIG(145,-65,115,-65)
LIG(145,-45,125,-45)
LIG(-85,-25,-85,25)
LIG(145,-55,120,-55)
LIG(-85,-95,-85,-25)
LIG(-85,-25,-120,-25)
LIG(130,-35,145,-35)
LIG(130,65,90,65)
LIG(115,-125,145,-125)
LIG(185,-125,225,-125)
LIG(185,-115,230,-115)
LIG(230,-115,230,-130)
LIG(235,-130,235,-105)
LIG(235,-105,185,-105)
LIG(185,-95,240,-95)
LIG(240,-95,240,-130)
LIG(225,-125,225,-130)
LIG(-95,-5,-10,-5)
LIG(-10,5,-35,5)
LIG(-10,15,-35,15)
LIG(-15,-105,-40,-105)
LIG(-15,-115,-95,-115)
LIG(-95,-115,-95,-60)
LIG(200,-65,220,-65)
LIG(200,-85,200,-65)
LIG(-95,-60,-115,-60)
LIG(-95,-60,-95,-5)
LIG(-15,-95,-85,-95)
LIG(115,-75,145,-75)
LIG(115,-65,115,35)
LIG(115,35,75,35)
LIG(120,-55,120,45)
LIG(120,45,80,45)
LIG(125,-45,125,55)
LIG(130,-35,130,65)
FFIG C:\Users\andreea.olescu\Desktop\vlsi\proiect-bun\final\RegARegBAlu.sch
