<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › barrier.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>barrier.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2006 by Ralf Baechle (ralf@linux-mips.org)</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_BARRIER_H</span>
<span class="cp">#define __ASM_BARRIER_H</span>

<span class="cp">#include &lt;asm/addrspace.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * read_barrier_depends - Flush all pending reads that subsequents reads</span>
<span class="cm"> * depend on.</span>
<span class="cm"> *</span>
<span class="cm"> * No data-dependent reads from memory-like regions are ever reordered</span>
<span class="cm"> * over this barrier.  All reads preceding this primitive are guaranteed</span>
<span class="cm"> * to access memory (but not necessarily other CPUs&#39; caches) before any</span>
<span class="cm"> * reads following this primitive that depend on the data return by</span>
<span class="cm"> * any of the preceding reads.  This primitive is much lighter weight than</span>
<span class="cm"> * rmb() on most CPUs, and is never heavier weight than is</span>
<span class="cm"> * rmb().</span>
<span class="cm"> *</span>
<span class="cm"> * These ordering constraints are respected by both the local CPU</span>
<span class="cm"> * and the compiler.</span>
<span class="cm"> *</span>
<span class="cm"> * Ordering is not guaranteed by anything other than these primitives,</span>
<span class="cm"> * not even by data dependencies.  See the documentation for</span>
<span class="cm"> * memory_barrier() for examples and URLs to more information.</span>
<span class="cm"> *</span>
<span class="cm"> * For example, the following code would force ordering (the initial</span>
<span class="cm"> * value of &quot;a&quot; is zero, &quot;b&quot; is one, and &quot;p&quot; is &quot;&amp;a&quot;):</span>
<span class="cm"> *</span>
<span class="cm"> * &lt;programlisting&gt;</span>
<span class="cm"> *	CPU 0				CPU 1</span>
<span class="cm"> *</span>
<span class="cm"> *	b = 2;</span>
<span class="cm"> *	memory_barrier();</span>
<span class="cm"> *	p = &amp;b;				q = p;</span>
<span class="cm"> *					read_barrier_depends();</span>
<span class="cm"> *					d = *q;</span>
<span class="cm"> * &lt;/programlisting&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * because the read of &quot;*q&quot; depends on the read of &quot;p&quot; and these</span>
<span class="cm"> * two reads are separated by a read_barrier_depends().  However,</span>
<span class="cm"> * the following code, with the same initial values for &quot;a&quot; and &quot;b&quot;:</span>
<span class="cm"> *</span>
<span class="cm"> * &lt;programlisting&gt;</span>
<span class="cm"> *	CPU 0				CPU 1</span>
<span class="cm"> *</span>
<span class="cm"> *	a = 2;</span>
<span class="cm"> *	memory_barrier();</span>
<span class="cm"> *	b = 3;				y = b;</span>
<span class="cm"> *					read_barrier_depends();</span>
<span class="cm"> *					x = a;</span>
<span class="cm"> * &lt;/programlisting&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * does not enforce ordering, since there is no data dependency between</span>
<span class="cm"> * the read of &quot;a&quot; and the read of &quot;b&quot;.  Therefore, on some CPUs, such</span>
<span class="cm"> * as Alpha, &quot;y&quot; could be set to 3 and &quot;x&quot; to 0.  Use rmb()</span>
<span class="cm"> * in cases like this where there are no data dependencies.</span>
<span class="cm"> */</span>

<span class="cp">#define read_barrier_depends()		do { } while(0)</span>
<span class="cp">#define smp_read_barrier_depends()	do { } while(0)</span>

<span class="cp">#ifdef CONFIG_CPU_HAS_SYNC</span>
<span class="cp">#define __sync()				\</span>
<span class="cp">	__asm__ __volatile__(			\</span>
<span class="cp">		&quot;.set	push\n\t&quot;		\</span>
<span class="cp">		&quot;.set	noreorder\n\t&quot;		\</span>
<span class="cp">		&quot;.set	mips2\n\t&quot;		\</span>
<span class="cp">		&quot;sync\n\t&quot;			\</span>
<span class="cp">		&quot;.set	pop&quot;			\</span>
<span class="cp">		: </span><span class="cm">/* no output */</span><span class="cp">		\</span>
<span class="cp">		: </span><span class="cm">/* no input */</span><span class="cp">		\</span>
<span class="cp">		: &quot;memory&quot;)</span>
<span class="cp">#else</span>
<span class="cp">#define __sync()	do { } while(0)</span>
<span class="cp">#endif</span>

<span class="cp">#define __fast_iob()				\</span>
<span class="cp">	__asm__ __volatile__(			\</span>
<span class="cp">		&quot;.set	push\n\t&quot;		\</span>
<span class="cp">		&quot;.set	noreorder\n\t&quot;		\</span>
<span class="cp">		&quot;lw	$0,%0\n\t&quot;		\</span>
<span class="cp">		&quot;nop\n\t&quot;			\</span>
<span class="cp">		&quot;.set	pop&quot;			\</span>
<span class="cp">		: </span><span class="cm">/* no output */</span><span class="cp">		\</span>
<span class="cp">		: &quot;m&quot; (*(int *)CKSEG1)		\</span>
<span class="cp">		: &quot;memory&quot;)</span>
<span class="cp">#ifdef CONFIG_CPU_CAVIUM_OCTEON</span>
<span class="cp"># define OCTEON_SYNCW_STR	&quot;.set push\n.set arch=octeon\nsyncw\nsyncw\n.set pop\n&quot;</span>
<span class="cp"># define __syncw() 	__asm__ __volatile__(OCTEON_SYNCW_STR : : : &quot;memory&quot;)</span>

<span class="cp"># define fast_wmb()	__syncw()</span>
<span class="cp"># define fast_rmb()	barrier()</span>
<span class="cp"># define fast_mb()	__sync()</span>
<span class="cp"># define fast_iob()	do { } while (0)</span>
<span class="cp">#else </span><span class="cm">/* ! CONFIG_CPU_CAVIUM_OCTEON */</span><span class="cp"></span>
<span class="cp"># define fast_wmb()	__sync()</span>
<span class="cp"># define fast_rmb()	__sync()</span>
<span class="cp"># define fast_mb()	__sync()</span>
<span class="cp"># ifdef CONFIG_SGI_IP28</span>
<span class="cp">#  define fast_iob()				\</span>
<span class="cp">	__asm__ __volatile__(			\</span>
<span class="cp">		&quot;.set	push\n\t&quot;		\</span>
<span class="cp">		&quot;.set	noreorder\n\t&quot;		\</span>
<span class="cp">		&quot;lw	$0,%0\n\t&quot;		\</span>
<span class="cp">		&quot;sync\n\t&quot;			\</span>
<span class="cp">		&quot;lw	$0,%0\n\t&quot;		\</span>
<span class="cp">		&quot;.set	pop&quot;			\</span>
<span class="cp">		: </span><span class="cm">/* no output */</span><span class="cp">		\</span>
<span class="cp">		: &quot;m&quot; (*(int *)CKSEG1ADDR(0x1fa00004)) \</span>
<span class="cp">		: &quot;memory&quot;)</span>
<span class="cp"># else</span>
<span class="cp">#  define fast_iob()				\</span>
<span class="cp">	do {					\</span>
<span class="cp">		__sync();			\</span>
<span class="cp">		__fast_iob();			\</span>
<span class="cp">	} while (0)</span>
<span class="cp"># endif</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_CPU_CAVIUM_OCTEON */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_CPU_HAS_WB</span>

<span class="cp">#include &lt;asm/wbflush.h&gt;</span>

<span class="cp">#define wmb()		fast_wmb()</span>
<span class="cp">#define rmb()		fast_rmb()</span>
<span class="cp">#define mb()		wbflush()</span>
<span class="cp">#define iob()		wbflush()</span>

<span class="cp">#else </span><span class="cm">/* !CONFIG_CPU_HAS_WB */</span><span class="cp"></span>

<span class="cp">#define wmb()		fast_wmb()</span>
<span class="cp">#define rmb()		fast_rmb()</span>
<span class="cp">#define mb()		fast_mb()</span>
<span class="cp">#define iob()		fast_iob()</span>

<span class="cp">#endif </span><span class="cm">/* !CONFIG_CPU_HAS_WB */</span><span class="cp"></span>

<span class="cp">#if defined(CONFIG_WEAK_ORDERING) &amp;&amp; defined(CONFIG_SMP)</span>
<span class="cp"># ifdef CONFIG_CPU_CAVIUM_OCTEON</span>
<span class="cp">#  define smp_mb()	__sync()</span>
<span class="cp">#  define smp_rmb()	barrier()</span>
<span class="cp">#  define smp_wmb()	__syncw()</span>
<span class="cp"># else</span>
<span class="cp">#  define smp_mb()	__asm__ __volatile__(&quot;sync&quot; : : :&quot;memory&quot;)</span>
<span class="cp">#  define smp_rmb()	__asm__ __volatile__(&quot;sync&quot; : : :&quot;memory&quot;)</span>
<span class="cp">#  define smp_wmb()	__asm__ __volatile__(&quot;sync&quot; : : :&quot;memory&quot;)</span>
<span class="cp"># endif</span>
<span class="cp">#else</span>
<span class="cp">#define smp_mb()	barrier()</span>
<span class="cp">#define smp_rmb()	barrier()</span>
<span class="cp">#define smp_wmb()	barrier()</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_WEAK_REORDERING_BEYOND_LLSC) &amp;&amp; defined(CONFIG_SMP)</span>
<span class="cp">#define __WEAK_LLSC_MB		&quot;       sync	\n&quot;</span>
<span class="cp">#else</span>
<span class="cp">#define __WEAK_LLSC_MB		&quot;		\n&quot;</span>
<span class="cp">#endif</span>

<span class="cp">#define set_mb(var, value) \</span>
<span class="cp">	do { var = value; smp_mb(); } while (0)</span>

<span class="cp">#define smp_llsc_mb()	__asm__ __volatile__(__WEAK_LLSC_MB : : :&quot;memory&quot;)</span>

<span class="cp">#ifdef CONFIG_CPU_CAVIUM_OCTEON</span>
<span class="cp">#define smp_mb__before_llsc() smp_wmb()</span>
<span class="cm">/* Cause previous writes to become visible on all CPUs as soon as possible */</span>
<span class="cp">#define nudge_writes() __asm__ __volatile__(&quot;.set push\n\t&quot;		\</span>
<span class="cp">					    &quot;.set arch=octeon\n\t&quot;	\</span>
<span class="cp">					    &quot;syncw\n\t&quot;			\</span>
<span class="cp">					    &quot;.set pop&quot; : : : &quot;memory&quot;)</span>
<span class="cp">#else</span>
<span class="cp">#define smp_mb__before_llsc() smp_llsc_mb()</span>
<span class="cp">#define nudge_writes() mb()</span>
<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_BARRIER_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
