INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab1b/halfadder/halfadder.srcs/sources_1/new/halfadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab1b/simTemplate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simTemplate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/luisg/Desktop/Fall 2018/CPE 133/Labs/Lab1b/halfadder/halfadder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
