<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ALU-8bit-lab2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="BypassClk.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BypassClk_BypassClk_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BypassClk_BypassClk_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BypassClk_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CONTROL.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CONTROL.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CONTROL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONTROL_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CONTROL_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CONTROL_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Datapath.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Datapath.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LED7SegmentBehavioral.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RAM_array.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="RAM_array.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RAM_array_RAM_array_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ROM_array.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ROM_array.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ROM_array_ROM_array_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="alu4bit_board_sch_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="alu4bit_sch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="alu_sch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="alu_sch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="arith_ext.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bus8_mux.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="bus8_mux.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clk_signal_sch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="clk_signal_sch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clk_signal_sch_clk_signal_sch_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk_signal_sch_clk_signal_sch_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk_signal_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clk_signal_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="clk_signal_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="controller_sch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="controller_sch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="counter_sch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="counter_sch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="encode8.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="encode8.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="enoutput8_sch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="enoutput8_sch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fa_sch.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="fa_sch.vf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ha8_sch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ha_sch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="logic_ext.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mem_bootstrap.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="mem_bootstrap.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux4_7bit_sch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux4_7bit_sch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux4_sch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux4_sch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux8_sch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux8_sch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="reg_sch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="reg_sch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="seven_seg_control_sch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="seven_seg_control_sch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="toZERO_sch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="toZERO_sch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="toyProcessor_overall.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="toyProcessor_overall.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="toyProcessor_overall.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="toyProcessor_overall.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="toyProcessor_overall.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="toyProcessor_overall.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="toyProcessor_overall.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="toyProcessor_overall.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="toyProcessor_overall.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="toyProcessor_overall.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="toyProcessor_overall.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="toyProcessor_overall.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="toyProcessor_overall.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="toyProcessor_overall.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="toyProcessor_overall.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="toyProcessor_overall.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="toyProcessor_overall.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="toyProcessor_overall.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="toyProcessor_overall.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="toyProcessor_overall.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="toyProcessor_overall.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="toyProcessor_overall.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="toyProcessor_overall_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="toyProcessor_overall_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="toyProcessor_overall_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="toyProcessor_overall_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="toyProcessor_overall_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="toyProcessor_overall_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="toyProcessor_overall_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="toyProcessor_overall_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="toyProcessor_overall_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="toyProcessor_overall_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="toyProcessor_overall_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="toyProcessor_overall_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="toyProcessor_overall_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="toyProcessor_overall_toyProcessor_overall_sch_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="toyProcessor_overall_toyProcessor_overall_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="toyProcessor_overall_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="toyProcessor_overall_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="toy_sch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="toy_sch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="toyprocessor_overall.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="toyprocessor_overall.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="toyprocessor_overall.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1521481634" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1521481634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521821831" xil_pn:in_ck="-4384772750489718506" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1521821831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BypassClk_tb.v"/>
      <outfile xil_pn:name="CONTROL.v"/>
      <outfile xil_pn:name="CONTROL_tb.v"/>
      <outfile xil_pn:name="LED7SegmentBehavioral.v"/>
      <outfile xil_pn:name="LED7SegmentBehavioral_tb.v"/>
      <outfile xil_pn:name="RAM_array_tb.v"/>
      <outfile xil_pn:name="ROM_array_tb.v"/>
      <outfile xil_pn:name="ToyProcessor_overall_tb.v"/>
      <outfile xil_pn:name="alu4bit_board_tb.v"/>
      <outfile xil_pn:name="alu4bit_tb.v"/>
      <outfile xil_pn:name="alu_tb.v"/>
      <outfile xil_pn:name="arith_ext_tb.v"/>
      <outfile xil_pn:name="clk_signal_sch_tb.v"/>
      <outfile xil_pn:name="controller_tb.v"/>
      <outfile xil_pn:name="counter_tb.v"/>
      <outfile xil_pn:name="fa_tb.v"/>
      <outfile xil_pn:name="logic_ext_tb.v"/>
      <outfile xil_pn:name="reg_tb.v"/>
      <outfile xil_pn:name="toZERO_tb.v"/>
      <outfile xil_pn:name="toy_tbw.v"/>
    </transform>
    <transform xil_pn:end_ts="1521821790" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8146232698244318301" xil_pn:start_ts="1521821790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521821792" xil_pn:in_ck="-1154808447931805055" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4861740628114440539" xil_pn:start_ts="1521821790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BypassClk.vf"/>
      <outfile xil_pn:name="Datapath.vf"/>
      <outfile xil_pn:name="RAM_array.vf"/>
      <outfile xil_pn:name="ROM_array.vf"/>
      <outfile xil_pn:name="alu_sch.vf"/>
      <outfile xil_pn:name="bus8_mux.vf"/>
      <outfile xil_pn:name="clk_signal_sch.vf"/>
      <outfile xil_pn:name="controller_sch.vf"/>
      <outfile xil_pn:name="counter_sch.vf"/>
      <outfile xil_pn:name="encode8.vf"/>
      <outfile xil_pn:name="enoutput8_sch.vf"/>
      <outfile xil_pn:name="fa_sch.vf"/>
      <outfile xil_pn:name="ha8_sch.vf"/>
      <outfile xil_pn:name="ha_sch.vf"/>
      <outfile xil_pn:name="mem_bootstrap.vf"/>
      <outfile xil_pn:name="mux.vf"/>
      <outfile xil_pn:name="mux4_7bit_sch.vf"/>
      <outfile xil_pn:name="mux4_sch.vf"/>
      <outfile xil_pn:name="mux8_sch.vf"/>
      <outfile xil_pn:name="reg_sch.vf"/>
      <outfile xil_pn:name="seven_seg_control_sch.vf"/>
      <outfile xil_pn:name="toZERO_sch.vf"/>
      <outfile xil_pn:name="toyProcessor_overall.vf"/>
      <outfile xil_pn:name="toy_sch.vf"/>
    </transform>
    <transform xil_pn:end_ts="1521481636" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4313723603328963480" xil_pn:start_ts="1521481636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521821831" xil_pn:in_ck="6201381224601567270" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1521821831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BypassClk.vf"/>
      <outfile xil_pn:name="BypassClk_tb.v"/>
      <outfile xil_pn:name="CONTROL.v"/>
      <outfile xil_pn:name="CONTROL_tb.v"/>
      <outfile xil_pn:name="Datapath.vf"/>
      <outfile xil_pn:name="LED7SegmentBehavioral.v"/>
      <outfile xil_pn:name="LED7SegmentBehavioral_tb.v"/>
      <outfile xil_pn:name="RAM_array.vf"/>
      <outfile xil_pn:name="RAM_array_tb.v"/>
      <outfile xil_pn:name="ROM_array.vf"/>
      <outfile xil_pn:name="ROM_array_tb.v"/>
      <outfile xil_pn:name="ToyProcessor_overall_tb.v"/>
      <outfile xil_pn:name="alu4bit_board_tb.v"/>
      <outfile xil_pn:name="alu4bit_tb.v"/>
      <outfile xil_pn:name="alu_sch.vf"/>
      <outfile xil_pn:name="alu_tb.v"/>
      <outfile xil_pn:name="arith_ext_tb.v"/>
      <outfile xil_pn:name="bus8_mux.vf"/>
      <outfile xil_pn:name="clk_signal_sch.vf"/>
      <outfile xil_pn:name="clk_signal_sch_tb.v"/>
      <outfile xil_pn:name="controller_sch.vf"/>
      <outfile xil_pn:name="controller_tb.v"/>
      <outfile xil_pn:name="counter_sch.vf"/>
      <outfile xil_pn:name="counter_tb.v"/>
      <outfile xil_pn:name="encode8.vf"/>
      <outfile xil_pn:name="enoutput8_sch.vf"/>
      <outfile xil_pn:name="fa_sch.vf"/>
      <outfile xil_pn:name="fa_tb.v"/>
      <outfile xil_pn:name="ha8_sch.vf"/>
      <outfile xil_pn:name="ha_sch.vf"/>
      <outfile xil_pn:name="logic_ext_tb.v"/>
      <outfile xil_pn:name="mem_bootstrap.vf"/>
      <outfile xil_pn:name="mux.vf"/>
      <outfile xil_pn:name="mux4_7bit_sch.vf"/>
      <outfile xil_pn:name="mux4_sch.vf"/>
      <outfile xil_pn:name="mux8_sch.vf"/>
      <outfile xil_pn:name="reg_sch.vf"/>
      <outfile xil_pn:name="reg_tb.v"/>
      <outfile xil_pn:name="seven_seg_control_sch.vf"/>
      <outfile xil_pn:name="toZERO_sch.vf"/>
      <outfile xil_pn:name="toZERO_tb.v"/>
      <outfile xil_pn:name="toyProcessor_overall.vf"/>
      <outfile xil_pn:name="toy_sch.vf"/>
      <outfile xil_pn:name="toy_tbw.v"/>
    </transform>
    <transform xil_pn:end_ts="1521821835" xil_pn:in_ck="6201381224601567270" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8962034356583484007" xil_pn:start_ts="1521821831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="clk_signal_tb_beh.prj"/>
      <outfile xil_pn:name="clk_signal_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1521821836" xil_pn:in_ck="8919365723507927764" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7041055044954418870" xil_pn:start_ts="1521821835">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="clk_signal_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1521821324" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1521821324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521821327" xil_pn:in_ck="5746725110889265553" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7520259278060370345" xil_pn:start_ts="1521821324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BypassClk.vf"/>
      <outfile xil_pn:name="Datapath.vf"/>
      <outfile xil_pn:name="RAM_array.vf"/>
      <outfile xil_pn:name="ROM_array.vf"/>
      <outfile xil_pn:name="alu_sch.vf"/>
      <outfile xil_pn:name="bus8_mux.vf"/>
      <outfile xil_pn:name="clk_signal_sch.vf"/>
      <outfile xil_pn:name="controller_sch.vf"/>
      <outfile xil_pn:name="counter_sch.vf"/>
      <outfile xil_pn:name="encode8.vf"/>
      <outfile xil_pn:name="enoutput8_sch.vf"/>
      <outfile xil_pn:name="ha8_sch.vf"/>
      <outfile xil_pn:name="ha_sch.vf"/>
      <outfile xil_pn:name="mem_bootstrap.vf"/>
      <outfile xil_pn:name="mux.vf"/>
      <outfile xil_pn:name="mux4_7bit_sch.vf"/>
      <outfile xil_pn:name="mux4_sch.vf"/>
      <outfile xil_pn:name="mux8_sch.vf"/>
      <outfile xil_pn:name="reg_sch.vf"/>
      <outfile xil_pn:name="seven_seg_control_sch.vf"/>
      <outfile xil_pn:name="toZERO_sch.vf"/>
      <outfile xil_pn:name="toyProcessor_overall.vf"/>
      <outfile xil_pn:name="toy_sch.vf"/>
    </transform>
    <transform xil_pn:end_ts="1521821327" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4313723603328963480" xil_pn:start_ts="1521821327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521821327" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1521821327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521821327" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7174954146855645031" xil_pn:start_ts="1521821327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521821327" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252397519575" xil_pn:start_ts="1521821327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521821327" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3068028077002985378" xil_pn:start_ts="1521821327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1521821344" xil_pn:in_ck="-3848170878723652729" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5653813445095474315" xil_pn:start_ts="1521821327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="toyProcessor_overall.jhd"/>
      <outfile xil_pn:name="toyProcessor_overall.lso"/>
      <outfile xil_pn:name="toyProcessor_overall.ngc"/>
      <outfile xil_pn:name="toyProcessor_overall.ngr"/>
      <outfile xil_pn:name="toyProcessor_overall.prj"/>
      <outfile xil_pn:name="toyProcessor_overall.stx"/>
      <outfile xil_pn:name="toyProcessor_overall.syr"/>
      <outfile xil_pn:name="toyProcessor_overall.xst"/>
      <outfile xil_pn:name="toyProcessor_overall_toyProcessor_overall_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="toyProcessor_overall_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1521821345" xil_pn:in_ck="3456798323065066794" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5951128417017548690" xil_pn:start_ts="1521821344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1521821351" xil_pn:in_ck="-4453744817100316352" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3378858892966787813" xil_pn:start_ts="1521821345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="toyProcessor_overall.bld"/>
      <outfile xil_pn:name="toyProcessor_overall.ngd"/>
      <outfile xil_pn:name="toyProcessor_overall_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1521821357" xil_pn:in_ck="-8576598049041900607" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-4426187071945941580" xil_pn:start_ts="1521821351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="toyProcessor_overall.pcf"/>
      <outfile xil_pn:name="toyProcessor_overall_map.map"/>
      <outfile xil_pn:name="toyProcessor_overall_map.mrp"/>
      <outfile xil_pn:name="toyProcessor_overall_map.ncd"/>
      <outfile xil_pn:name="toyProcessor_overall_map.ngm"/>
      <outfile xil_pn:name="toyProcessor_overall_map.xrpt"/>
      <outfile xil_pn:name="toyProcessor_overall_summary.xml"/>
      <outfile xil_pn:name="toyProcessor_overall_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1521821383" xil_pn:in_ck="4460957616010805082" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1521821357">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="toyProcessor_overall.ncd"/>
      <outfile xil_pn:name="toyProcessor_overall.pad"/>
      <outfile xil_pn:name="toyProcessor_overall.par"/>
      <outfile xil_pn:name="toyProcessor_overall.ptwx"/>
      <outfile xil_pn:name="toyProcessor_overall.unroutes"/>
      <outfile xil_pn:name="toyProcessor_overall.xpi"/>
      <outfile xil_pn:name="toyProcessor_overall_pad.csv"/>
      <outfile xil_pn:name="toyProcessor_overall_pad.txt"/>
      <outfile xil_pn:name="toyProcessor_overall_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1521821392" xil_pn:in_ck="-3950039852139330157" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1521821383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="toyProcessor_overall.ut"/>
      <outfile xil_pn:name="toyprocessor_overall.bgn"/>
      <outfile xil_pn:name="toyprocessor_overall.bit"/>
      <outfile xil_pn:name="toyprocessor_overall.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1521821396" xil_pn:in_ck="-6754134758303177859" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1521821395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1521821383" xil_pn:in_ck="684450429670224189" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1521821379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="toyProcessor_overall.twr"/>
      <outfile xil_pn:name="toyProcessor_overall.twx"/>
    </transform>
  </transforms>

</generated_project>
