

================================================================
== Vitis HLS Report for 'readVec2Stream_float_32u_152'
================================================================
* Date:           Tue Mar 16 16:13:50 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        krnl_lstm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.172 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.17>
ST_1 : Operation 3 [1/1] (3.40ns)   --->   "%p_in_offset_read = read i6 @_ssdm_op_Read.ap_fifo.i6P0A, i6 %p_in_offset"   --->   Operation 3 'read' 'p_in_offset_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_in_offset_cast_i = zext i6 %p_in_offset_read"   --->   Operation 4 'zext' 'p_in_offset_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%W_hi_0_addr = getelementptr i32 %W_hi_0, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 5 'getelementptr' 'W_hi_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (2.77ns)   --->   "%W_hi_0_load = load i6 %W_hi_0_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 6 'load' 'W_hi_0_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%W_hi_1_addr = getelementptr i32 %W_hi_1, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 7 'getelementptr' 'W_hi_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (2.77ns)   --->   "%W_hi_1_load = load i6 %W_hi_1_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 8 'load' 'W_hi_1_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%W_hi_2_addr = getelementptr i32 %W_hi_2, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 9 'getelementptr' 'W_hi_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (2.77ns)   --->   "%W_hi_2_load = load i6 %W_hi_2_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 10 'load' 'W_hi_2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%W_hi_3_addr = getelementptr i32 %W_hi_3, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 11 'getelementptr' 'W_hi_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.77ns)   --->   "%W_hi_3_load = load i6 %W_hi_3_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 12 'load' 'W_hi_3_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%W_hi_4_addr = getelementptr i32 %W_hi_4, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 13 'getelementptr' 'W_hi_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.77ns)   --->   "%W_hi_4_load = load i6 %W_hi_4_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 14 'load' 'W_hi_4_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%W_hi_5_addr = getelementptr i32 %W_hi_5, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 15 'getelementptr' 'W_hi_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.77ns)   --->   "%W_hi_5_load = load i6 %W_hi_5_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 16 'load' 'W_hi_5_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%W_hi_6_addr = getelementptr i32 %W_hi_6, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 17 'getelementptr' 'W_hi_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.77ns)   --->   "%W_hi_6_load = load i6 %W_hi_6_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 18 'load' 'W_hi_6_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%W_hi_7_addr = getelementptr i32 %W_hi_7, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 19 'getelementptr' 'W_hi_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.77ns)   --->   "%W_hi_7_load = load i6 %W_hi_7_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 20 'load' 'W_hi_7_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%W_hi_8_addr = getelementptr i32 %W_hi_8, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 21 'getelementptr' 'W_hi_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.77ns)   --->   "%W_hi_8_load = load i6 %W_hi_8_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 22 'load' 'W_hi_8_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%W_hi_9_addr = getelementptr i32 %W_hi_9, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 23 'getelementptr' 'W_hi_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.77ns)   --->   "%W_hi_9_load = load i6 %W_hi_9_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 24 'load' 'W_hi_9_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%W_hi_10_addr = getelementptr i32 %W_hi_10, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 25 'getelementptr' 'W_hi_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.77ns)   --->   "%W_hi_10_load = load i6 %W_hi_10_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 26 'load' 'W_hi_10_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%W_hi_11_addr = getelementptr i32 %W_hi_11, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 27 'getelementptr' 'W_hi_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.77ns)   --->   "%W_hi_11_load = load i6 %W_hi_11_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 28 'load' 'W_hi_11_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%W_hi_12_addr = getelementptr i32 %W_hi_12, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 29 'getelementptr' 'W_hi_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.77ns)   --->   "%W_hi_12_load = load i6 %W_hi_12_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 30 'load' 'W_hi_12_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%W_hi_13_addr = getelementptr i32 %W_hi_13, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 31 'getelementptr' 'W_hi_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.77ns)   --->   "%W_hi_13_load = load i6 %W_hi_13_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 32 'load' 'W_hi_13_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%W_hi_14_addr = getelementptr i32 %W_hi_14, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 33 'getelementptr' 'W_hi_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.77ns)   --->   "%W_hi_14_load = load i6 %W_hi_14_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 34 'load' 'W_hi_14_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%W_hi_15_addr = getelementptr i32 %W_hi_15, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 35 'getelementptr' 'W_hi_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.77ns)   --->   "%W_hi_15_load = load i6 %W_hi_15_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 36 'load' 'W_hi_15_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%W_hi_16_addr = getelementptr i32 %W_hi_16, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 37 'getelementptr' 'W_hi_16_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.77ns)   --->   "%W_hi_16_load = load i6 %W_hi_16_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 38 'load' 'W_hi_16_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%W_hi_17_addr = getelementptr i32 %W_hi_17, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 39 'getelementptr' 'W_hi_17_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.77ns)   --->   "%W_hi_17_load = load i6 %W_hi_17_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 40 'load' 'W_hi_17_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%W_hi_18_addr = getelementptr i32 %W_hi_18, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 41 'getelementptr' 'W_hi_18_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.77ns)   --->   "%W_hi_18_load = load i6 %W_hi_18_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 42 'load' 'W_hi_18_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%W_hi_19_addr = getelementptr i32 %W_hi_19, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 43 'getelementptr' 'W_hi_19_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.77ns)   --->   "%W_hi_19_load = load i6 %W_hi_19_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 44 'load' 'W_hi_19_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%W_hi_20_addr = getelementptr i32 %W_hi_20, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 45 'getelementptr' 'W_hi_20_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.77ns)   --->   "%W_hi_20_load = load i6 %W_hi_20_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 46 'load' 'W_hi_20_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%W_hi_21_addr = getelementptr i32 %W_hi_21, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 47 'getelementptr' 'W_hi_21_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (2.77ns)   --->   "%W_hi_21_load = load i6 %W_hi_21_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 48 'load' 'W_hi_21_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%W_hi_22_addr = getelementptr i32 %W_hi_22, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 49 'getelementptr' 'W_hi_22_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (2.77ns)   --->   "%W_hi_22_load = load i6 %W_hi_22_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 50 'load' 'W_hi_22_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%W_hi_23_addr = getelementptr i32 %W_hi_23, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 51 'getelementptr' 'W_hi_23_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (2.77ns)   --->   "%W_hi_23_load = load i6 %W_hi_23_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 52 'load' 'W_hi_23_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%W_hi_24_addr = getelementptr i32 %W_hi_24, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 53 'getelementptr' 'W_hi_24_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (2.77ns)   --->   "%W_hi_24_load = load i6 %W_hi_24_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 54 'load' 'W_hi_24_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%W_hi_25_addr = getelementptr i32 %W_hi_25, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 55 'getelementptr' 'W_hi_25_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (2.77ns)   --->   "%W_hi_25_load = load i6 %W_hi_25_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 56 'load' 'W_hi_25_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%W_hi_26_addr = getelementptr i32 %W_hi_26, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 57 'getelementptr' 'W_hi_26_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (2.77ns)   --->   "%W_hi_26_load = load i6 %W_hi_26_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 58 'load' 'W_hi_26_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%W_hi_27_addr = getelementptr i32 %W_hi_27, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 59 'getelementptr' 'W_hi_27_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (2.77ns)   --->   "%W_hi_27_load = load i6 %W_hi_27_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 60 'load' 'W_hi_27_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%W_hi_28_addr = getelementptr i32 %W_hi_28, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 61 'getelementptr' 'W_hi_28_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (2.77ns)   --->   "%W_hi_28_load = load i6 %W_hi_28_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 62 'load' 'W_hi_28_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%W_hi_29_addr = getelementptr i32 %W_hi_29, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 63 'getelementptr' 'W_hi_29_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (2.77ns)   --->   "%W_hi_29_load = load i6 %W_hi_29_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 64 'load' 'W_hi_29_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%W_hi_30_addr = getelementptr i32 %W_hi_30, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 65 'getelementptr' 'W_hi_30_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (2.77ns)   --->   "%W_hi_30_load = load i6 %W_hi_30_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 66 'load' 'W_hi_30_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%W_hi_31_addr = getelementptr i32 %W_hi_31, i32 0, i32 %p_in_offset_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 67 'getelementptr' 'W_hi_31_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (2.77ns)   --->   "%W_hi_31_load = load i6 %W_hi_31_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 68 'load' 'W_hi_31_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>

State 2 <SV = 1> <Delay = 6.17>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %str_in12, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %p_in_offset, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %str_in12, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (2.77ns)   --->   "%W_hi_0_load = load i6 %W_hi_0_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 72 'load' 'W_hi_0_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 73 [1/2] (2.77ns)   --->   "%W_hi_1_load = load i6 %W_hi_1_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 73 'load' 'W_hi_1_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 74 [1/2] (2.77ns)   --->   "%W_hi_2_load = load i6 %W_hi_2_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 74 'load' 'W_hi_2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 75 [1/2] (2.77ns)   --->   "%W_hi_3_load = load i6 %W_hi_3_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 75 'load' 'W_hi_3_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 76 [1/2] (2.77ns)   --->   "%W_hi_4_load = load i6 %W_hi_4_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 76 'load' 'W_hi_4_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 77 [1/2] (2.77ns)   --->   "%W_hi_5_load = load i6 %W_hi_5_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 77 'load' 'W_hi_5_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 78 [1/2] (2.77ns)   --->   "%W_hi_6_load = load i6 %W_hi_6_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 78 'load' 'W_hi_6_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 79 [1/2] (2.77ns)   --->   "%W_hi_7_load = load i6 %W_hi_7_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 79 'load' 'W_hi_7_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 80 [1/2] (2.77ns)   --->   "%W_hi_8_load = load i6 %W_hi_8_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 80 'load' 'W_hi_8_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 81 [1/2] (2.77ns)   --->   "%W_hi_9_load = load i6 %W_hi_9_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 81 'load' 'W_hi_9_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 82 [1/2] (2.77ns)   --->   "%W_hi_10_load = load i6 %W_hi_10_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 82 'load' 'W_hi_10_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 83 [1/2] (2.77ns)   --->   "%W_hi_11_load = load i6 %W_hi_11_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 83 'load' 'W_hi_11_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 84 [1/2] (2.77ns)   --->   "%W_hi_12_load = load i6 %W_hi_12_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 84 'load' 'W_hi_12_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 85 [1/2] (2.77ns)   --->   "%W_hi_13_load = load i6 %W_hi_13_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 85 'load' 'W_hi_13_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 86 [1/2] (2.77ns)   --->   "%W_hi_14_load = load i6 %W_hi_14_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 86 'load' 'W_hi_14_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 87 [1/2] (2.77ns)   --->   "%W_hi_15_load = load i6 %W_hi_15_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 87 'load' 'W_hi_15_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 88 [1/2] (2.77ns)   --->   "%W_hi_16_load = load i6 %W_hi_16_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 88 'load' 'W_hi_16_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 89 [1/2] (2.77ns)   --->   "%W_hi_17_load = load i6 %W_hi_17_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 89 'load' 'W_hi_17_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 90 [1/2] (2.77ns)   --->   "%W_hi_18_load = load i6 %W_hi_18_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 90 'load' 'W_hi_18_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 91 [1/2] (2.77ns)   --->   "%W_hi_19_load = load i6 %W_hi_19_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 91 'load' 'W_hi_19_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 92 [1/2] (2.77ns)   --->   "%W_hi_20_load = load i6 %W_hi_20_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 92 'load' 'W_hi_20_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 93 [1/2] (2.77ns)   --->   "%W_hi_21_load = load i6 %W_hi_21_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 93 'load' 'W_hi_21_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 94 [1/2] (2.77ns)   --->   "%W_hi_22_load = load i6 %W_hi_22_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 94 'load' 'W_hi_22_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 95 [1/2] (2.77ns)   --->   "%W_hi_23_load = load i6 %W_hi_23_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 95 'load' 'W_hi_23_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 96 [1/2] (2.77ns)   --->   "%W_hi_24_load = load i6 %W_hi_24_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 96 'load' 'W_hi_24_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 97 [1/2] (2.77ns)   --->   "%W_hi_25_load = load i6 %W_hi_25_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 97 'load' 'W_hi_25_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 98 [1/2] (2.77ns)   --->   "%W_hi_26_load = load i6 %W_hi_26_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 98 'load' 'W_hi_26_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 99 [1/2] (2.77ns)   --->   "%W_hi_27_load = load i6 %W_hi_27_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 99 'load' 'W_hi_27_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 100 [1/2] (2.77ns)   --->   "%W_hi_28_load = load i6 %W_hi_28_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 100 'load' 'W_hi_28_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 101 [1/2] (2.77ns)   --->   "%W_hi_29_load = load i6 %W_hi_29_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 101 'load' 'W_hi_29_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 102 [1/2] (2.77ns)   --->   "%W_hi_30_load = load i6 %W_hi_30_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 102 'load' 'W_hi_30_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 103 [1/2] (2.77ns)   --->   "%W_hi_31_load = load i6 %W_hi_31_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 103 'load' 'W_hi_31_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 48> <ROM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%l_val_V = bitcast i32 %W_hi_0_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 104 'bitcast' 'l_val_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%l_val_V_218 = bitcast i32 %W_hi_1_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 105 'bitcast' 'l_val_V_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%l_val_V_219 = bitcast i32 %W_hi_2_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 106 'bitcast' 'l_val_V_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%l_val_V_220 = bitcast i32 %W_hi_3_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 107 'bitcast' 'l_val_V_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%l_val_V_221 = bitcast i32 %W_hi_4_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 108 'bitcast' 'l_val_V_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%l_val_V_222 = bitcast i32 %W_hi_5_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 109 'bitcast' 'l_val_V_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%l_val_V_223 = bitcast i32 %W_hi_6_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 110 'bitcast' 'l_val_V_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%l_val_V_224 = bitcast i32 %W_hi_7_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 111 'bitcast' 'l_val_V_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%l_val_V_225 = bitcast i32 %W_hi_8_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 112 'bitcast' 'l_val_V_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%l_val_V_226 = bitcast i32 %W_hi_9_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 113 'bitcast' 'l_val_V_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%l_val_V_227 = bitcast i32 %W_hi_10_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 114 'bitcast' 'l_val_V_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%l_val_V_228 = bitcast i32 %W_hi_11_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 115 'bitcast' 'l_val_V_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%l_val_V_229 = bitcast i32 %W_hi_12_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 116 'bitcast' 'l_val_V_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%l_val_V_230 = bitcast i32 %W_hi_13_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 117 'bitcast' 'l_val_V_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%l_val_V_231 = bitcast i32 %W_hi_14_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 118 'bitcast' 'l_val_V_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%l_val_V_232 = bitcast i32 %W_hi_15_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 119 'bitcast' 'l_val_V_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%l_val_V_233 = bitcast i32 %W_hi_16_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 120 'bitcast' 'l_val_V_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%l_val_V_234 = bitcast i32 %W_hi_17_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 121 'bitcast' 'l_val_V_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%l_val_V_235 = bitcast i32 %W_hi_18_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 122 'bitcast' 'l_val_V_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%l_val_V_236 = bitcast i32 %W_hi_19_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 123 'bitcast' 'l_val_V_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%l_val_V_237 = bitcast i32 %W_hi_20_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 124 'bitcast' 'l_val_V_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%l_val_V_238 = bitcast i32 %W_hi_21_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 125 'bitcast' 'l_val_V_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%l_val_V_239 = bitcast i32 %W_hi_22_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 126 'bitcast' 'l_val_V_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%l_val_V_240 = bitcast i32 %W_hi_23_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 127 'bitcast' 'l_val_V_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%l_val_V_241 = bitcast i32 %W_hi_24_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 128 'bitcast' 'l_val_V_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%l_val_V_242 = bitcast i32 %W_hi_25_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 129 'bitcast' 'l_val_V_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%l_val_V_243 = bitcast i32 %W_hi_26_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 130 'bitcast' 'l_val_V_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%l_val_V_244 = bitcast i32 %W_hi_27_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 131 'bitcast' 'l_val_V_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%l_val_V_245 = bitcast i32 %W_hi_28_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 132 'bitcast' 'l_val_V_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%l_val_V_246 = bitcast i32 %W_hi_29_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 133 'bitcast' 'l_val_V_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%l_val_V_247 = bitcast i32 %W_hi_30_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 134 'bitcast' 'l_val_V_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%l_val_V_248 = bitcast i32 %W_hi_31_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:123]   --->   Operation 135 'bitcast' 'l_val_V_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %l_val_V_248, i32 %l_val_V_247, i32 %l_val_V_246, i32 %l_val_V_245, i32 %l_val_V_244, i32 %l_val_V_243, i32 %l_val_V_242, i32 %l_val_V_241, i32 %l_val_V_240, i32 %l_val_V_239, i32 %l_val_V_238, i32 %l_val_V_237, i32 %l_val_V_236, i32 %l_val_V_235, i32 %l_val_V_234, i32 %l_val_V_233, i32 %l_val_V_232, i32 %l_val_V_231, i32 %l_val_V_230, i32 %l_val_V_229, i32 %l_val_V_228, i32 %l_val_V_227, i32 %l_val_V_226, i32 %l_val_V_225, i32 %l_val_V_224, i32 %l_val_V_223, i32 %l_val_V_222, i32 %l_val_V_221, i32 %l_val_V_220, i32 %l_val_V_219, i32 %l_val_V_218, i32 %l_val_V"   --->   Operation 136 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (3.40ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %str_in12, i1024 %p_Result_s" [/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 137 'write' 'write_ln174' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln94 = ret" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94]   --->   Operation 138 'ret' 'ret_ln94' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.17ns
The critical path consists of the following:
	fifo read on port 'p_in_offset' [69]  (3.4 ns)
	'getelementptr' operation ('W_hi_0_addr', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94) [72]  (0 ns)
	'load' operation ('W_hi_0_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94) on array 'W_hi_0' [73]  (2.77 ns)

 <State 2>: 6.17ns
The critical path consists of the following:
	'load' operation ('W_hi_0_load', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:149->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:94) on array 'W_hi_0' [73]  (2.77 ns)
	fifo write on port 'str_in12' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [169]  (3.4 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
