TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/MD5CoreTester.v

TOPLEVEL=MD5CoreTester
MODULE=MD5CoreTester

include ../../common/Makefile.sim
