/*  This file is part of Gatery, a library for circuit design.
	Copyright (C) 2021 Michael Offel, Andreas Ley

	Gatery is free software; you can redistribute it and/or
	modify it under the terms of the GNU Lesser General Public
	License as published by the Free Software Foundation; either
	version 3 of the License, or (at your option) any later version.

	Gatery is distributed in the hope that it will be useful,
	but WITHOUT ANY WARRANTY; without even the implied warranty of
	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
	Lesser General Public License for more details.

	You should have received a copy of the GNU Lesser General Public
	License along with this library; if not, write to the Free Software
	Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
*/
#include "gatery/pch.h"
#include "Clock.h"

#include "../utils/Exceptions.h"
#include "../utils/Preprocessor.h"

#include "Node.h"
#include "coreNodes/Node_Signal2Clk.h"
#include "coreNodes/Node_Signal2Rst.h"
#include "supportNodes/Node_ExportOverride.h"

namespace gtry::hlim {
	
Clock::Clock()
{
	m_name = "clk";
	m_resetName = "reset";
	m_triggerEvent = TriggerEvent::RISING;
	m_phaseSynchronousWithParent = true;
	m_parentClock = nullptr;
}


Clock::~Clock()
{
	while (!m_clockedNodes.empty())
		m_clockedNodes.begin()->node->detachClock(m_clockedNodes.begin()->port);
}
/*
Clock &Clock::createClockDivider(ClockRational frequencyDivider, ClockRational phaseShift = 0)
{
	assert(false);
	return 
}
*/

std::unique_ptr<Clock> Clock::cloneUnconnected(Clock *newParent)
{
	std::unique_ptr<Clock> res = allocateClone(newParent);
	res->m_name = m_name;
	res->m_resetName = m_resetName;
	res->m_triggerEvent = m_triggerEvent;
	res->m_registerAttributes = m_registerAttributes;
	res->m_phaseSynchronousWithParent = m_phaseSynchronousWithParent;
	return res;
}


ClockRational Clock::getMinResetTime() const
{
	ClockRational res = m_minResetTime;

	if (m_registerAttributes.resetType == RegisterAttributes::ResetType::ASYNCHRONOUS && !m_clockedNodes.empty())
		res = std::max(res, ClockRational{1,1}/absoluteFrequency());

	for (auto d : m_derivedClocks)
		res = std::max(res, d->getMinResetTime());
	return res;
}

size_t Clock::getMinResetCycles() const
{
	size_t res = m_minResetCycles;

	if (m_registerAttributes.resetType == RegisterAttributes::ResetType::SYNCHRONOUS && !m_clockedNodes.empty())
		res = std::max<size_t>(res, 1);

	for (auto d : m_derivedClocks) {
		HCL_ASSERT(d->m_phaseSynchronousWithParent);
		auto cycles = d->getMinResetCycles() / d->getFrequencyMuliplier();

		res = std::max(res, ceil(cycles));
	}
	return res;
}

const std::vector<NodePort>& Clock::getClockedNodes() const
{
	if (m_clockedNodesCache.empty())
	{
		m_clockedNodesCache.reserve(m_clockedNodes.size());
		std::copy(m_clockedNodes.begin(), m_clockedNodes.end(), std::back_inserter(m_clockedNodesCache));
	}
	return m_clockedNodesCache;
}

bool Clock::inheritsClockPinSource() const
{
	if (m_parentClock == nullptr)
		return false;

	if (!isSelfDriven(true, true) || !isSelfDriven(false, true))
		return false;

	if (m_parentClock->getName() != getName() ||
		m_parentClock->absoluteFrequency() != absoluteFrequency() ||
		!m_phaseSynchronousWithParent)
		return false;

	return true;
}

Clock *Clock::getClockPinSource()
{
	if (inheritsClockPinSource())
		return m_parentClock->getClockPinSource();
	else
		return this;
}

const Clock *Clock::getClockPinSource() const
{
	if (inheritsClockPinSource())
		return m_parentClock->getClockPinSource();
	else
		return this;
}

bool Clock::inheritsResetPinSource() const
{
	if (m_parentClock == nullptr)
		return false;

	if (!isSelfDriven(true, false) || !isSelfDriven(false, false))
		return false;

	if (m_parentClock->getResetName() != getResetName())
		return false;

	return true;
}

Clock *Clock::getResetPinSource()
{
	if (inheritsResetPinSource())
		return m_parentClock->getResetPinSource();
	else
		return this;
}

void Clock::setLogicClockDriver(Node_Signal2Clk *driver)
{
	if (m_clockDriver != nullptr)
		m_clockDriver->setClock(nullptr);
	m_clockDriver = driver;
	m_clockDriver->setClock(this);
}

void Clock::setLogicResetDriver(Node_Signal2Rst *driver)
{
	if (m_resetDriver != nullptr)
		m_resetDriver->setClock(nullptr);
	m_resetDriver = driver;
	m_resetDriver->setClock(this);
}

bool Clock::isSelfDriven(bool simulation, bool clk) const
{
	return getLogicDriver(simulation, clk).node == nullptr;
}

NodePort Clock::getLogicDriver(bool simulation, bool clk) const
{
	NodePort driver;
	if (clk) {
		if (m_clockDriver != nullptr)
			driver = m_clockDriver->getNonSignalDriver(0);
	} else {
		if (m_resetDriver != nullptr)
			driver = m_resetDriver->getNonSignalDriver(0);
	}

	std::set<NodePort> alreadyVisited;

	while (driver.node != nullptr) {
		if (alreadyVisited.contains(driver)) return {};
		alreadyVisited.insert(driver);

		auto *expOverride = dynamic_cast<Node_ExportOverride*>(driver.node);
		if (expOverride) {
			if (simulation)
				driver = expOverride->getNonSignalDriver(Node_ExportOverride::Inputs::SIM_INPUT);
			else
				driver = expOverride->getNonSignalDriver(Node_ExportOverride::Inputs::EXP_INPUT);
		} else
			return driver;
	}

	return {};
}


RootClock::RootClock(std::string name, ClockRational frequency) : m_frequency(frequency)
{
	m_name = std::move(name);
}
	

ClockRational RootClock::getFrequencyRelativeTo(Clock &other) const
{
	return {};
}


std::unique_ptr<Clock> RootClock::cloneUnconnected(Clock *newParent)
{
	HCL_ASSERT(newParent == nullptr);
	std::unique_ptr<Clock> res = Clock::cloneUnconnected(newParent);
	((RootClock*)res.get())->m_frequency = m_frequency;
	return res;
}

std::unique_ptr<Clock> RootClock::allocateClone(Clock *newParent)
{
	return std::unique_ptr<Clock>(new RootClock(m_name, m_frequency));
}

	
DerivedClock::DerivedClock(Clock *parentClock)
{
	m_parentClock = parentClock;
	m_parentRelativeMultiplicator = 1;
	
	m_name = m_parentClock->getName();
	
	m_resetName = m_parentClock->getResetName();
	m_triggerEvent = m_parentClock->getTriggerEvent();
	m_phaseSynchronousWithParent = m_parentClock->getPhaseSynchronousWithParent();

	m_registerAttributes = m_parentClock->getRegAttribs();
	m_parentClock->addDerivedClock(this);
}

	
ClockRational DerivedClock::absoluteFrequency() const
{
	return m_parentClock->absoluteFrequency() * m_parentRelativeMultiplicator;
}

ClockRational DerivedClock::getFrequencyRelativeTo(Clock &other) const
{
	return {};
}


std::unique_ptr<Clock> DerivedClock::cloneUnconnected(Clock *newParent)
{
	std::unique_ptr<Clock> res = Clock::cloneUnconnected(newParent);
	((DerivedClock*)res.get())->m_parentRelativeMultiplicator = m_parentRelativeMultiplicator;
	return res;
}

std::unique_ptr<Clock> DerivedClock::allocateClone(Clock *newParent)
{
	return std::unique_ptr<Clock>(new DerivedClock(newParent));
}



}
