

================================================================
== Vivado HLS Report for 'switch_axis'
================================================================
* Date:           Sat Feb 19 21:13:13 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        switch_axis
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|       0|    140|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    180|    -|
|Register         |        -|      -|     150|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|     150|    320|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_264_p2                   |     *    |      4|  0|  20|          32|          32|
    |add_ln13_fu_275_p2                |     +    |      0|  0|  71|          64|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_148                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op47_read_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op56_read_state2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln13_fu_270_p2               |   icmp   |      0|  0|  29|          64|          64|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      4|  0| 140|         171|         108|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_tmp_data_V_reg_232    |  15|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_tmp_id_V_reg_172      |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_tmp_keep_V_reg_220    |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_tmp_last_V_reg_184    |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_tmp_strb_V_reg_208    |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_tmp_user_V_reg_196    |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_video_dest_V_reg_244  |  15|          3|    1|          3|
    |indvar_flatten_reg_161                     |   9|          2|   64|        128|
    |m_axis_video_TDATA_blk_n                   |   9|          2|    1|          2|
    |s0_axis_video_TDATA_blk_n                  |   9|          2|    1|          2|
    |s1_axis_video_TDATA_blk_n                  |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 180|         37|   84|        184|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_data_V_reg_232    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_tmp_id_V_reg_172      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_keep_V_reg_220    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_last_V_reg_184    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_strb_V_reg_208    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_user_V_reg_196    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_video_dest_V_reg_244  |   1|   0|    1|          0|
    |bound_reg_341                              |  64|   0|   64|          0|
    |icmp_ln13_reg_346                          |   1|   0|    1|          0|
    |icmp_ln13_reg_346_pp0_iter1_reg            |   1|   0|    1|          0|
    |indvar_flatten_reg_161                     |  64|   0|   64|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 150|   0|  150|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |       switch_axis      | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |       switch_axis      | return value |
|ap_start              |  in |    1| ap_ctrl_hs |       switch_axis      | return value |
|ap_done               | out |    1| ap_ctrl_hs |       switch_axis      | return value |
|ap_idle               | out |    1| ap_ctrl_hs |       switch_axis      | return value |
|ap_ready              | out |    1| ap_ctrl_hs |       switch_axis      | return value |
|select_V              |  in |    1|   ap_none  |        select_V        |    scalar    |
|s0_axis_video_TDATA   |  in |    8|    axis    | s0_axis_video_V_data_V |    pointer   |
|s0_axis_video_TVALID  |  in |    1|    axis    | s0_axis_video_V_dest_V |    pointer   |
|s0_axis_video_TREADY  | out |    1|    axis    | s0_axis_video_V_dest_V |    pointer   |
|s0_axis_video_TDEST   |  in |    1|    axis    | s0_axis_video_V_dest_V |    pointer   |
|s0_axis_video_TKEEP   |  in |    1|    axis    | s0_axis_video_V_keep_V |    pointer   |
|s0_axis_video_TSTRB   |  in |    1|    axis    | s0_axis_video_V_strb_V |    pointer   |
|s0_axis_video_TUSER   |  in |    1|    axis    | s0_axis_video_V_user_V |    pointer   |
|s0_axis_video_TLAST   |  in |    1|    axis    | s0_axis_video_V_last_V |    pointer   |
|s0_axis_video_TID     |  in |    1|    axis    |  s0_axis_video_V_id_V  |    pointer   |
|s1_axis_video_TDATA   |  in |    8|    axis    | s1_axis_video_V_data_V |    pointer   |
|s1_axis_video_TVALID  |  in |    1|    axis    | s1_axis_video_V_dest_V |    pointer   |
|s1_axis_video_TREADY  | out |    1|    axis    | s1_axis_video_V_dest_V |    pointer   |
|s1_axis_video_TDEST   |  in |    1|    axis    | s1_axis_video_V_dest_V |    pointer   |
|s1_axis_video_TKEEP   |  in |    1|    axis    | s1_axis_video_V_keep_V |    pointer   |
|s1_axis_video_TSTRB   |  in |    1|    axis    | s1_axis_video_V_strb_V |    pointer   |
|s1_axis_video_TUSER   |  in |    1|    axis    | s1_axis_video_V_user_V |    pointer   |
|s1_axis_video_TLAST   |  in |    1|    axis    | s1_axis_video_V_last_V |    pointer   |
|s1_axis_video_TID     |  in |    1|    axis    |  s1_axis_video_V_id_V  |    pointer   |
|m_axis_video_TDATA    | out |    8|    axis    |  m_axis_video_V_data_V |    pointer   |
|m_axis_video_TVALID   | out |    1|    axis    |  m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TREADY   |  in |    1|    axis    |  m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TDEST    | out |    1|    axis    |  m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TKEEP    | out |    1|    axis    |  m_axis_video_V_keep_V |    pointer   |
|m_axis_video_TSTRB    | out |    1|    axis    |  m_axis_video_V_strb_V |    pointer   |
|m_axis_video_TUSER    | out |    1|    axis    |  m_axis_video_V_user_V |    pointer   |
|m_axis_video_TLAST    | out |    1|    axis    |  m_axis_video_V_last_V |    pointer   |
|m_axis_video_TID      | out |    1|    axis    |   m_axis_video_V_id_V  |    pointer   |
|hsize_in              |  in |   32|   ap_none  |        hsize_in        |    scalar    |
|vsize_in              |  in |   32|   ap_none  |        vsize_in        |    scalar    |
+----------------------+-----+-----+------------+------------------------+--------------+

