#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jun  8 15:17:20 2021
# Process ID: 21580
# Current directory: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15440 C:\Documents\Sophomore2\Digital_logic_and_digital_system\DLDS\docs\Experiments\Lab4\vend_machine\vend_machine.xpr
# Log file: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vivado.log
# Journal file: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/bin2bcd'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Softwares/Vivado2018/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 786.918 ; gain = 47.254
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Softwares/Vivado2018/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vend_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vend_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourLights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/clken.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clken
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/sec_clk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/x7seg_d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sim_1/new/vend_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Softwares/Vivado2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4759c74710314b46925fb7d38686124c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vend_tb_behav xil_defaultlib.vend_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port reset_flag [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv:17]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 1 for port reset_flag [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv:21]
ERROR: [VRFC 10-1546] variable change might have multiple concurrent drivers [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 876.906 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Softwares/Vivado2018/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vend_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vend_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourLights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/clken.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clken
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/sec_clk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/x7seg_d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sim_1/new/vend_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Softwares/Vivado2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4759c74710314b46925fb7d38686124c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vend_tb_behav xil_defaultlib.vend_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1546] variable change might have multiple concurrent drivers [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv:22]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Softwares/Vivado2018/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vend_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vend_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourLights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/clken.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clken
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/sec_clk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/x7seg_d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sim_1/new/vend_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Softwares/Vivado2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4759c74710314b46925fb7d38686124c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vend_tb_behav xil_defaultlib.vend_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clken
Compiling module xil_defaultlib.an_ctrl
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.vend_fsm
Compiling module xil_defaultlib.sec_clk
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.x7seg_d
Compiling module xil_defaultlib.FourLights
Compiling module xil_defaultlib.vend
Compiling module xil_defaultlib.vend_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vend_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vend_tb_behav -key {Behavioral:sim_1:Functional:vend_tb} -tclbatch {vend_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source vend_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time   0ns:sys_rst_n = 0, an = 1111, a_to_g = 11000000, open = x
At time  20ns:sys_rst_n = 0, an = 1111, a_to_g = 11000000, open = 0
At time 100ns:sys_rst_n = 1, an = 1111, a_to_g = 11000000, open = 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vend_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 876.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 4
[Tue Jun  8 15:50:56 2021] Launched synth_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun  8 15:51:58 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  8 15:53:17 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/open_ctrl.sv] -no_script -reset -force -quiet
remove_files  C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/open_ctrl.sv
file delete -force C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/open_ctrl.sv
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Softwares/Vivado2018/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vend_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vend_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourLights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/clken.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clken
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/sec_clk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/x7seg_d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sim_1/new/vend_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Softwares/Vivado2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4759c74710314b46925fb7d38686124c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vend_tb_behav xil_defaultlib.vend_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clken
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.sec_clk
Compiling module xil_defaultlib.vend_fsm
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.an_ctrl
Compiling module xil_defaultlib.x7seg_d
Compiling module xil_defaultlib.FourLights
Compiling module xil_defaultlib.vend
Compiling module xil_defaultlib.vend_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vend_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vend_tb_behav -key {Behavioral:sim_1:Functional:vend_tb} -tclbatch {vend_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source vend_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time   0ns:sys_rst_n = 0, an = 1111, a_to_g = 11000000, open = x
At time  20ns:sys_rst_n = 0, an = 1111, a_to_g = 11000000, open = 0
At time 100ns:sys_rst_n = 1, an = 1111, a_to_g = 11000000, open = 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vend_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 886.020 ; gain = 7.656
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  8 16:10:41 2021] Launched synth_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun  8 16:11:29 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  8 16:12:52 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Softwares/Vivado2018/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vend_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vend_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourLights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/clken.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clken
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/sec_clk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/x7seg_d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sim_1/new/vend_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Softwares/Vivado2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4759c74710314b46925fb7d38686124c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vend_tb_behav xil_defaultlib.vend_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clken
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.sec_clk
Compiling module xil_defaultlib.vend_fsm
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.an_ctrl
Compiling module xil_defaultlib.x7seg_d
Compiling module xil_defaultlib.FourLights
Compiling module xil_defaultlib.vend
Compiling module xil_defaultlib.vend_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vend_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vend_tb_behav -key {Behavioral:sim_1:Functional:vend_tb} -tclbatch {vend_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source vend_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time   0ns:sys_rst_n = 0, an = 1111, a_to_g = 11000000, open = 0
At time 100ns:sys_rst_n = 1, an = 1111, a_to_g = 11000000, open = 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vend_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 902.398 ; gain = 1.148
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  8 16:33:07 2021] Launched synth_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun  8 16:33:53 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  8 16:36:01 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  8 16:45:10 2021] Launched synth_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun  8 16:47:28 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  8 16:48:49 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  8 16:53:31 2021] Launched synth_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun  8 16:55:17 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  8 16:56:55 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  8 18:05:48 2021] Launched synth_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun  8 18:06:34 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  8 18:07:52 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  8 18:13:16 2021] Launched synth_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun  8 18:14:59 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  8 18:16:34 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  8 18:21:24 2021] Launched synth_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun  8 18:22:21 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  8 18:23:54 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  8 18:27:09 2021] Launched synth_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Softwares/Vivado2018/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vend_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vend_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourLights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/clken.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clken
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/sec_clk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_fsm
ERROR: [VRFC 10-91] price is not declared [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv:31]
ERROR: [VRFC 10-2787] module vend_fsm ignored due to previous errors [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv:5]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Softwares/Vivado2018/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vend_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vend_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourLights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/clken.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clken
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/sec_clk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sec_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/x7seg_d.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg_d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sim_1/new/vend_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vend_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Softwares/Vivado2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4759c74710314b46925fb7d38686124c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vend_tb_behav xil_defaultlib.vend_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clken
Compiling module xil_defaultlib.edge_det
Compiling module xil_defaultlib.sec_clk
Compiling module xil_defaultlib.vend_fsm
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.an_ctrl
Compiling module xil_defaultlib.x7seg_d
Compiling module xil_defaultlib.FourLights
Compiling module xil_defaultlib.vend
Compiling module xil_defaultlib.vend_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vend_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vend_tb_behav -key {Behavioral:sim_1:Functional:vend_tb} -tclbatch {vend_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source vend_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
At time   0ns:sys_rst_n = 0, an = 1111, a_to_g = 11000000, open = 0
At time 100ns:sys_rst_n = 1, an = 1111, a_to_g = 11000000, open = 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vend_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 911.406 ; gain = 5.199
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  8 18:29:24 2021] Launched synth_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun  8 18:30:10 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  8 18:31:34 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  8 18:36:06 2021] Launched synth_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun  8 18:36:53 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  8 18:38:13 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  8 18:42:38 2021] Launched synth_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun  8 18:45:26 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  8 18:46:54 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  8 19:07:18 2021] Launched synth_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun  8 19:11:40 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  8 19:13:26 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  8 19:21:53 2021] Launched synth_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun  8 19:22:39 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  8 19:23:59 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  8 19:27:09 2021] Launched synth_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun  8 19:27:54 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  8 19:29:11 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  8 19:35:46 2021] Launched synth_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun  8 19:38:06 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  8 19:39:22 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  8 19:54:11 2021] Launched synth_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun  8 19:55:51 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  8 19:57:12 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jun  8 20:11:58 2021] Launched synth_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jun  8 20:12:50 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jun  8 20:14:44 2021] Launched impl_1...
Run output will be captured here: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  8 20:21:52 2021...
