FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
// Copyright (C) 2018 Hangzhou C-SKY Microsystems co.,ltd.

#include <linux/init.h>
#include <linux/mm.h>
#include <linux/module.h>
#include <linux/sched.h>

#include <asm/mmu_context.h>
#include <asm/setup.h>

/*
 * One C-SKY MMU TLB entry contain two PFN/page entry, ie:
 * 1VPN -> 2PFN
 */
#define TLB_ENTRY_SIZE		(PAGE_SIZE * 2)
#define TLB_ENTRY_SIZE_MASK	(PAGE_MASK << 1)

void flush_tlb_all(void)
{
	tlb_invalid_all();
}

void flush_tlb_mm(struct mm_struct *mm)
{
#ifdef CONFIG_CPU_HAS_TLBI
	sync_is();
	asm volatile(
		"tlbi.asids %0	\n"
		"sync.i		\n"
		:
		: "r" (cpu_asid(mm))
		: "memory");
#else
	tlb_invalid_all();
#endif
}

/*
 * MMU operation regs only could invalid tlb entry in jtlb and we
 * need change asid field to invalid I-utlb & D-utlb.
 */
#ifndef CONFIG_CPU_HAS_TLBI
#define restore_asid_inv_utlb(oldpid, newpid) \
do { \
	if (oldpid == newpid) \
		write_mmu_entryhi(oldpid + 1); \
	write_mmu_entryhi(oldpid); \
} while (0)
#endif

void flush_tlb_range(struct vm_area_struct *vma, unsigned long start,
			unsigned long end)
{
	unsigned long newpid = cpu_asid(vma->vm_mm);

	start &= TLB_ENTRY_SIZE_MASK;
	end   += TLB_ENTRY_SIZE - 1;
	end   &= TLB_ENTRY_SIZE_MASK;

#ifdef CONFIG_CPU_HAS_TLBI
	sync_is();
	while (start < end) {
		asm volatile(
			"tlbi.vas %0	\n"
			:
			: "r" (start | newpid)
			: "memory");

		start += 2*PAGE_SIZE;
	}
	asm volatile("sync.i\n");
#else
	{
	unsigned long flags, oldpid;

	local_irq_save(flags);
	oldpid = read_mmu_entryhi() & ASID_MASK;
	while (start < end) {
		int idx;

		write_mmu_entryhi(start | newpid);
		start += 2*PAGE_SIZE;
		tlb_probe();
		idx = read_mmu_index();
/* bench 16670.0.0 213ecb878364 */
/* bench 16670.0.1 57b7e6b9d9fd */
/* bench 16670.0.2 2ec47c09a7b0 */
/* bench 16670.0.3 d5c8a347e661 */
/* bench 16670.0.4 f33bf40e847f */
/* bench 16670.0.5 803b02ad46db */
/* bench 16670.0.6 c794d8771753 */
/* bench 16670.0.7 dd8baf8c9ce4 */
/* bench 16670.0.8 cb972a0aff8d */
	}
	restore_asid_inv_utlb(oldpid, newpid);
	local_irq_restore(flags);
	}
#endif
}

void flush_tlb_kernel_range(unsigned long start, unsigned long end)
{
	start &= TLB_ENTRY_SIZE_MASK;
	end   += TLB_ENTRY_SIZE - 1;
	end   &= TLB_ENTRY_SIZE_MASK;

#ifdef CONFIG_CPU_HAS_TLBI
	sync_is();
	while (start < end) {
		asm volatile(
			"tlbi.vaas %0	\n"
			:
			: "r" (start)
			: "memory");

		start += 2*PAGE_SIZE;
	}
	asm volatile("sync.i\n");
#else
	{
	unsigned long flags, oldpid;

	local_irq_save(flags);
/* bench 18781.3.0 2340a4163799 */
/* bench 18781.3.1 1a3a81396cb4 */
/* bench 18781.3.2 488d795d67d9 */
/* bench 18781.3.3 6243ad3cb3c8 */
/* bench 18781.3.4 0d2f49e1ec69 */
/* bench 18781.3.5 b01366ec31d3 */
/* bench 18781.3.6 ceeaf82f6344 */
/* bench 18781.3.7 41a7113ef9a8 */
/* bench 18781.3.8 c0266781701e */
/* bench 18781.3.9 15ff33f6e4ee */
/* bench 18781.3.10 90e9f388635d */
/* bench 18781.3.11 18026fc67a13 */

		write_mmu_entryhi(start | oldpid);
		start += 2*PAGE_SIZE;
		tlb_probe();
		idx = read_mmu_index();
		if (idx >= 0)
			tlb_invalid_indexed();
	}
	restore_asid_inv_utlb(oldpid, oldpid);
	local_irq_restore(flags);
	}
#endif
}

void flush_tlb_page(struct vm_area_struct *vma, unsigned long addr)
{
	int newpid = cpu_asid(vma->vm_mm);
/* bench 14312.0.0 b610eb23264f */
/* bench 14312.0.1 20b0546e04d9 */
/* bench 14312.0.2 138182b663ee */
/* bench 14312.0.3 81f8c666734f */
/* bench 14312.0.4 679e52b70041 */
/* bench 14312.0.5 26594eb745c4 */
/* bench 14312.0.6 c7cb8eadac91 */
/* bench 14312.0.7 3152bcc51350 */
	addr &= TLB_ENTRY_SIZE_MASK;

#ifdef CONFIG_CPU_HAS_TLBI
	sync_is();
	asm volatile(
		"tlbi.vas %0	\n"
		"sync.i		\n"
		:
		: "r" (addr | newpid)
		: "memory");
#else
/* bench 23478.0.0 4b568e5c9110 */
/* bench 23478.0.1 bde242d4c8a0 */
/* bench 23478.0.2 91371a7b54f6 */
/* bench 23478.0.3 a31edb53f463 */
/* bench 23478.0.4 aecb5c93f4aa */
/* bench 23478.0.5 fba1316133ee */
/* bench 23478.0.6 a2f8562bcca6 */
/* bench 23478.0.7 f76ce1663305 */
/* bench 23478.0.8 13734171428c */
/* bench 23478.0.9 d3ef5d6c45d8 */
/* bench 23478.0.10 7ccf3c7178f0 */
/* bench 23478.0.11 aa2fb044d6cd */
	int oldpid, idx;
	unsigned long flags;

	local_irq_save(flags);
	oldpid = read_mmu_entryhi() & ASID_MASK;
	write_mmu_entryhi(addr | newpid);
	tlb_probe();
	idx = read_mmu_index();
	if (idx >= 0)
		tlb_invalid_indexed();

	restore_asid_inv_utlb(oldpid, newpid);
	local_irq_restore(flags);
	}
#endif
}

void flush_tlb_one(unsigned long addr)
{
	addr &= TLB_ENTRY_SIZE_MASK;

#ifdef CONFIG_CPU_HAS_TLBI
	sync_is();
	asm volatile(
		"tlbi.vaas %0	\n"
		"sync.i		\n"
		:
		: "r" (addr)
		: "memory");
#else
	{
	int oldpid, idx;
	unsigned long flags;

	local_irq_save(flags);
	oldpid = read_mmu_entryhi() & ASID_MASK;
	write_mmu_entryhi(addr | oldpid);
/* bench 3724.1.0 726c267b259a */
/* bench 3724.1.1 25cd1ac5d66c */
/* bench 3724.1.2 b09c27c4e513 */
/* bench 3724.1.3 dbaa552e07a3 */
/* bench 3724.1.4 2c7d17a2ada2 */
	if (idx >= 0)
		tlb_invalid_indexed();

	restore_asid_inv_utlb(oldpid, oldpid);
	local_irq_restore(flags);
	}
#endif
}
EXPORT_SYMBOL(flush_tlb_one);
