###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 03:49:23 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[52] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[52] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.158
- Setup                         0.119
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.908
- Arrival Time                  7.763
= Slack Time                   -3.855
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.255 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.215 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.142 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.062 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.737 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.793 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.699 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.443 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.210 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.239 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.399 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.381 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.582 | 
     | \tx_core/tx_crc/crcpkt2 /U4472             | S v -> Y v         | MUX2X1  | 0.157 | 0.326 |   7.763 |    3.908 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[52] | D v                | DFFSR   | 0.157 | 0.000 |   7.763 |    3.908 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.855 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.082 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.356 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.553 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.218 |   0.916 |    4.771 | 
     | FECTS_clks_clk___L5_I101                   | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.229 |   1.145 |    5.000 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[52] | CLK ^        | DFFSR   | 0.166 | 0.013 |   1.158 |    5.013 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[47] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[47] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.150
- Setup                         0.119
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.901
- Arrival Time                  7.752
= Slack Time                   -3.851
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.251 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.211 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.138 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.058 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.733 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.789 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.695 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.439 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.206 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.243 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.403 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.385 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.586 | 
     | \tx_core/tx_crc/crcpkt2 /U4188             | S v -> Y v         | MUX2X1  | 0.154 | 0.315 |   7.752 |    3.901 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[47] | D v                | DFFSR   | 0.154 | 0.000 |   7.752 |    3.901 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.851 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.078 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.353 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.549 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.218 |   0.916 |    4.767 | 
     | FECTS_clks_clk___L5_I101                   | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.229 |   1.145 |    4.996 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[47] | CLK ^        | DFFSR   | 0.165 | 0.005 |   1.150 |    5.001 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[49] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[49] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.161
- Setup                         0.122
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.908
- Arrival Time                  7.752
= Slack Time                   -3.843
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.243 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.203 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.131 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.050 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.725 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.781 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.687 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.431 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.198 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.251 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.411 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.392 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.594 | 
     | \tx_core/tx_crc/crcpkt2 /U4347             | S v -> Y v         | MUX2X1  | 0.168 | 0.314 |   7.751 |    3.908 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[49] | D v                | DFFSR   | 0.168 | 0.000 |   7.752 |    3.908 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.843 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.070 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.345 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.541 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    4.756 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    4.999 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[49] | CLK ^        | DFFSR   | 0.182 | 0.005 |   1.161 |    5.004 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[38] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[38] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.153
- Setup                         0.114
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.909
- Arrival Time                  7.751
= Slack Time                   -3.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.242 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.202 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.129 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.049 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.723 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.780 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.686 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.429 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.197 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.412 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.394 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.595 | 
     | \tx_core/tx_crc/crcpkt2 /U4366             | S v -> Y v         | MUX2X1  | 0.135 | 0.314 |   7.751 |    3.909 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[38] | D v                | DFFSR   | 0.135 | 0.000 |   7.751 |    3.909 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.842 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.069 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.343 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.540 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.218 |   0.916 |    4.758 | 
     | FECTS_clks_clk___L5_I104                   | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.232 |   1.148 |    4.990 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[38] | CLK ^        | DFFSR   | 0.153 | 0.005 |   1.153 |    4.995 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[51] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[51] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.160
- Setup                         0.122
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.908
- Arrival Time                  7.750
= Slack Time                   -3.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.242 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.201 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.129 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.048 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.723 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.779 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.685 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.429 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.197 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.413 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.394 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.595 | 
     | \tx_core/tx_crc/crcpkt2 /U4357             | S v -> Y v         | MUX2X1  | 0.165 | 0.313 |   7.750 |    3.908 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[51] | D v                | DFFSR   | 0.165 | 0.000 |   7.750 |    3.908 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.842 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.068 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.343 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.540 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    4.755 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    4.998 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[51] | CLK ^        | DFFSR   | 0.182 | 0.004 |   1.160 |    5.002 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[41] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[41] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.154
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.906
- Arrival Time                  7.747
= Slack Time                   -3.841
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.241 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.201 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.128 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.048 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.722 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.779 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.685 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.428 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.196 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.253 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.413 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.395 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.596 | 
     | \tx_core/tx_crc/crcpkt2 /U4578             | S v -> Y v         | MUX2X1  | 0.153 | 0.310 |   7.747 |    3.906 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[41] | D v                | DFFSR   | 0.153 | 0.000 |   7.747 |    3.906 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.841 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.068 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.342 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.539 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    4.754 | 
     | FECTS_clks_clk___L5_I99                    | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.238 |   1.151 |    4.993 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[41] | CLK ^        | DFFSR   | 0.159 | 0.002 |   1.154 |    4.995 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[40] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[40] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.166
- Setup                         0.121
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.915
- Arrival Time                  7.753
= Slack Time                   -3.838
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.238 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.198 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.125 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.045 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.719 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.776 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.682 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.425 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.193 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.257 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.417 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.398 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.599 | 
     | \tx_core/tx_crc/crcpkt2 /U4498             | S v -> Y v         | MUX2X1  | 0.161 | 0.315 |   7.752 |    3.915 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[40] | D v                | DFFSR   | 0.161 | 0.000 |   7.753 |    3.915 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.838 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.065 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.339 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.536 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    4.751 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    4.994 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[40] | CLK ^        | DFFSR   | 0.183 | 0.010 |   1.166 |    5.004 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[46] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[46] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.163
- Setup                         0.120
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.913
- Arrival Time                  7.750
= Slack Time                   -3.836
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.236 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.196 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.123 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.043 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.718 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.774 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.680 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.424 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.191 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.258 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.418 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.400 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.601 | 
     | \tx_core/tx_crc/crcpkt2 /U4361             | S v -> Y v         | MUX2X1  | 0.155 | 0.312 |   7.750 |    3.913 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[46] | D v                | DFFSR   | 0.155 | 0.000 |   7.750 |    3.913 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.836 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.063 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.338 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.534 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    4.749 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    4.992 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[46] | CLK ^        | DFFSR   | 0.183 | 0.007 |   1.163 |    5.000 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[35] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[35] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.161
- Setup                         0.116
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.915
- Arrival Time                  7.751
= Slack Time                   -3.836
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.236 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.196 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.123 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.043 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.718 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.774 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.680 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.424 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.191 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.258 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.418 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.400 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.601 | 
     | \tx_core/tx_crc/crcpkt2 /U4353             | S v -> Y v         | MUX2X1  | 0.138 | 0.314 |   7.751 |    3.914 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[35] | D v                | DFFSR   | 0.138 | 0.000 |   7.751 |    3.915 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.836 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.063 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.338 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.534 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    4.749 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    4.992 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[35] | CLK ^        | DFFSR   | 0.182 | 0.005 |   1.161 |    4.997 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[34] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[34] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.161
- Setup                         0.117
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.914
- Arrival Time                  7.750
= Slack Time                   -3.836
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.236 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.196 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.123 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.043 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.717 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.773 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.680 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.423 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.191 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.259 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.419 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.400 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.601 | 
     | \tx_core/tx_crc/crcpkt2 /U4192             | S v -> Y v         | MUX2X1  | 0.140 | 0.312 |   7.749 |    3.914 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[34] | D v                | DFFSR   | 0.140 | 0.000 |   7.750 |    3.914 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.836 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.063 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.337 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.534 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    4.749 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    4.992 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[34] | CLK ^        | DFFSR   | 0.182 | 0.005 |   1.161 |    4.997 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[39] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[39] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.162
- Setup                         0.116
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.916
- Arrival Time                  7.752
= Slack Time                   -3.836
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.236 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.195 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.123 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.042 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.717 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.773 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.679 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.423 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.190 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.259 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.419 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.400 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.602 | 
     | \tx_core/tx_crc/crcpkt2 /U4476             | S v -> Y v         | MUX2X1  | 0.136 | 0.314 |   7.752 |    3.916 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[39] | D v                | DFFSR   | 0.136 | 0.000 |   7.752 |    3.916 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.836 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.062 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.337 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.533 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    4.749 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    4.992 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[39] | CLK ^        | DFFSR   | 0.182 | 0.006 |   1.162 |    4.998 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[20] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.169
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.930
- Arrival Time                  7.765
= Slack Time                   -3.835
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.235 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.195 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.122 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.042 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.716 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.773 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.679 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.422 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.190 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.260 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.419 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.401 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.602 | 
     | \tx_core/tx_crc/crcpkt2 /U4581             | S v -> Y v         | MUX2X1  | 0.111 | 0.328 |   7.765 |    3.930 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[20] | D v                | DFFSR   | 0.111 | 0.000 |   7.765 |    3.930 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.835 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.062 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.332 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.546 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    4.769 | 
     | FECTS_clks_clk___L5_I126                   | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.229 |   1.163 |    4.998 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[20] | CLK ^        | DFFSR   | 0.149 | 0.007 |   1.169 |    5.004 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[33] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[33] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.162
- Setup                         0.115
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.917
- Arrival Time                  7.749
= Slack Time                   -3.832
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.232 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.192 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.119 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.039 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.713 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.770 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.676 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.419 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.187 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.263 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.422 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.404 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.605 | 
     | \tx_core/tx_crc/crcpkt2 /U4054             | S v -> Y v         | MUX2X1  | 0.130 | 0.312 |   7.749 |    3.917 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[33] | D v                | DFFSR   | 0.130 | 0.000 |   7.749 |    3.917 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.832 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.059 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.333 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.530 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    4.745 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    4.988 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[33] | CLK ^        | DFFSR   | 0.182 | 0.006 |   1.162 |    4.994 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[11] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.170
- Setup                         0.104
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.935
- Arrival Time                  7.763
= Slack Time                   -3.828
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.228 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.188 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.115 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.035 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.710 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.766 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.672 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.415 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.183 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.266 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.426 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.408 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.609 | 
     | \tx_core/tx_crc/crcpkt2 /U4364             | S v -> Y v         | MUX2X1  | 0.089 | 0.326 |   7.763 |    3.935 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[11] | D v                | DFFSR   | 0.089 | 0.000 |   7.763 |    3.935 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.828 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.055 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.325 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.539 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    4.762 | 
     | FECTS_clks_clk___L5_I126                   | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.229 |   1.163 |    4.991 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[11] | CLK ^        | DFFSR   | 0.149 | 0.007 |   1.170 |    4.998 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[14] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.168
- Setup                         0.104
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.935
- Arrival Time                  7.762
= Slack Time                   -3.828
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.228 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.187 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.115 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.034 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.709 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.765 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.671 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.415 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.182 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.267 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.427 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.408 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.609 | 
     | \tx_core/tx_crc/crcpkt2 /U4470             | S v -> Y v         | MUX2X1  | 0.086 | 0.325 |   7.762 |    3.934 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[14] | D v                | DFFSR   | 0.086 | 0.000 |   7.762 |    3.935 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.828 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.054 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.324 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.538 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    4.761 | 
     | FECTS_clks_clk___L5_I126                   | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.229 |   1.163 |    4.990 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[14] | CLK ^        | DFFSR   | 0.149 | 0.006 |   1.168 |    4.996 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[30] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.168
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.928
- Arrival Time                  7.754
= Slack Time                   -3.826
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.226 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.186 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.113 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.033 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.707 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.763 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.670 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.413 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.181 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.269 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.429 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.410 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.611 | 
     | \tx_core/tx_crc/crcpkt2 /U4168             | S v -> Y v         | MUX2X1  | 0.113 | 0.317 |   7.754 |    3.928 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[30] | D v                | DFFSR   | 0.113 | 0.000 |   7.754 |    3.928 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.826 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.052 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.322 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.537 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    4.759 | 
     | FECTS_clks_clk___L5_I126                   | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.229 |   1.163 |    4.988 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[30] | CLK ^        | DFFSR   | 0.149 | 0.005 |   1.168 |    4.994 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[48] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[48] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.175
- Setup                         0.122
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.923
- Arrival Time                  7.749
= Slack Time                   -3.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.225 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.185 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.112 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.032 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.707 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.763 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.669 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.413 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.180 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.269 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.429 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.410 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.612 | 
     | \tx_core/tx_crc/crcpkt2 /U4172             | S v -> Y v         | MUX2X1  | 0.171 | 0.311 |   7.748 |    3.923 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[48] | D v                | DFFSR   | 0.171 | 0.000 |   7.749 |    3.923 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.825 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.052 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.322 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.536 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    4.758 | 
     | FECTS_clks_clk___L5_I121                   | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.235 |   1.168 |    4.993 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[48] | CLK ^        | DFFSR   | 0.159 | 0.008 |   1.175 |    5.001 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[18] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.171
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.932
- Arrival Time                  7.754
= Slack Time                   -3.823
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.223 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.182 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.110 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.029 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.704 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.760 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.666 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.410 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.178 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.272 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.432 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.413 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.614 | 
     | \tx_core/tx_crc/crcpkt2 /U4480             | S v -> Y v         | MUX2X1  | 0.108 | 0.317 |   7.754 |    3.932 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[18] | D v                | DFFSR   | 0.108 | 0.000 |   7.754 |    3.932 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.823 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.049 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.319 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.534 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    4.755 | 
     | FECTS_clks_clk___L5_I122                   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    4.984 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[18] | CLK ^        | DFFSR   | 0.170 | 0.010 |   1.171 |    4.994 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[17] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.170
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.930
- Arrival Time                  7.752
= Slack Time                   -3.822
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.222 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.182 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.109 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.029 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.703 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.760 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.666 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.409 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.177 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.272 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.432 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.414 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.615 | 
     | \tx_core/tx_crc/crcpkt2 /U4351             | S v -> Y v         | MUX2X1  | 0.109 | 0.315 |   7.752 |    3.930 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[17] | D v                | DFFSR   | 0.109 | 0.000 |   7.752 |    3.930 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.822 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.049 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.319 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.533 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    4.754 | 
     | FECTS_clks_clk___L5_I122                   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    4.984 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[17] | CLK ^        | DFFSR   | 0.170 | 0.009 |   1.170 |    4.992 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[45] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[45] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.169
- Setup                         0.119
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.919
- Arrival Time                  7.741
= Slack Time                   -3.821
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.221 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.181 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.108 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.028 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.703 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.759 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.665 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.409 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.176 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.273 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.433 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.414 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.616 | 
     | \tx_core/tx_crc/crcpkt2 /U4200             | S v -> Y v         | MUX2X1  | 0.161 | 0.304 |   7.741 |    3.919 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[45] | D v                | DFFSR   | 0.161 | 0.000 |   7.741 |    3.919 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.821 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.048 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.318 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.532 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    4.755 | 
     | FECTS_clks_clk___L5_I127                   | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.231 |   1.164 |    4.986 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[45] | CLK ^        | DFFSR   | 0.149 | 0.004 |   1.169 |    4.990 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.173
- Setup                         0.103
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.941
- Arrival Time                  7.758
= Slack Time                   -3.818
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.218 | 
     | \tx_core/axi_master /U120                 | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.178 | 
     | \tx_core/axi_master /U469                 | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.105 | 
     | \tx_core/axi_master /U507                 | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.025 | 
     | \tx_core/axi_master /U508                 | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.699 | 
     | \tx_core/axi_master /U1365                | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.755 | 
     | \tx_core/axi_master /U1735                | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.661 | 
     | \tx_core/axi_master /U240                 | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.405 | 
     | \tx_core/axi_master /U1740                | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.173 | 
     | \tx_core/tx_crc/crcpkt2 /U1438            | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.277 | 
     | \tx_core/tx_crc/crcpkt2 /U2305            | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.437 | 
     | \tx_core/tx_crc/crcpkt2 /U6               | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.418 | 
     | \tx_core/tx_crc/crcpkt2 /U463             | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.619 | 
     | \tx_core/tx_crc/crcpkt2 /U4370            | S v -> Y v         | MUX2X1  | 0.076 | 0.321 |   7.758 |    3.940 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[1] | D v                | DFFSR   | 0.076 | 0.000 |   7.758 |    3.941 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.818 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.045 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.315 | 
     | FECTS_clks_clk___L3_I12                   | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.529 | 
     | FECTS_clks_clk___L4_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    4.750 | 
     | FECTS_clks_clk___L5_I122                  | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    4.979 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[1] | CLK ^        | DFFSR   | 0.171 | 0.012 |   1.173 |    4.991 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[13] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.173
- Setup                         0.105
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.938
- Arrival Time                  7.755
= Slack Time                   -3.817
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.217 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.176 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.104 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.023 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.698 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.754 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.660 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.404 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.171 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.278 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.438 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.419 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.620 | 
     | \tx_core/tx_crc/crcpkt2 /U4369             | S v -> Y v         | MUX2X1  | 0.085 | 0.318 |   7.755 |    3.938 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[13] | D v                | DFFSR   | 0.085 | 0.000 |   7.755 |    3.938 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.817 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.043 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.313 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.528 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    4.749 | 
     | FECTS_clks_clk___L5_I122                   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    4.978 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[13] | CLK ^        | DFFSR   | 0.171 | 0.012 |   1.173 |    4.990 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[26] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.172
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.932
- Arrival Time                  7.749
= Slack Time                   -3.817
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.217 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.176 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.104 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.023 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.698 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.754 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.660 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.404 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.171 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.278 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.438 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.419 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.620 | 
     | \tx_core/tx_crc/crcpkt2 /U4180             | S v -> Y v         | MUX2X1  | 0.114 | 0.312 |   7.749 |    3.932 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[26] | D v                | DFFSR   | 0.114 | 0.000 |   7.749 |    3.932 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.817 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.043 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.313 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.528 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    4.750 | 
     | FECTS_clks_clk___L5_I125                   | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.230 |   1.164 |    4.981 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[26] | CLK ^        | DFFSR   | 0.155 | 0.008 |   1.172 |    4.989 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[27] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.169
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.930
- Arrival Time                  7.747
= Slack Time                   -3.816
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.216 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.176 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.103 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.023 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.697 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.754 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.660 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.403 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.171 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.278 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.438 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.420 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.621 | 
     | \tx_core/tx_crc/crcpkt2 /U4343             | S v -> Y v         | MUX2X1  | 0.109 | 0.309 |   7.746 |    3.930 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[27] | D v                | DFFSR   | 0.109 | 0.000 |   7.747 |    3.930 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.816 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.043 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.313 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.527 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    4.750 | 
     | FECTS_clks_clk___L5_I125                   | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.230 |   1.164 |    4.980 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[27] | CLK ^        | DFFSR   | 0.155 | 0.005 |   1.169 |    4.985 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[31] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.168
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.929
- Arrival Time                  7.743
= Slack Time                   -3.814
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.214 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.174 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.101 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.021 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.695 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.752 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.658 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.401 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.169 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.281 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.440 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.422 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.623 | 
     | \tx_core/tx_crc/crcpkt2 /U4207             | S v -> Y v         | MUX2X1  | 0.112 | 0.306 |   7.743 |    3.929 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[31] | D v                | DFFSR   | 0.112 | 0.000 |   7.743 |    3.929 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.814 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.041 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.311 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.525 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    4.748 | 
     | FECTS_clks_clk___L5_I127                   | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.231 |   1.164 |    4.979 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[31] | CLK ^        | DFFSR   | 0.149 | 0.004 |   1.168 |    4.983 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[50] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[50] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.151
- Setup                         0.121
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.900
- Arrival Time                  7.713
= Slack Time                   -3.813
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.213 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.173 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.100 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.020 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.694 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.751 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.657 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.400 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.168 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.282 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.441 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.423 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.575 | 
     | \tx_core/tx_crc/crcpkt2 /U3912             | S v -> Y v         | MUX2X1  | 0.162 | 0.325 |   7.713 |    3.900 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[50] | D v                | DFFSR   | 0.162 | 0.000 |   7.713 |    3.900 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.813 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.040 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.314 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.511 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.218 |   0.916 |    4.729 | 
     | FECTS_clks_clk___L5_I101                   | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.229 |   1.145 |    4.958 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[50] | CLK ^        | DFFSR   | 0.165 | 0.006 |   1.151 |    4.964 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[21] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.171
- Setup                         0.108
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.933
- Arrival Time                  7.745
= Slack Time                   -3.812
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.212 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.172 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.099 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.019 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.693 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.750 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.656 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.399 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.167 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.283 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.442 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.424 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.625 | 
     | \tx_core/tx_crc/crcpkt2 /U4600             | S v -> Y v         | MUX2X1  | 0.101 | 0.308 |   7.745 |    3.933 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[21] | D v                | DFFSR   | 0.101 | 0.000 |   7.745 |    3.933 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.812 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.039 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.309 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.523 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    4.744 | 
     | FECTS_clks_clk___L5_I122                   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    4.974 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[21] | CLK ^        | DFFSR   | 0.170 | 0.009 |   1.171 |    4.983 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[42] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[42] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.150
- Setup                         0.120
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.900
- Arrival Time                  7.712
= Slack Time                   -3.812
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.212 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.172 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.099 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.019 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.693 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.750 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.656 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.399 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.167 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.283 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.442 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.424 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.576 | 
     | \tx_core/tx_crc/crcpkt2 /U3066             | S v -> Y v         | MUX2X1  | 0.161 | 0.324 |   7.712 |    3.900 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[42] | D v                | DFFSR   | 0.161 | 0.000 |   7.712 |    3.900 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.812 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.039 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.313 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.510 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.218 |   0.916 |    4.728 | 
     | FECTS_clks_clk___L5_I101                   | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.229 |   1.145 |    4.957 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[42] | CLK ^        | DFFSR   | 0.165 | 0.005 |   1.150 |    4.962 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[43] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[43] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.154
- Setup                         0.119
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.905
- Arrival Time                  7.716
= Slack Time                   -3.812
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.212 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.171 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.099 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.018 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.693 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.749 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.655 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.399 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.166 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.283 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.443 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.424 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.576 | 
     | \tx_core/tx_crc/crcpkt2 /U3188             | S v -> Y v         | MUX2X1  | 0.155 | 0.328 |   7.716 |    3.904 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[43] | D v                | DFFSR   | 0.155 | 0.000 |   7.716 |    3.905 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.812 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.038 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.313 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.509 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.218 |   0.916 |    4.727 | 
     | FECTS_clks_clk___L5_I101                   | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.229 |   1.145 |    4.956 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[43] | CLK ^        | DFFSR   | 0.166 | 0.009 |   1.154 |    4.965 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[32] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[32] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.176
- Setup                         0.113
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.932
- Arrival Time                  7.740
= Slack Time                   -3.807
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.207 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.167 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.095 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.014 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.689 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.745 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.651 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.395 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.162 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.287 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.447 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.428 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.630 | 
     | \tx_core/tx_crc/crcpkt2 /U4176             | S v -> Y v         | MUX2X1  | 0.129 | 0.302 |   7.740 |    3.932 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[32] | D v                | DFFSR   | 0.129 | 0.000 |   7.740 |    3.932 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.807 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.034 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.304 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.518 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    4.740 | 
     | FECTS_clks_clk___L5_I121                   | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.235 |   1.168 |    4.975 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[32] | CLK ^        | DFFSR   | 0.159 | 0.008 |   1.176 |    4.983 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[9] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.172
- Setup                         0.105
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.937
- Arrival Time                  7.745
= Slack Time                   -3.807
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.207 | 
     | \tx_core/axi_master /U120                 | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.167 | 
     | \tx_core/axi_master /U469                 | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.094 | 
     | \tx_core/axi_master /U507                 | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.014 | 
     | \tx_core/axi_master /U508                 | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.688 | 
     | \tx_core/axi_master /U1365                | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.745 | 
     | \tx_core/axi_master /U1735                | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.651 | 
     | \tx_core/axi_master /U240                 | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.394 | 
     | \tx_core/axi_master /U1740                | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.162 | 
     | \tx_core/tx_crc/crcpkt2 /U1438            | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.287 | 
     | \tx_core/tx_crc/crcpkt2 /U2305            | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.447 | 
     | \tx_core/tx_crc/crcpkt2 /U6               | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.429 | 
     | \tx_core/tx_crc/crcpkt2 /U463             | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.630 | 
     | \tx_core/tx_crc/crcpkt2 /U4205            | S v -> Y v         | MUX2X1  | 0.089 | 0.307 |   7.744 |    3.937 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[9] | D v                | DFFSR   | 0.089 | 0.000 |   7.745 |    3.937 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.807 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.034 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.304 | 
     | FECTS_clks_clk___L3_I12                   | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.518 | 
     | FECTS_clks_clk___L4_I32                   | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    4.741 | 
     | FECTS_clks_clk___L5_I125                  | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.230 |   1.164 |    4.971 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[9] | CLK ^        | DFFSR   | 0.155 | 0.008 |   1.172 |    4.979 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[25] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.169
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.930
- Arrival Time                  7.736
= Slack Time                   -3.807
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.207 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.166 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.094 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.013 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.688 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.744 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.650 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.394 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.161 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.288 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.448 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.429 | 
     | \tx_core/tx_crc/crcpkt2 /U463              | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.630 | 
     | \tx_core/tx_crc/crcpkt2 /U4196             | S v -> Y v         | MUX2X1  | 0.111 | 0.299 |   7.736 |    3.929 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[25] | D v                | DFFSR   | 0.111 | 0.000 |   7.736 |    3.930 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.807 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.033 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.303 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.517 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    4.740 | 
     | FECTS_clks_clk___L5_I125                   | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.230 |   1.164 |    4.970 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[25] | CLK ^        | DFFSR   | 0.155 | 0.005 |   1.169 |    4.975 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[16] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.149
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.910
- Arrival Time                  7.714
= Slack Time                   -3.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.204 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.163 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.091 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.010 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.685 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.741 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.647 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.391 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.159 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.291 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.451 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.432 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.584 | 
     | \tx_core/tx_crc/crcpkt2 /U3215             | S v -> Y v         | MUX2X1  | 0.107 | 0.326 |   7.714 |    3.910 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[16] | D v                | DFFSR   | 0.107 | 0.000 |   7.714 |    3.910 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.804 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.030 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.305 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.502 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.218 |   0.916 |    4.720 | 
     | FECTS_clks_clk___L5_I101                   | A ^ -> Y ^   | CLKBUF1 | 0.163 | 0.229 |   1.145 |    4.948 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[16] | CLK ^        | DFFSR   | 0.165 | 0.004 |   1.149 |    4.953 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin56_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[29] /D (^) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.183
- Setup                         0.149
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.903
- Arrival Time                  7.697
= Slack Time                   -3.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.194 | 
     | \tx_core/axi_master /U120                   | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.154 | 
     | \tx_core/axi_master /U469                   | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.081 | 
     | \tx_core/axi_master /U507                   | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -3.001 | 
     | \tx_core/axi_master /U508                   | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.676 | 
     | \tx_core/axi_master /U1365                  | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.732 | 
     | \tx_core/axi_master /U1735                  | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.638 | 
     | \tx_core/axi_master /U240                   | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.382 | 
     | \tx_core/axi_master /U1740                  | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.149 | 
     | \tx_core/tx_crc/crcpkt2 /U1438              | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.300 | 
     | \tx_core/tx_crc/crcpkt2 /U2305              | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.460 | 
     | \tx_core/tx_crc/crcpkt2 /U6                 | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.442 | 
     | \tx_core/tx_crc/crcpkt2 /U463               | A ^ -> Y v         | INVX4   | 1.076 | 1.201 |   7.437 |    3.643 | 
     | \tx_core/tx_crc/crcpkt2 /U3292              | A v -> Y ^         | OAI22X1 | 0.311 | 0.260 |   7.697 |    3.903 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[29] | D ^                | DFFSR   | 0.311 | 0.000 |   7.697 |    3.903 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.794 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.021 | 
     | FECTS_clks_clk___L2_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.295 | 
     | FECTS_clks_clk___L3_I11                     | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.227 |   0.728 |    4.522 | 
     | FECTS_clks_clk___L4_I27                     | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.220 |   0.948 |    4.742 | 
     | FECTS_clks_clk___L5_I105                    | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.230 |   1.178 |    4.973 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin56_d_reg[29] | CLK ^        | DFFSR   | 0.152 | 0.004 |   1.183 |    4.977 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[37] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[37] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.165
- Setup                         0.115
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.920
- Arrival Time                  7.712
= Slack Time                   -3.792
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.192 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.152 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.079 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -2.999 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.673 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.730 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.636 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.379 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.147 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.303 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.462 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.444 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.596 | 
     | \tx_core/tx_crc/crcpkt2 /U3921             | S v -> Y v         | MUX2X1  | 0.134 | 0.324 |   7.712 |    3.920 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[37] | D v                | DFFSR   | 0.134 | 0.000 |   7.712 |    3.920 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.792 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.019 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.293 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.490 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    4.705 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    4.948 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[37] | CLK ^        | DFFSR   | 0.183 | 0.009 |   1.165 |    4.957 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[44] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[44] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.166
- Setup                         0.120
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.916
- Arrival Time                  7.708
= Slack Time                   -3.792
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.192 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.152 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.079 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -2.999 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.673 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.729 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.635 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.379 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.147 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.303 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.463 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.444 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.596 | 
     | \tx_core/tx_crc/crcpkt2 /U3208             | S v -> Y v         | MUX2X1  | 0.155 | 0.320 |   7.707 |    3.916 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[44] | D v                | DFFSR   | 0.155 | 0.000 |   7.708 |    3.916 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.792 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.019 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.293 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.490 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    4.705 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    4.948 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[44] | CLK ^        | DFFSR   | 0.183 | 0.010 |   1.166 |    4.958 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[28] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.160
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.920
- Arrival Time                  7.710
= Slack Time                   -3.789
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.189 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.149 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.077 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -2.996 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.671 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.727 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.633 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.377 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.144 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.305 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.465 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.446 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.598 | 
     | \tx_core/tx_crc/crcpkt2 /U3221             | S v -> Y v         | MUX2X1  | 0.109 | 0.322 |   7.709 |    3.920 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[28] | D v                | DFFSR   | 0.109 | 0.000 |   7.710 |    3.920 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.789 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.016 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.291 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.197 |   0.698 |    4.487 | 
     | FECTS_clks_clk___L4_I25                    | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.215 |   0.913 |    4.702 | 
     | FECTS_clks_clk___L5_I100                   | A ^ -> Y ^   | CLKBUF1 | 0.179 | 0.243 |   1.156 |    4.945 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[28] | CLK ^        | DFFSR   | 0.182 | 0.004 |   1.160 |    4.950 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[53] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[53] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.183
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.935
- Arrival Time                  7.723
= Slack Time                   -3.789
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.189 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.148 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.076 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -2.995 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.670 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.726 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.632 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.376 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.143 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.306 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.466 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.447 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.599 | 
     | \tx_core/tx_crc/crcpkt2 /U3282             | S v -> Y v         | MUX2X1  | 0.152 | 0.336 |   7.723 |    3.935 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[53] | D v                | DFFSR   | 0.152 | 0.000 |   7.723 |    3.935 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.789 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.015 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.290 | 
     | FECTS_clks_clk___L3_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.227 |   0.728 |    4.517 | 
     | FECTS_clks_clk___L4_I27                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.220 |   0.948 |    4.737 | 
     | FECTS_clks_clk___L5_I105                   | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.230 |   1.179 |    4.967 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[53] | CLK ^        | DFFSR   | 0.152 | 0.004 |   1.183 |    4.971 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[55] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[55] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.181
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.933
- Arrival Time                  7.721
= Slack Time                   -3.788
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.188 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.148 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.076 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -2.995 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.670 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.726 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.632 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.376 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.143 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.306 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.466 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.447 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.599 | 
     | \tx_core/tx_crc/crcpkt2 /U4039             | S v -> Y v         | MUX2X1  | 0.152 | 0.334 |   7.721 |    3.933 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[55] | D v                | DFFSR   | 0.152 | 0.000 |   7.721 |    3.933 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.788 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.015 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.290 | 
     | FECTS_clks_clk___L3_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.227 |   0.728 |    4.516 | 
     | FECTS_clks_clk___L4_I27                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.220 |   0.948 |    4.737 | 
     | FECTS_clks_clk___L5_I107                   | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.229 |   1.178 |    4.966 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[55] | CLK ^        | DFFSR   | 0.149 | 0.003 |   1.180 |    4.969 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.165
- Setup                         0.102
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.933
- Arrival Time                  7.720
= Slack Time                   -3.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.187 | 
     | \tx_core/axi_master /U120                 | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.147 | 
     | \tx_core/axi_master /U469                 | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.074 | 
     | \tx_core/axi_master /U507                 | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -2.994 | 
     | \tx_core/axi_master /U508                 | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.668 | 
     | \tx_core/axi_master /U1365                | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.725 | 
     | \tx_core/axi_master /U1735                | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.631 | 
     | \tx_core/axi_master /U240                 | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.374 | 
     | \tx_core/axi_master /U1740                | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.142 | 
     | \tx_core/tx_crc/crcpkt2 /U1438            | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.308 | 
     | \tx_core/tx_crc/crcpkt2 /U2305            | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.467 | 
     | \tx_core/tx_crc/crcpkt2 /U6               | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.449 | 
     | \tx_core/tx_crc/crcpkt2 /U464             | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.601 | 
     | \tx_core/tx_crc/crcpkt2 /U3919            | S v -> Y v         | MUX2X1  | 0.076 | 0.332 |   7.720 |    3.933 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[0] | D v                | DFFSR   | 0.076 | 0.000 |   7.720 |    3.933 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.787 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.014 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.284 | 
     | FECTS_clks_clk___L3_I12                   | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.498 | 
     | FECTS_clks_clk___L4_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    4.719 | 
     | FECTS_clks_clk___L5_I123                  | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.227 |   1.160 |    4.947 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[0] | CLK ^        | DFFSR   | 0.149 | 0.005 |   1.165 |    4.952 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.164
- Setup                         0.102
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.933
- Arrival Time                  7.720
= Slack Time                   -3.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.187 | 
     | \tx_core/axi_master /U120                 | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.147 | 
     | \tx_core/axi_master /U469                 | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.074 | 
     | \tx_core/axi_master /U507                 | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -2.994 | 
     | \tx_core/axi_master /U508                 | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.668 | 
     | \tx_core/axi_master /U1365                | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.725 | 
     | \tx_core/axi_master /U1735                | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.631 | 
     | \tx_core/axi_master /U240                 | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.374 | 
     | \tx_core/axi_master /U1740                | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.142 | 
     | \tx_core/tx_crc/crcpkt2 /U1438            | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.308 | 
     | \tx_core/tx_crc/crcpkt2 /U2305            | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.467 | 
     | \tx_core/tx_crc/crcpkt2 /U6               | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.449 | 
     | \tx_core/tx_crc/crcpkt2 /U464             | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.601 | 
     | \tx_core/tx_crc/crcpkt2 /U3218            | S v -> Y v         | MUX2X1  | 0.076 | 0.332 |   7.720 |    3.933 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[2] | D v                | DFFSR   | 0.076 | 0.000 |   7.720 |    3.933 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.787 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.014 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.284 | 
     | FECTS_clks_clk___L3_I12                   | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.498 | 
     | FECTS_clks_clk___L4_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    4.719 | 
     | FECTS_clks_clk___L5_I120                  | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.231 |   1.163 |    4.950 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[2] | CLK ^        | DFFSR   | 0.149 | 0.001 |   1.164 |    4.951 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[54] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[54] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.184
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.937
- Arrival Time                  7.722
= Slack Time                   -3.786
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.186 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.145 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.073 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -2.992 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.667 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.723 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.629 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.373 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.141 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.309 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.469 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.450 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.602 | 
     | \tx_core/tx_crc/crcpkt2 /U3179             | S v -> Y v         | MUX2X1  | 0.152 | 0.334 |   7.722 |    3.936 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[54] | D v                | DFFSR   | 0.152 | 0.000 |   7.722 |    3.937 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.786 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.012 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.275 |   0.501 |    4.287 | 
     | FECTS_clks_clk___L3_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.121 | 0.227 |   0.728 |    4.514 | 
     | FECTS_clks_clk___L4_I27                    | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.220 |   0.948 |    4.734 | 
     | FECTS_clks_clk___L5_I105                   | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.230 |   1.179 |    4.964 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[54] | CLK ^        | DFFSR   | 0.152 | 0.006 |   1.184 |    4.970 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.166
- Setup                         0.101
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.934
- Arrival Time                  7.718
= Slack Time                   -3.783
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.183 | 
     | \tx_core/axi_master /U120                 | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.143 | 
     | \tx_core/axi_master /U469                 | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.070 | 
     | \tx_core/axi_master /U507                 | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -2.990 | 
     | \tx_core/axi_master /U508                 | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.665 | 
     | \tx_core/axi_master /U1365                | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.721 | 
     | \tx_core/axi_master /U1735                | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.627 | 
     | \tx_core/axi_master /U240                 | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.371 | 
     | \tx_core/axi_master /U1740                | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.138 | 
     | \tx_core/tx_crc/crcpkt2 /U1438            | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.311 | 
     | \tx_core/tx_crc/crcpkt2 /U2305            | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.471 | 
     | \tx_core/tx_crc/crcpkt2 /U6               | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.453 | 
     | \tx_core/tx_crc/crcpkt2 /U464             | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.604 | 
     | \tx_core/tx_crc/crcpkt2 /U3176            | S v -> Y v         | MUX2X1  | 0.075 | 0.330 |   7.717 |    3.934 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[3] | D v                | DFFSR   | 0.075 | 0.000 |   7.718 |    3.934 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.783 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.010 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.280 | 
     | FECTS_clks_clk___L3_I12                   | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.494 | 
     | FECTS_clks_clk___L4_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    4.715 | 
     | FECTS_clks_clk___L5_I120                  | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.231 |   1.163 |    4.947 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[3] | CLK ^        | DFFSR   | 0.149 | 0.002 |   1.166 |    4.949 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[6] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.169
- Setup                         0.102
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.937
- Arrival Time                  7.719
= Slack Time                   -3.782
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.182 | 
     | \tx_core/axi_master /U120                 | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.142 | 
     | \tx_core/axi_master /U469                 | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.069 | 
     | \tx_core/axi_master /U507                 | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -2.989 | 
     | \tx_core/axi_master /U508                 | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.664 | 
     | \tx_core/axi_master /U1365                | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.720 | 
     | \tx_core/axi_master /U1735                | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.626 | 
     | \tx_core/axi_master /U240                 | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.370 | 
     | \tx_core/axi_master /U1740                | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.137 | 
     | \tx_core/tx_crc/crcpkt2 /U1438            | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.312 | 
     | \tx_core/tx_crc/crcpkt2 /U2305            | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.472 | 
     | \tx_core/tx_crc/crcpkt2 /U6               | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.454 | 
     | \tx_core/tx_crc/crcpkt2 /U464             | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.605 | 
     | \tx_core/tx_crc/crcpkt2 /U4204            | S v -> Y v         | MUX2X1  | 0.077 | 0.331 |   7.719 |    3.937 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[6] | D v                | DFFSR   | 0.077 | 0.000 |   7.719 |    3.937 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.782 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.009 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.279 | 
     | FECTS_clks_clk___L3_I12                   | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.493 | 
     | FECTS_clks_clk___L4_I32                   | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.223 |   0.934 |    4.716 | 
     | FECTS_clks_clk___L5_I126                  | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.229 |   1.163 |    4.945 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[6] | CLK ^        | DFFSR   | 0.149 | 0.006 |   1.169 |    4.951 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[10] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.174
- Setup                         0.106
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.938
- Arrival Time                  7.720
= Slack Time                   -3.782
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.182 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.142 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.069 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -2.989 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.663 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.720 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.626 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.369 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.137 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.313 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.472 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.454 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.606 | 
     | \tx_core/tx_crc/crcpkt2 /U3916             | S v -> Y v         | MUX2X1  | 0.090 | 0.332 |   7.720 |    3.938 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[10] | D v                | DFFSR   | 0.090 | 0.000 |   7.720 |    3.938 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.782 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.009 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.279 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.493 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    4.714 | 
     | FECTS_clks_clk___L5_I122                   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    4.943 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[10] | CLK ^        | DFFSR   | 0.171 | 0.012 |   1.174 |    4.956 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[23] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.173
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.934
- Arrival Time                  7.716
= Slack Time                   -3.782
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.182 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.142 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.069 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -2.989 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.663 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.720 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.626 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.369 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.137 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.313 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.472 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.454 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.606 | 
     | \tx_core/tx_crc/crcpkt2 /U3185             | S v -> Y v         | MUX2X1  | 0.105 | 0.328 |   7.715 |    3.934 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[23] | D v                | DFFSR   | 0.105 | 0.000 |   7.716 |    3.934 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.782 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.009 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.279 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.493 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    4.714 | 
     | FECTS_clks_clk___L5_I122                   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    4.943 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[23] | CLK ^        | DFFSR   | 0.171 | 0.011 |   1.173 |    4.955 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[19] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.168
- Setup                         0.108
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.930
- Arrival Time                  7.711
= Slack Time                   -3.781
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.181 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.141 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.068 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -2.988 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.662 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.719 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.625 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.368 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.136 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.314 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.473 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.455 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.607 | 
     | \tx_core/tx_crc/crcpkt2 /U4502             | S v -> Y v         | MUX2X1  | 0.101 | 0.323 |   7.711 |    3.930 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[19] | D v                | DFFSR   | 0.101 | 0.000 |   7.711 |    3.930 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.781 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.008 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.278 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.492 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    4.713 | 
     | FECTS_clks_clk___L5_I122                   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    4.942 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[19] | CLK ^        | DFFSR   | 0.170 | 0.007 |   1.168 |    4.949 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[7] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.173
- Setup                         0.104
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.939
- Arrival Time                  7.719
= Slack Time                   -3.780
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.180 | 
     | \tx_core/axi_master /U120                 | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.140 | 
     | \tx_core/axi_master /U469                 | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.067 | 
     | \tx_core/axi_master /U507                 | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -2.986 | 
     | \tx_core/axi_master /U508                 | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.661 | 
     | \tx_core/axi_master /U1365                | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.717 | 
     | \tx_core/axi_master /U1735                | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.623 | 
     | \tx_core/axi_master /U240                 | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.367 | 
     | \tx_core/axi_master /U1740                | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.135 | 
     | \tx_core/tx_crc/crcpkt2 /U1438            | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.315 | 
     | \tx_core/tx_crc/crcpkt2 /U2305            | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.475 | 
     | \tx_core/tx_crc/crcpkt2 /U6               | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.456 | 
     | \tx_core/tx_crc/crcpkt2 /U464             | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.608 | 
     | \tx_core/tx_crc/crcpkt2 /U3189            | S v -> Y v         | MUX2X1  | 0.081 | 0.331 |   7.719 |    3.939 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[7] | D v                | DFFSR   | 0.081 | 0.000 |   7.719 |    3.939 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.780 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.007 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.277 | 
     | FECTS_clks_clk___L3_I12                   | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.491 | 
     | FECTS_clks_clk___L4_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    4.712 | 
     | FECTS_clks_clk___L5_I122                  | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    4.941 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[7] | CLK ^        | DFFSR   | 0.171 | 0.012 |   1.173 |    4.953 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[22] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.172
- Setup                         0.108
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.934
- Arrival Time                  7.713
= Slack Time                   -3.779
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.179 | 
     | \tx_core/axi_master /U120                  | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.139 | 
     | \tx_core/axi_master /U469                  | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.066 | 
     | \tx_core/axi_master /U507                  | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -2.985 | 
     | \tx_core/axi_master /U508                  | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.660 | 
     | \tx_core/axi_master /U1365                 | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.716 | 
     | \tx_core/axi_master /U1735                 | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.622 | 
     | \tx_core/axi_master /U240                  | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.366 | 
     | \tx_core/axi_master /U1740                 | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.134 | 
     | \tx_core/tx_crc/crcpkt2 /U1438             | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.316 | 
     | \tx_core/tx_crc/crcpkt2 /U2305             | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.476 | 
     | \tx_core/tx_crc/crcpkt2 /U6                | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.457 | 
     | \tx_core/tx_crc/crcpkt2 /U464              | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.609 | 
     | \tx_core/tx_crc/crcpkt2 /U3063             | S v -> Y v         | MUX2X1  | 0.101 | 0.325 |   7.713 |    3.934 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[22] | D v                | DFFSR   | 0.101 | 0.000 |   7.713 |    3.934 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.779 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.005 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.275 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.490 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    4.711 | 
     | FECTS_clks_clk___L5_I122                   | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    4.940 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[22] | CLK ^        | DFFSR   | 0.170 | 0.011 |   1.172 |    4.951 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data56_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data56_d_reg[4] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.166
- Setup                         0.103
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.933
- Arrival Time                  7.710
= Slack Time                   -3.776
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                           | \m_r_dch.RID [1] v |         | 0.000 |       |   0.600 |   -3.176 | 
     | \tx_core/axi_master /U120                 | A v -> Y ^         | INVX4   | 0.032 | 0.040 |   0.640 |   -3.136 | 
     | \tx_core/axi_master /U469                 | B ^ -> Y v         | NOR2X1  | 0.072 | 0.073 |   0.713 |   -3.063 | 
     | \tx_core/axi_master /U507                 | B v -> Y ^         | NAND2X1 | 0.078 | 0.080 |   0.793 |   -2.983 | 
     | \tx_core/axi_master /U508                 | C ^ -> Y v         | NOR3X1  | 2.111 | 1.325 |   2.119 |   -1.658 | 
     | \tx_core/axi_master /U1365                | A v -> Y ^         | INVX4   | 0.692 | 0.944 |   3.062 |   -0.714 | 
     | \tx_core/axi_master /U1735                | C ^ -> Y v         | OAI21X1 | 0.149 | 0.094 |   3.156 |   -0.620 | 
     | \tx_core/axi_master /U240                 | B v -> Y ^         | AOI21X1 | 0.292 | 0.256 |   3.413 |   -0.364 | 
     | \tx_core/axi_master /U1740                | B ^ -> Y v         | NOR2X1  | 0.201 | 0.232 |   3.645 |   -0.131 | 
     | \tx_core/tx_crc/crcpkt2 /U1438            | B v -> Y ^         | NAND2X1 | 0.540 | 0.449 |   4.095 |    0.318 | 
     | \tx_core/tx_crc/crcpkt2 /U2305            | B ^ -> Y v         | NOR2X1  | 0.148 | 0.160 |   4.254 |    0.478 | 
     | \tx_core/tx_crc/crcpkt2 /U6               | A v -> Y ^         | NAND2X1 | 3.033 | 1.981 |   6.236 |    2.459 | 
     | \tx_core/tx_crc/crcpkt2 /U464             | A ^ -> Y v         | INVX4   | 1.049 | 1.152 |   7.388 |    3.611 | 
     | \tx_core/tx_crc/crcpkt2 /U3182            | S v -> Y v         | MUX2X1  | 0.076 | 0.322 |   7.710 |    3.933 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[4] | D v                | DFFSR   | 0.076 | 0.000 |   7.710 |    3.933 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    3.776 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.209 | 0.227 |   0.227 |    4.003 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.270 |   0.497 |    4.273 | 
     | FECTS_clks_clk___L3_I12                   | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.214 |   0.711 |    4.487 | 
     | FECTS_clks_clk___L4_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.126 | 0.221 |   0.932 |    4.709 | 
     | FECTS_clks_clk___L5_I122                  | A ^ -> Y ^   | CLKBUF1 | 0.167 | 0.229 |   1.161 |    4.938 | 
     | \tx_core/tx_crc/crcpkt2 /\data56_d_reg[4] | CLK ^        | DFFSR   | 0.169 | 0.005 |   1.166 |    4.943 | 
     +---------------------------------------------------------------------------------------------------------+ 

