#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 24 15:48:43 2022
# Process ID: 2588
# Current directory: D:/verilog/fpga/fpga.runs/clk40MHZ_synth_1
# Command line: vivado.exe -log clk40MHZ.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk40MHZ.tcl
# Log file: D:/verilog/fpga/fpga.runs/clk40MHZ_synth_1/clk40MHZ.vds
# Journal file: D:/verilog/fpga/fpga.runs/clk40MHZ_synth_1\vivado.jou
#-----------------------------------------------------------
source clk40MHZ.tcl -notrace
