// Generated by CIRCT firtool-1.128.0
module Execute(	// src/main/scala/mycpu/core/backend/Execute.scala:9:7
  input         clock,	// src/main/scala/mycpu/core/backend/Execute.scala:9:7
                reset,	// src/main/scala/mycpu/core/backend/Execute.scala:9:7
  output        io_in_ready,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  input         io_in_valid,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  input  [31:0] io_in_bits_pc,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_in_bits_inst,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_in_bits_dnpc,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_in_bits_rs1Data,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_in_bits_rs2Data,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_in_bits_imm,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  input  [4:0]  io_in_bits_rdAddr,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_in_bits_rs1Addr,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  input  [3:0]  io_in_bits_ctrl_aluOp,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  input  [1:0]  io_in_bits_ctrl_csrOp,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  input         io_in_bits_ctrl_regWen,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_in_bits_ctrl_memEn,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_in_bits_ctrl_memWen,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  input  [2:0]  io_in_bits_ctrl_memFunct3,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  input         io_in_bits_ctrl_op1Sel,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_in_bits_ctrl_op2Sel,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_in_bits_ctrl_isJump,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_in_bits_ctrl_isBranch,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_in_bits_ctrl_isEcall,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_in_bits_ctrl_isMret,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_in_bits_ctrl_isEbreak,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  input  [11:0] io_in_bits_csrAddr,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  input         io_out_ready,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  output        io_out_valid,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  output [31:0] io_out_bits_pc,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_out_bits_inst,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_out_bits_dnpc,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_out_bits_aluResult,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_out_bits_memWData,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_out_bits_pcTarget,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  output [4:0]  io_out_bits_rdAddr,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  output [3:0]  io_out_bits_ctrl_aluOp,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  output [1:0]  io_out_bits_ctrl_csrOp,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  output        io_out_bits_ctrl_regWen,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_out_bits_ctrl_memEn,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_out_bits_ctrl_memWen,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  output [2:0]  io_out_bits_ctrl_memFunct3,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  output        io_out_bits_ctrl_op1Sel,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_out_bits_ctrl_op2Sel,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_out_bits_ctrl_isJump,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_out_bits_ctrl_isBranch,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_out_bits_ctrl_isEcall,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_out_bits_ctrl_isMret,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_out_bits_ctrl_isEbreak,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
  output [31:0] io_debug_csrs_mtvec,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_debug_csrs_mepc,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_debug_csrs_mstatus,	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
                io_debug_csrs_mcause	// src/main/scala/mycpu/core/backend/Execute.scala:10:14
);

  wire [31:0] inQueue_q_io_deq_bits_inst;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire [31:0] _csr_io_rdata;	// src/main/scala/mycpu/core/backend/Execute.scala:47:19
  wire [31:0] _csr_io_evec;	// src/main/scala/mycpu/core/backend/Execute.scala:47:19
  wire [31:0] _csr_io_epc;	// src/main/scala/mycpu/core/backend/Execute.scala:47:19
  wire [31:0] _alu_io_out;	// src/main/scala/mycpu/core/backend/Execute.scala:36:19
  wire        _inQueue_q_io_deq_valid;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire [31:0] _inQueue_q_io_deq_bits_pc;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire [31:0] _inQueue_q_io_deq_bits_rs1Data;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire [31:0] _inQueue_q_io_deq_bits_rs2Data;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire [31:0] _inQueue_q_io_deq_bits_imm;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire [4:0]  _inQueue_q_io_deq_bits_rs1Addr;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire [3:0]  _inQueue_q_io_deq_bits_ctrl_aluOp;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire [1:0]  _inQueue_q_io_deq_bits_ctrl_csrOp;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire [2:0]  _inQueue_q_io_deq_bits_ctrl_memFunct3;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire        _inQueue_q_io_deq_bits_ctrl_op1Sel;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire        _inQueue_q_io_deq_bits_ctrl_op2Sel;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire        _inQueue_q_io_deq_bits_ctrl_isJump;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire        _inQueue_q_io_deq_bits_ctrl_isBranch;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire        _inQueue_q_io_deq_bits_ctrl_isEcall;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire        _inQueue_q_io_deq_bits_ctrl_isMret;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire        _inQueue_q_io_deq_bits_ctrl_isEbreak;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire [11:0] _inQueue_q_io_deq_bits_csrAddr;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire [31:0] op1 =
    _inQueue_q_io_deq_bits_ctrl_op1Sel
      ? _inQueue_q_io_deq_bits_pc
      : _inQueue_q_io_deq_bits_rs1Data;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:33:16
  wire [31:0] op2 =
    _inQueue_q_io_deq_bits_ctrl_op2Sel
      ? _inQueue_q_io_deq_bits_imm
      : _inQueue_q_io_deq_bits_rs2Data;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:34:16
  wire        _branchCondition_T_4 =
    _inQueue_q_io_deq_bits_ctrl_memFunct3 == 3'h0
    & _inQueue_q_io_deq_bits_rs1Data == _inQueue_q_io_deq_bits_rs2Data;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:67:28, :71:59
  wire [7:0]  _GEN =
    {{_inQueue_q_io_deq_bits_rs1Data >= _inQueue_q_io_deq_bits_rs2Data},
     {_inQueue_q_io_deq_bits_rs1Data < _inQueue_q_io_deq_bits_rs2Data},
     {$signed(_inQueue_q_io_deq_bits_rs1Data) >= $signed(_inQueue_q_io_deq_bits_rs2Data)},
     {$signed(_inQueue_q_io_deq_bits_rs1Data) < $signed(_inQueue_q_io_deq_bits_rs2Data)},
     {_branchCondition_T_4},
     {_branchCondition_T_4},
     {_inQueue_q_io_deq_bits_rs1Data != _inQueue_q_io_deq_bits_rs2Data},
     {_branchCondition_T_4}};	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:67:28, :68:35, :69:28, :71:59, :73:12, :75:12, :77:12
  wire [31:0] finalTarget =
    _inQueue_q_io_deq_bits_ctrl_isMret
      ? _csr_io_epc
      : _inQueue_q_io_deq_bits_ctrl_isEcall
          ? _csr_io_evec
          : _inQueue_q_io_deq_bits_ctrl_isJump & ~_inQueue_q_io_deq_bits_ctrl_op1Sel
              ? _inQueue_q_io_deq_bits_rs1Data + _inQueue_q_io_deq_bits_imm & 32'hFFFFFFFE
              : _inQueue_q_io_deq_bits_pc + _inQueue_q_io_deq_bits_imm;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:47:19, :82:29, :83:{34,46}, :85:24, :86:24, :87:{24,37,52}
  wire [31:0] _resultData_T = _inQueue_q_io_deq_bits_pc + 32'h4;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:93:57
  Queue1_DecodePacket inQueue_q (	// src/main/scala/chisel3/util/Queue.scala:200:21
    .clock                      (clock),
    .reset                      (reset),
    .io_enq_ready               (io_in_ready),
    .io_enq_valid               (io_in_valid),
    .io_enq_bits_pc             (io_in_bits_pc),
    .io_enq_bits_inst           (io_in_bits_inst),
    .io_enq_bits_dnpc           (io_in_bits_dnpc),
    .io_enq_bits_rs1Data        (io_in_bits_rs1Data),
    .io_enq_bits_rs2Data        (io_in_bits_rs2Data),
    .io_enq_bits_imm            (io_in_bits_imm),
    .io_enq_bits_rdAddr         (io_in_bits_rdAddr),
    .io_enq_bits_rs1Addr        (io_in_bits_rs1Addr),
    .io_enq_bits_ctrl_aluOp     (io_in_bits_ctrl_aluOp),
    .io_enq_bits_ctrl_csrOp     (io_in_bits_ctrl_csrOp),
    .io_enq_bits_ctrl_regWen    (io_in_bits_ctrl_regWen),
    .io_enq_bits_ctrl_memEn     (io_in_bits_ctrl_memEn),
    .io_enq_bits_ctrl_memWen    (io_in_bits_ctrl_memWen),
    .io_enq_bits_ctrl_memFunct3 (io_in_bits_ctrl_memFunct3),
    .io_enq_bits_ctrl_op1Sel    (io_in_bits_ctrl_op1Sel),
    .io_enq_bits_ctrl_op2Sel    (io_in_bits_ctrl_op2Sel),
    .io_enq_bits_ctrl_isJump    (io_in_bits_ctrl_isJump),
    .io_enq_bits_ctrl_isBranch  (io_in_bits_ctrl_isBranch),
    .io_enq_bits_ctrl_isEcall   (io_in_bits_ctrl_isEcall),
    .io_enq_bits_ctrl_isMret    (io_in_bits_ctrl_isMret),
    .io_enq_bits_ctrl_isEbreak  (io_in_bits_ctrl_isEbreak),
    .io_enq_bits_csrAddr        (io_in_bits_csrAddr),
    .io_deq_ready               (io_out_ready),
    .io_deq_valid               (_inQueue_q_io_deq_valid),
    .io_deq_bits_pc             (_inQueue_q_io_deq_bits_pc),
    .io_deq_bits_inst           (inQueue_q_io_deq_bits_inst),
    .io_deq_bits_dnpc           (/* unused */),
    .io_deq_bits_rs1Data        (_inQueue_q_io_deq_bits_rs1Data),
    .io_deq_bits_rs2Data        (_inQueue_q_io_deq_bits_rs2Data),
    .io_deq_bits_imm            (_inQueue_q_io_deq_bits_imm),
    .io_deq_bits_rdAddr         (io_out_bits_rdAddr),
    .io_deq_bits_rs1Addr        (_inQueue_q_io_deq_bits_rs1Addr),
    .io_deq_bits_ctrl_aluOp     (_inQueue_q_io_deq_bits_ctrl_aluOp),
    .io_deq_bits_ctrl_csrOp     (_inQueue_q_io_deq_bits_ctrl_csrOp),
    .io_deq_bits_ctrl_regWen    (io_out_bits_ctrl_regWen),
    .io_deq_bits_ctrl_memEn     (io_out_bits_ctrl_memEn),
    .io_deq_bits_ctrl_memWen    (io_out_bits_ctrl_memWen),
    .io_deq_bits_ctrl_memFunct3 (_inQueue_q_io_deq_bits_ctrl_memFunct3),
    .io_deq_bits_ctrl_op1Sel    (_inQueue_q_io_deq_bits_ctrl_op1Sel),
    .io_deq_bits_ctrl_op2Sel    (_inQueue_q_io_deq_bits_ctrl_op2Sel),
    .io_deq_bits_ctrl_isJump    (_inQueue_q_io_deq_bits_ctrl_isJump),
    .io_deq_bits_ctrl_isBranch  (_inQueue_q_io_deq_bits_ctrl_isBranch),
    .io_deq_bits_ctrl_isEcall   (_inQueue_q_io_deq_bits_ctrl_isEcall),
    .io_deq_bits_ctrl_isMret    (_inQueue_q_io_deq_bits_ctrl_isMret),
    .io_deq_bits_ctrl_isEbreak  (_inQueue_q_io_deq_bits_ctrl_isEbreak),
    .io_deq_bits_csrAddr        (_inQueue_q_io_deq_bits_csrAddr)
  );	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire        io_out_valid_0;	// src/main/scala/mycpu/core/backend/Execute.scala:9:7
  assign io_out_valid_0 = _inQueue_q_io_deq_valid;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:9:7
  wire [3:0]  inQueue_q_io_deq_bits_ctrl_aluOp;	// src/main/scala/chisel3/util/Queue.scala:200:21
  assign inQueue_q_io_deq_bits_ctrl_aluOp = _inQueue_q_io_deq_bits_ctrl_aluOp;	// src/main/scala/chisel3/util/Queue.scala:200:21
  wire [31:0] inQueue_q_io_deq_bits_pc;	// src/main/scala/chisel3/util/Queue.scala:200:21
  assign inQueue_q_io_deq_bits_pc = _inQueue_q_io_deq_bits_pc;	// src/main/scala/chisel3/util/Queue.scala:200:21
  ALU alu (	// src/main/scala/mycpu/core/backend/Execute.scala:36:19
    .io_a   (op1),	// src/main/scala/mycpu/core/backend/Execute.scala:33:16
    .io_b   (op2),	// src/main/scala/mycpu/core/backend/Execute.scala:34:16
    .io_op  (_inQueue_q_io_deq_bits_ctrl_aluOp),	// src/main/scala/chisel3/util/Queue.scala:200:21
    .io_out (_alu_io_out)
  );	// src/main/scala/mycpu/core/backend/Execute.scala:36:19
  wire [31:0] alu_io_out;	// src/main/scala/mycpu/core/backend/Execute.scala:36:19
  assign alu_io_out = _alu_io_out;	// src/main/scala/mycpu/core/backend/Execute.scala:36:19
  CSR csr (	// src/main/scala/mycpu/core/backend/Execute.scala:47:19
    .clock            (clock),
    .reset            (reset),
    .io_cmd           (_inQueue_q_io_deq_bits_ctrl_csrOp),	// src/main/scala/chisel3/util/Queue.scala:200:21
    .io_addr          (_inQueue_q_io_deq_bits_csrAddr),	// src/main/scala/chisel3/util/Queue.scala:200:21
    .io_wdata
      (_inQueue_q_io_deq_bits_ctrl_op2Sel
         ? {27'h0, _inQueue_q_io_deq_bits_rs1Addr}
         : op1),	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:33:16, :56:22
    .io_rdata         (_csr_io_rdata),
    .io_pc            (_inQueue_q_io_deq_bits_pc),	// src/main/scala/chisel3/util/Queue.scala:200:21
    .io_isEcall       (_inQueue_q_io_deq_bits_ctrl_isEcall & _inQueue_q_io_deq_valid),	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:59:34
    .io_isMret        (_inQueue_q_io_deq_bits_ctrl_isMret & _inQueue_q_io_deq_valid),	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:60:34
    .io_evec          (_csr_io_evec),
    .io_epc           (_csr_io_epc),
    .io_debug_mtvec   (io_debug_csrs_mtvec),
    .io_debug_mepc    (io_debug_csrs_mepc),
    .io_debug_mstatus (io_debug_csrs_mstatus),
    .io_debug_mcause  (io_debug_csrs_mcause)
  );	// src/main/scala/mycpu/core/backend/Execute.scala:47:19
  SimEbreak simEbreak (	// src/main/scala/mycpu/core/backend/Execute.scala:62:25
    .valid     (_inQueue_q_io_deq_bits_ctrl_isEbreak & _inQueue_q_io_deq_valid),	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:63:39
    .is_ebreak (32'h0)
  );	// src/main/scala/mycpu/core/backend/Execute.scala:62:25
  assign io_out_valid = _inQueue_q_io_deq_valid;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:9:7
  assign io_out_bits_pc = io_in_bits_pc;	// src/main/scala/mycpu/core/backend/Execute.scala:9:7
  assign io_out_bits_inst = io_in_bits_inst;	// src/main/scala/mycpu/core/backend/Execute.scala:9:7
  assign io_out_bits_dnpc =
    _inQueue_q_io_deq_bits_ctrl_isBranch & _GEN[_inQueue_q_io_deq_bits_ctrl_memFunct3]
    | _inQueue_q_io_deq_bits_ctrl_isJump | _inQueue_q_io_deq_bits_ctrl_isEcall
    | _inQueue_q_io_deq_bits_ctrl_isMret
      ? finalTarget
      : _resultData_T;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:9:7, :71:59, :80:34, :85:24, :89:{31,46,62}, :93:{23,57}
  assign io_out_bits_aluResult =
    _inQueue_q_io_deq_bits_ctrl_isJump
      ? _resultData_T
      : (|_inQueue_q_io_deq_bits_ctrl_csrOp) ? _csr_io_rdata : _alu_io_out;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:9:7, :36:19, :47:19, :93:57, :95:23, :96:{23,35}
  assign io_out_bits_memWData = _inQueue_q_io_deq_bits_rs2Data;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:9:7
  assign io_out_bits_pcTarget = finalTarget;	// src/main/scala/mycpu/core/backend/Execute.scala:9:7, :85:24
  assign io_out_bits_ctrl_aluOp = _inQueue_q_io_deq_bits_ctrl_aluOp;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:9:7
  assign io_out_bits_ctrl_csrOp = _inQueue_q_io_deq_bits_ctrl_csrOp;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:9:7
  assign io_out_bits_ctrl_memFunct3 = _inQueue_q_io_deq_bits_ctrl_memFunct3;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:9:7
  assign io_out_bits_ctrl_op1Sel = _inQueue_q_io_deq_bits_ctrl_op1Sel;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:9:7
  assign io_out_bits_ctrl_op2Sel = _inQueue_q_io_deq_bits_ctrl_op2Sel;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:9:7
  assign io_out_bits_ctrl_isJump = _inQueue_q_io_deq_bits_ctrl_isJump;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:9:7
  assign io_out_bits_ctrl_isBranch = _inQueue_q_io_deq_bits_ctrl_isBranch;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:9:7
  assign io_out_bits_ctrl_isEcall = _inQueue_q_io_deq_bits_ctrl_isEcall;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:9:7
  assign io_out_bits_ctrl_isMret = _inQueue_q_io_deq_bits_ctrl_isMret;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:9:7
  assign io_out_bits_ctrl_isEbreak = _inQueue_q_io_deq_bits_ctrl_isEbreak;	// src/main/scala/chisel3/util/Queue.scala:200:21, src/main/scala/mycpu/core/backend/Execute.scala:9:7
endmodule

