// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module crypto_sign_ed25519_7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        r_v_address0,
        r_v_ce0,
        r_v_we0,
        r_v_d0,
        r_v_q0,
        r_v_address1,
        r_v_ce1,
        r_v_we1,
        r_v_d1,
        r_v_q1,
        y_v_address0,
        y_v_ce0,
        y_v_q0
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] r_v_address0;
output   r_v_ce0;
output   r_v_we0;
output  [31:0] r_v_d0;
input  [31:0] r_v_q0;
output  [4:0] r_v_address1;
output   r_v_ce1;
output   r_v_we1;
output  [31:0] r_v_d1;
input  [31:0] r_v_q1;
output  [4:0] y_v_address0;
output   y_v_ce0;
input  [31:0] y_v_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] r_v_address0;
reg r_v_ce0;
reg r_v_we0;
reg[31:0] r_v_d0;
reg[4:0] r_v_address1;
reg r_v_ce1;
reg r_v_we1;
reg[31:0] r_v_d1;
reg y_v_ce0;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] tmp_747_fu_228_p1;
reg   [63:0] tmp_747_reg_382;
wire    ap_CS_fsm_state3;
wire   [0:0] exitcond1_fu_222_p2;
wire   [4:0] i_26_fu_233_p2;
reg   [4:0] i_26_reg_392;
wire   [5:0] i_27_fu_252_p2;
reg   [5:0] i_27_reg_400;
wire    ap_CS_fsm_state5;
wire   [63:0] tmp_749_fu_258_p1;
reg   [63:0] tmp_749_reg_405;
wire   [0:0] exitcond_fu_246_p2;
wire   [2:0] rep_fu_277_p2;
reg   [2:0] rep_reg_423;
wire    ap_CS_fsm_state7;
wire   [4:0] i_28_fu_312_p2;
reg   [4:0] i_28_reg_431;
wire    ap_CS_fsm_state9;
reg   [4:0] r_v_addr_9_reg_436;
wire   [0:0] exitcond_i_fu_306_p2;
reg   [4:0] r_v_addr_10_reg_442;
reg   [4:0] t_address0;
reg    t_ce0;
reg    t_we0;
reg   [31:0] t_d0;
reg   [4:0] t_address1;
reg    t_ce1;
reg    t_we1;
wire   [31:0] t_d1;
wire   [31:0] t_q1;
reg   [4:0] i_reg_164;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state4;
reg   [5:0] i_1_reg_175;
wire    ap_CS_fsm_state6;
reg   [2:0] rep_i_reg_186;
reg   [4:0] i_i_reg_197;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state10;
wire   [63:0] tmp_759_i_fu_318_p1;
wire   [63:0] tmp_760_i_fu_323_p1;
wire   [31:0] tmp_750_fu_264_p2;
wire   [31:0] tmp_i_cast_fu_301_p1;
wire   [31:0] grp_fu_358_p3;
wire   [31:0] tmp_761_i_fu_346_p2;
wire   [31:0] tmp_762_i_cast_fu_353_p1;
wire   [31:0] tmp_fu_208_p2;
wire   [31:0] tmp_748_fu_239_p2;
wire   [24:0] tmp_751_fu_287_p4;
wire   [6:0] tmp_761_fu_283_p1;
wire   [23:0] t_3_fu_332_p4;
wire   [31:0] t_4_fu_342_p1;
wire   [7:0] tmp_762_fu_328_p1;
wire   [5:0] grp_fu_358_p0;
wire   [24:0] grp_fu_358_p1;
wire   [0:0] exitcond1_i_fu_271_p2;
reg   [9:0] ap_NS_fsm;
wire   [30:0] grp_fu_358_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
end

crypto_sign_ed255ocq #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
t_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(t_address0),
    .ce0(t_ce0),
    .we0(t_we0),
    .d0(t_d0),
    .address1(t_address1),
    .ce1(t_ce1),
    .we1(t_we1),
    .d1(t_d1),
    .q1(t_q1)
);

crypto_sign_mac_mpcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
crypto_sign_mac_mpcA_U51(
    .din0(grp_fu_358_p0),
    .din1(grp_fu_358_p1),
    .din2(r_v_q1),
    .dout(grp_fu_358_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (exitcond1_fu_222_p2 == 1'd1))) begin
        i_1_reg_175 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        i_1_reg_175 <= i_27_reg_400;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        i_i_reg_197 <= i_28_reg_431;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        i_i_reg_197 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_reg_164 <= i_26_reg_392;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_164 <= 5'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (exitcond_fu_246_p2 == 1'd1))) begin
        rep_i_reg_186 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state9) & (exitcond_i_fu_306_p2 == 1'd1))) begin
        rep_i_reg_186 <= rep_reg_423;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (exitcond1_fu_222_p2 == 1'd0))) begin
        i_26_reg_392 <= i_26_fu_233_p2;
        tmp_747_reg_382[4 : 0] <= tmp_747_fu_228_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_27_reg_400 <= i_27_fu_252_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_28_reg_431 <= i_28_fu_312_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'd0 == exitcond_i_fu_306_p2))) begin
        r_v_addr_10_reg_442 <= tmp_760_i_fu_323_p1;
        r_v_addr_9_reg_436 <= tmp_759_i_fu_318_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        rep_reg_423 <= rep_fu_277_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (1'd0 == exitcond_fu_246_p2))) begin
        tmp_749_reg_405[5 : 0] <= tmp_749_fu_258_p1[5 : 0];
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state7) & (1'd1 == exitcond1_i_fu_271_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == exitcond1_i_fu_271_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        r_v_address0 = r_v_addr_10_reg_442;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        r_v_address0 = tmp_759_i_fu_318_p1;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8))) begin
        r_v_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        r_v_address0 = tmp_747_fu_228_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        r_v_address0 = 64'd0;
    end else begin
        r_v_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        r_v_address1 = r_v_addr_9_reg_436;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        r_v_address1 = tmp_760_i_fu_323_p1;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8))) begin
        r_v_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        r_v_address1 = tmp_749_reg_405;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        r_v_address1 = 64'd31;
    end else begin
        r_v_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state10))) begin
        r_v_ce0 = 1'b1;
    end else begin
        r_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state10))) begin
        r_v_ce1 = 1'b1;
    end else begin
        r_v_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        r_v_d0 = tmp_761_i_fu_346_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        r_v_d0 = tmp_i_cast_fu_301_p1;
    end else begin
        r_v_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        r_v_d1 = tmp_762_i_cast_fu_353_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        r_v_d1 = grp_fu_358_p3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        r_v_d1 = tmp_750_fu_264_p2;
    end else begin
        r_v_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state10))) begin
        r_v_we0 = 1'b1;
    end else begin
        r_v_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state10))) begin
        r_v_we1 = 1'b1;
    end else begin
        r_v_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        t_address0 = tmp_747_reg_382;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        t_address0 = 64'd0;
    end else begin
        t_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        t_address1 = tmp_749_fu_258_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        t_address1 = 64'd31;
    end else begin
        t_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4))) begin
        t_ce0 = 1'b1;
    end else begin
        t_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2))) begin
        t_ce1 = 1'b1;
    end else begin
        t_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        t_d0 = tmp_748_fu_239_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        t_d0 = tmp_fu_208_p2;
    end else begin
        t_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4))) begin
        t_we0 = 1'b1;
    end else begin
        t_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        t_we1 = 1'b1;
    end else begin
        t_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        y_v_ce0 = 1'b1;
    end else begin
        y_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (exitcond1_fu_222_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (exitcond_fu_246_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (1'd1 == exitcond1_i_fu_271_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (exitcond_i_fu_306_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign exitcond1_fu_222_p2 = ((i_reg_164 == 5'd31) ? 1'b1 : 1'b0);

assign exitcond1_i_fu_271_p2 = ((rep_i_reg_186 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond_fu_246_p2 = ((i_1_reg_175 == 6'd32) ? 1'b1 : 1'b0);

assign exitcond_i_fu_306_p2 = ((i_i_reg_197 == 5'd31) ? 1'b1 : 1'b0);

assign grp_fu_358_p0 = 31'd19;

assign grp_fu_358_p1 = grp_fu_358_p10;

assign grp_fu_358_p10 = tmp_751_fu_287_p4;

assign i_26_fu_233_p2 = (i_reg_164 + 5'd1);

assign i_27_fu_252_p2 = (i_1_reg_175 + 6'd1);

assign i_28_fu_312_p2 = (i_i_reg_197 + 5'd1);

assign rep_fu_277_p2 = (rep_i_reg_186 + 3'd1);

assign t_3_fu_332_p4 = {{r_v_q0[31:8]}};

assign t_4_fu_342_p1 = t_3_fu_332_p4;

assign t_d1 = (r_v_q1 + 32'd254);

assign tmp_747_fu_228_p1 = i_reg_164;

assign tmp_748_fu_239_p2 = (r_v_q0 + 32'd510);

assign tmp_749_fu_258_p1 = i_1_reg_175;

assign tmp_750_fu_264_p2 = (t_q1 - y_v_q0);

assign tmp_751_fu_287_p4 = {{r_v_q0[31:7]}};

assign tmp_759_i_fu_318_p1 = i_i_reg_197;

assign tmp_760_i_fu_323_p1 = i_28_fu_312_p2;

assign tmp_761_fu_283_p1 = r_v_q0[6:0];

assign tmp_761_i_fu_346_p2 = (t_4_fu_342_p1 + r_v_q1);

assign tmp_762_fu_328_p1 = r_v_q0[7:0];

assign tmp_762_i_cast_fu_353_p1 = tmp_762_fu_328_p1;

assign tmp_fu_208_p2 = (r_v_q0 + 32'd474);

assign tmp_i_cast_fu_301_p1 = tmp_761_fu_283_p1;

assign y_v_address0 = tmp_749_fu_258_p1;

always @ (posedge ap_clk) begin
    tmp_747_reg_382[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_749_reg_405[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //crypto_sign_ed25519_7
