

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Fri Apr  9 20:49:06 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        DirectInput
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max |   Type  |
    +---------+---------+-----------+----------+-----+------+---------+
    |        6|     1022| 30.000 ns | 5.110 us |    6|  1022|   none  |
    +---------+---------+-----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- WRITE   |        3|      765|         3|          -|          -| 1 ~ 255 |    no    |
        |- READ    |        1|      255|         1|          -|          -| 1 ~ 255 |    no    |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     96|    -|
|FIFO             |        0|      -|       5|     16|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     69|    -|
|Register         |        -|      -|      37|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      42|    181|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------+---------+---+----+-----+------+-----+---------+
    |         Name        | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------+---------+---+----+-----+------+-----+---------+
    |data_int_V_V_fifo_U  |        0|  5|   0|    -|     1|    4|        4|
    +---------------------+---------+---+----+-----+------+-----+---------+
    |Total                |        0|  5|   0|    0|     1|    4|        4|
    +---------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_V_1_fu_192_p2                |     +    |      0|  0|  15|           8|           1|
    |i_V_fu_159_p2                  |     +    |      0|  0|  15|           8|           1|
    |tmp_V_1_fu_181_p2              |     +    |      0|  0|   7|           4|           4|
    |sub_ln214_fu_175_p2            |     -    |      0|  0|   7|           1|           4|
    |ap_block_state2                |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state2  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op40_read_state5  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln879_1_fu_198_p2         |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln879_fu_165_p2           |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln887_1_fu_186_p2         |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln887_fu_153_p2           |   icmp   |      0|  0|  11|           8|           2|
    |ap_block_state5                |    or    |      0|  0|   2|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  96|          57|          34|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  33|          6|    1|          6|
    |din_V_V_blk_n   |   9|          2|    1|          2|
    |dout_V_V_blk_n  |   9|          2|    1|          2|
    |t_V_1_reg_142   |   9|          2|    8|         16|
    |t_V_reg_131     |   9|          2|    8|         16|
    +----------------+----+-----------+-----+-----------+
    |Total           |  69|         14|   19|         42|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |ap_CS_fsm        |  5|   0|    5|          0|
    |i_V_reg_218      |  8|   0|    8|          0|
    |t_V_1_reg_142    |  8|   0|    8|          0|
    |t_V_reg_131      |  8|   0|    8|          0|
    |tmp_V_1_reg_232  |  4|   0|    4|          0|
    |tmp_V_reg_226    |  4|   0|    4|          0|
    +-----------------+---+----+-----+-----------+
    |Total            | 37|   0|   37|          0|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      top     | return value |
|din_V_V_dout     |  in |    4|   ap_fifo  |    din_V_V   |    pointer   |
|din_V_V_empty_n  |  in |    1|   ap_fifo  |    din_V_V   |    pointer   |
|din_V_V_read     | out |    1|   ap_fifo  |    din_V_V   |    pointer   |
|dout_V_V_din     | out |    4|   ap_fifo  |   dout_V_V   |    pointer   |
|dout_V_V_full_n  |  in |    1|   ap_fifo  |   dout_V_V   |    pointer   |
|dout_V_V_write   | out |    1|   ap_fifo  |   dout_V_V   |    pointer   |
|ctrl_V           |  in |    8|   ap_none  |    ctrl_V    |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

