{"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"SleepModeSelect","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"PMSM","preciseIdentifier":"s:7CoreAVR4PMSMO","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/PMSM"},{"text":".","kind":"text"},{"kind":"typeIdentifier","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/PMSM\/SleepModeSelect","text":"SleepModeSelect","preciseIdentifier":"s:7CoreAVR4PMSMO15SleepModeSelectO"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"text":" ","kind":"text"},{"text":"set","kind":"keyword"},{"kind":"text","text":" }"}],"languages":["swift"],"platforms":["macOS"]}],"kind":"declarations"},{"content":[{"type":"heading","level":2,"text":"Discussion","anchor":"discussion"},{"type":"paragraph","inlineContent":[{"text":"These bits select between the five available sleep modes","type":"text"}]},{"type":"codeListing","code":["| SM2   | SM1   | SM0   | Sleep Mode              |","|-------|-------|-------|-------------------------|","| 0     | 0     | 0     | Idle                    |","| 0     | 0     | 1     | ADC Noise Reduction     |","| 0     | 1     | 0     | Power-down              |","| 0     | 1     | 1     | Power-save              |","| 1     | 0     | 0     | Reserved                |","| 1     | 0     | 1     | Reserved                |","| 1     | 1     | 0     | Standby                 |","| 1     | 1     | 1     | External Standby        |"],"syntax":null}],"kind":"content"}],"kind":"symbol","metadata":{"modules":[{"name":"CoreAVR"}],"title":"SleepModeSelect","role":"symbol","externalID":"s:7CoreAVR7AVRPMSMPAAE15SleepModeSelectAA4PMSMOADOvpZ::SYNTHESIZED::s:7CoreAVR28PowerManagementAndSleepModesV","roleHeading":"Type Property","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"SleepModeSelect"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4PMSMO","text":"PMSM"},{"text":".","kind":"text"},{"text":"SleepModeSelect","preciseIdentifier":"s:7CoreAVR4PMSMO15SleepModeSelectO","kind":"typeIdentifier"}],"extendedModule":"CoreAVR","symbolKind":"property"},"sections":[],"abstract":[{"type":"text","text":"Sleep Mode Select"},{"text":" ","type":"text"},{"type":"text","text":"See ATMega328p Datasheet Section 10.11.1."},{"type":"text","text":" "},{"type":"text","text":"SM2, SM1 and SM0 are bits 3, 2 and 1 on SMCR."}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/powermanagementandsleepmodes\/sleepmodeselect"]}],"schemaVersion":{"patch":0,"major":0,"minor":3},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/PowerManagementAndSleepModes\/SleepModeSelect"},"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/PowerManagementAndSleepModes","doc:\/\/CoreAVR\/documentation\/CoreAVR\/PowerManagementAndSleepModes\/AVRPMSM-Implementations"]]},"references":{"doc://CoreAVR/documentation/CoreAVR/PMSM":{"role":"symbol","url":"\/documentation\/coreavr\/pmsm","navigatorTitle":[{"text":"PMSM","kind":"identifier"}],"fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"PMSM"}],"abstract":[],"title":"PMSM","kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/PMSM","type":"topic"},"doc://CoreAVR/documentation/CoreAVR/PMSM/SleepModeSelect":{"abstract":[],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/PMSM\/SleepModeSelect","kind":"symbol","url":"\/documentation\/coreavr\/pmsm\/sleepmodeselect","title":"PMSM.SleepModeSelect","role":"symbol","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"SleepModeSelect","kind":"identifier"}],"navigatorTitle":[{"text":"SleepModeSelect","kind":"identifier"}],"type":"topic"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/PowerManagementAndSleepModes":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/PowerManagementAndSleepModes","abstract":[],"navigatorTitle":[{"kind":"identifier","text":"PowerManagementAndSleepModes"}],"fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"text":"PowerManagementAndSleepModes","kind":"identifier"}],"role":"symbol","kind":"symbol","url":"\/documentation\/coreavr\/powermanagementandsleepmodes","title":"PowerManagementAndSleepModes","type":"topic"},"doc://CoreAVR/documentation/CoreAVR/PowerManagementAndSleepModes/SleepModeSelect":{"url":"\/documentation\/coreavr\/powermanagementandsleepmodes\/sleepmodeselect","abstract":[{"type":"text","text":"Sleep Mode Select"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 10.11.1.","type":"text"},{"type":"text","text":" "},{"text":"SM2, SM1 and SM0 are bits 3, 2 and 1 on SMCR.","type":"text"}],"title":"SleepModeSelect","type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/PowerManagementAndSleepModes\/SleepModeSelect","kind":"symbol","role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"SleepModeSelect"},{"text":": ","kind":"text"},{"text":"PMSM","preciseIdentifier":"s:7CoreAVR4PMSMO","kind":"typeIdentifier"},{"kind":"text","text":"."},{"kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR4PMSMO15SleepModeSelectO","text":"SleepModeSelect"}]},"doc://CoreAVR/documentation/CoreAVR/PowerManagementAndSleepModes/AVRPMSM-Implementations":{"role":"collectionGroup","title":"AVRPMSM Implementations","type":"topic","kind":"article","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/PowerManagementAndSleepModes\/AVRPMSM-Implementations","abstract":[],"url":"\/documentation\/coreavr\/powermanagementandsleepmodes\/avrpmsm-implementations"}}}