Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c502e07e42e84ca29a4fc80f9ab585f9 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot ST_TEST_wrapper_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ST_TEST_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ST_TEST_wrapper_time_impl.sdf", for root module "ST_TEST_wrapper".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ST_TEST_wrapper_time_impl.sdf", for root module "ST_TEST_wrapper".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.PULLDOWN
Compiling module simprims_ver.PULLUP
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.pselect_f_35
Compiling module xil_defaultlib.pselect_f__parameterized1_36
Compiling module xil_defaultlib.address_decoder_34
Compiling module xil_defaultlib.slave_attachment_33
Compiling module xil_defaultlib.axi_lite_ipif_31
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.cdc_sync_32
Compiling module xil_defaultlib.cdc_sync__parameterized0
Compiling module xil_defaultlib.GPIO_Core
Compiling module xil_defaultlib.axi_gpio
Compiling module xil_defaultlib.ST_TEST_axi_gpio_0_0
Compiling module xil_defaultlib.pselect_f_29
Compiling module xil_defaultlib.pselect_f__parameterized1_30
Compiling module xil_defaultlib.address_decoder_28
Compiling module xil_defaultlib.slave_attachment_27
Compiling module xil_defaultlib.axi_lite_ipif_25
Compiling module xil_defaultlib.cdc_sync
Compiling module xil_defaultlib.cdc_sync_26
Compiling module xil_defaultlib.GPIO_Core__parameterized0
Compiling module xil_defaultlib.axi_gpio__parameterized1
Compiling module xil_defaultlib.ST_TEST_axi_gpio_0_3
Compiling module xil_defaultlib.pselect_f_23
Compiling module xil_defaultlib.pselect_f__parameterized1_24
Compiling module xil_defaultlib.address_decoder_22
Compiling module xil_defaultlib.slave_attachment_21
Compiling module xil_defaultlib.axi_lite_ipif_19
Compiling module xil_defaultlib.GPIO_Core__parameterized1_20
Compiling module xil_defaultlib.axi_gpio__parameterized3__1
Compiling module xil_defaultlib.ST_TEST_axi_gpio_0_2
Compiling module xil_defaultlib.pselect_f
Compiling module xil_defaultlib.pselect_f__parameterized1
Compiling module xil_defaultlib.address_decoder_18
Compiling module xil_defaultlib.slave_attachment_17
Compiling module xil_defaultlib.axi_lite_ipif_16
Compiling module xil_defaultlib.GPIO_Core__parameterized1
Compiling module xil_defaultlib.axi_gpio__parameterized3
Compiling module xil_defaultlib.ST_TEST_DELAY0_0
Compiling module simprims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.IDEL_CTRL
Compiling module xil_defaultlib.ST_TEST_IDEL_CTRL_0_0
Compiling module simprims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module xil_defaultlib.IDEL_WR_15
Compiling module xil_defaultlib.ST_TEST_IDEL_WR_0_0
Compiling module xil_defaultlib.IDEL_WR_14
Compiling module xil_defaultlib.ST_TEST_IDEL_WR_0_1
Compiling module simprims_ver.GND
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.BUFR(BUFR_DIVIDE="4")
Compiling module simprims_ver.BUFR(BUFR_DIVIDE="1")
Compiling module xil_defaultlib.CLK_DIV_IO_13
Compiling module xil_defaultlib.SDOS_ST_CLK_DIV_IO_0_0
Compiling module xil_defaultlib.CLK_DIV_IO_12
Compiling module xil_defaultlib.SDOS_ST_CLK_DIV_IO_0_1
Compiling module simprims_ver.ISERDESE2(DATA_WIDTH=8,INTERFACE...
Compiling module xil_defaultlib.ISERDES_B_selectio_wiz_10
Compiling module xil_defaultlib.ISERDES_B_9
Compiling module xil_defaultlib.SDOS_ST_ISERDES_B_0_0
Compiling module xil_defaultlib.ISERDES_B_selectio_wiz_8
Compiling module xil_defaultlib.ISERDES_B_7
Compiling module xil_defaultlib.SDOS_ST_ISERDES_B_1_0
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.c_counter_binary_v12_0_13
Compiling module xil_defaultlib.ST_TIMER
Compiling module simprims_ver.FDRE(INIT=1'b1,IS_C_INVERTED=1'b...
Compiling module xil_defaultlib.SDDR_ST
Compiling module xil_defaultlib.SDOS_ST_SDDR_ST_0_0
Compiling module xil_defaultlib.SDOS_ST
Compiling module xil_defaultlib.SDOS_ST_wrapper
Compiling module xil_defaultlib.ST_TEST_SDOS_ST_wrapper_0_0
Compiling module xil_defaultlib.address_decoder
Compiling module xil_defaultlib.slave_attachment
Compiling module xil_defaultlib.axi_lite_ipif
Compiling module xil_defaultlib.cdc_sync__parameterized2
Compiling module xil_defaultlib.GPIO_Core__parameterized2
Compiling module xil_defaultlib.axi_gpio__parameterized5
Compiling module xil_defaultlib.ST_TEST_axi_gpio_0_1
Compiling module simprims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.ST_TEST_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.ST_TEST_clk_wiz_0_0
Compiling module simprims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.ST_TEST_clk_wiz_1_0_clk_wiz
Compiling module xil_defaultlib.ST_TEST_clk_wiz_1_0
Compiling module simprims_ver.BIBUF
Compiling module simprims_ver.PS7
Compiling module xil_defaultlib.processing_system7_v5_5_processi...
Compiling module xil_defaultlib.ST_TEST_processing_system7_0_0
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_19_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_19_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_19_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_19_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_19_b...
Compiling module simprims_ver.SRLC32E_default
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_19_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_19_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_19_b...
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.axi_register_slice_v2_1_19_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_19_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_19_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_19_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_19_axi_r...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_19_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_19_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_19_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_19_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_19_b...
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_19_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_19_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_19_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_19_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_19_a...
Compiling module xil_defaultlib.ST_TEST_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_JUPFPW
Compiling module xil_defaultlib.axi_crossbar_v2_1_20_addr_arbite...
Compiling module xil_defaultlib.axi_crossbar_v2_1_20_decerr_slav...
Compiling module xil_defaultlib.axi_register_slice_v2_1_19_axic_...
Compiling module xil_defaultlib.axi_crossbar_v2_1_20_splitter__p...
Compiling module xil_defaultlib.axi_crossbar_v2_1_20_splitter
Compiling module xil_defaultlib.axi_crossbar_v2_1_20_crossbar_sa...
Compiling module xil_defaultlib.axi_crossbar_v2_1_20_axi_crossba...
Compiling module xil_defaultlib.ST_TEST_xbar_0
Compiling module xil_defaultlib.ST_TEST_ps7_0_axi_periph_0
Compiling module xil_defaultlib.cdc_sync__parameterized3
Compiling module xil_defaultlib.cdc_sync__parameterized3_0
Compiling module xil_defaultlib.lpf
Compiling module xil_defaultlib.upcnt_n
Compiling module simprims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.sequence_psr
Compiling module xil_defaultlib.proc_sys_reset
Compiling module xil_defaultlib.ST_TEST_rst_ps7_0_100M_0
Compiling module xil_defaultlib.ST_TEST_xlconcat_0_0
Compiling module xil_defaultlib.ST_TEST_xlconcat_1_0
Compiling module xil_defaultlib.ST_TEST_xlconstant_0_0
Compiling module xil_defaultlib.ST_TEST
Compiling module xil_defaultlib.ST_TEST_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot ST_TEST_wrapper_time_impl
