{"vcs1":{"timestamp_begin":1769491412.703648639, "rt":6.65, "ut":6.38, "st":0.21}}
{"vcselab":{"timestamp_begin":1769491419.401648755, "rt":0.30, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769491419.741120197, "rt":0.23, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769491412.444520207}
{"VCS_COMP_START_TIME": 1769491412.444520207}
{"VCS_COMP_END_TIME": 1769491420.017628184}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 351684}}
{"vcselab": {"peak_mem": 173712}}
