<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20190509171902990\COMMON\Appnotes\Layout_Guide\topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20190509171902990/COMMON/Appnotes/Layout_Guide/topics/?><?path2project ..\..\..\..\out\diffed\pdf\?><?path2project-uri ../../../../out/diffed/pdf/?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" ditaarch:DITAArchVersion="1.2" class="- topic/topic " xml:lang="en-US" base="base" id="d1e226" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)   " status="unchanged" xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="topic:1;11:27">
   <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:1;14:26">REFCLK Termination</title>
   <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="body:1;17:24">
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:1;20:21">The following diagrams represent the REFCLK recommended termination schemes.</p>
      <note class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="note:1;23:27">
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:2;26:24">All circuits below assume a 2pF output load</p>
      </note>
      <note audience="MSCCInternal" class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="note:2;31:27">
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:3;34:24">Source Graphics: <xref href="http://bby1dms01.microsemi.net/DocMgmt/fileinfo.cfm?file_id=445989" scope="external" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="xref:1;38:33"><?ditaot usertext?>http://bby1dms01.microsemi.net/DocMgmt/fileinfo.cfm?file_id=445989 </xref>
         </p>
      </note>
      <section class="- topic/section " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="section:1;43:33">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:2;46:32">DC Coupled REFCLK Input Terminations</title>
      </section>
      <example class="- topic/example " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="example:1;50:33">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:3;53:32">DC Coupled termination of REFCLK fed by an external server board or clock buffer using HCSL (HCSL-to-LVDS termination)</title>
         <fig class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="fig:1;56:28">
            <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:4;59:35">HCSL-to-LVDS Termination</title>
            <image href="../graphics/HCSL-to-LVDS_termination_example_with_note_5.svg" placement="inline" width="4in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="image:1;65:36"/>
         </fig>
      </example>
      <example class="- topic/example " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="example:2;70:33">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:5;73:32">DC Coupled termination of REFCLK fed by an external server board or clock buffer using LVDS (LVDS-to-LVDS termination)</title>
         <fig class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="fig:2;76:28">
            <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:6;79:35">LVDS-to-LVDS Termination</title>
            <image href="../graphics/LVDS-to-LVDS_termination_example_3.svg" placement="inline" width="4in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="image:2;85:36"/>
         </fig>
      </example>
      <example audience="MSCCInternal" class="- topic/example " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="example:3;91:33">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:7;94:32">DC Coupled termination of REFCLK fed by an external server board or clock buffer using LVPECL (LVPECL-to-LVDS termination)</title>
         <fig class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="fig:3;97:28">
            <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:8;100:35">LVPECL-to-LVDS Termination</title>
            <image href="../graphics/LVPECL_PECL-to-LVDS_termination_example_2.svg" placement="inline" width="4in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="image:3;106:36"/>
         </fig>
         <table class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="table:1;110:32">
            <tgroup cols="4" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="tgroup:1;114:37"><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[3]/table[1]/tgroup[1]/thead[1]/row[1]/entry[1] has no in-scope colspec definition for the colname reference 'col1' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[3]/table[1]/tgroup[1]/thead[1]/row[1]/entry[2] has no in-scope colspec definition for the colname reference 'col2' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[3]/table[1]/tgroup[1]/thead[1]/row[1]/entry[3] has no in-scope colspec definition for the colname reference 'col3' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[3]/table[1]/tgroup[1]/thead[1]/row[1]/entry[4] has no in-scope colspec definition for the colname reference 'col4' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[3]/table[1]/tgroup[1]/tbody[1]/row[1]/entry[1] has no in-scope colspec definition for the colname reference 'col1' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[3]/table[1]/tgroup[1]/tbody[1]/row[1]/entry[2] has no in-scope colspec definition for the colname reference 'col2' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[3]/table[1]/tgroup[1]/tbody[1]/row[1]/entry[3] has no in-scope colspec definition for the colname reference 'col3' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[3]/table[1]/tgroup[1]/tbody[1]/row[1]/entry[4] has no in-scope colspec definition for the colname reference 'col4' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[3]/table[1]/tgroup[1]/tbody[1]/row[2]/entry[1] has no in-scope colspec definition for the colname reference 'col1' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[3]/table[1]/tgroup[1]/tbody[1]/row[2]/entry[2] has no in-scope colspec definition for the colname reference 'col2' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[3]/table[1]/tgroup[1]/tbody[1]/row[2]/entry[3] has no in-scope colspec definition for the colname reference 'col3' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[3]/table[1]/tgroup[1]/tbody[1]/row[2]/entry[4] has no in-scope colspec definition for the colname reference 'col4' CALS-T10R4A?>
               <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="thead:1;129:38">
                  <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:1;132:37">
                     <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:1;136:45"/>
                     <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:2;140:44">R1</entry>
                     <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:3;144:44">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:4;147:39">R2</p>
                     </entry>
                     <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:4;152:44">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:5;155:39">R3</p>
                     </entry>
                  </row>
               </thead>
               <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="tbody:1;161:38">
                  <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:2;164:37">
                     <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:5;168:44">LVPECL (VCC = 3.3V)</entry>
                     <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:6;172:44">150Ω</entry>
                     <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:7;176:44">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:6;179:39">40Ω</p>
                     </entry>
                     <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:8;184:44">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:7;187:39">49Ω</p>
                     </entry>
                  </row>
                  <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:3;192:37">
                     <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:9;196:44">PECL (VCC = 5V)</entry>
                     <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:10;200:45">84Ω</entry>
                     <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:11;204:45">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:8;207:39">105Ω</p>
                     </entry>
                     <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:12;212:45">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:9;215:39">35Ω</p>
                     </entry>
                  </row>
               </tbody>
            </tgroup>
         </table>
      </example>
      <table class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="table:2;224:29">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:9;227:32">REFCLK specifications for DC Coupled case</title>
         <tgroup cols="6" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="tgroup:2;231:34">
            <colspec colname="col1" colnum="1" colwidth="17*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:1;237:40"/>
            <colspec colname="col2" colnum="2" colwidth="8*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:2;243:40"/>
            <colspec colname="col3" colnum="3" colwidth="8*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:3;249:40"/>
            <colspec colname="col4" colnum="4" colwidth="8*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:4;255:40"/>
            <colspec colname="col5" colnum="5" colwidth="8*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:5;261:40"/>
            <colspec colname="col6" colnum="6" colwidth="61*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:6;267:40"/>
            <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="thead:2;270:35">
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:4;273:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:13;277:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:10;280:37"> Parameter</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:14;285:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:11;288:37">Min </p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:15;293:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:12;296:37">Typ</p>
                  </entry>
                  <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:16;301:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:13;304:37">Max </p>
                  </entry>
                  <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:17;309:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:14;312:37">Units </p>
                  </entry>
                  <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:18;317:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:15;320:37">Description </p>
                  </entry>
               </row>
            </thead>
            <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="tbody:2;326:35">
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:5;329:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:19;333:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:16;336:37">V<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="sub:1;338:43">abs</sub>
                     </p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:20;344:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:17;347:37">0 </p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:21;352:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:18;355:37"> -</p>
                  </entry>
                  <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:22;360:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:19;363:37">2.4 </p>
                  </entry>
                  <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:23;368:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:20;371:37">V </p>
                  </entry>
                  <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:24;376:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:21;379:37"> Absolute min/max voltages allowed at the Rx pins</p>
                  </entry>
               </row>
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:6;384:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:25;388:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:22;391:37">V<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="sub:2;393:43">id</sub>
                     </p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:26;399:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:23;402:37">0.2 </p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:27;407:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:24;410:37"> -</p>
                  </entry>
                  <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:28;415:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:25;418:37"> 2.0</p>
                  </entry>
                  <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:29;423:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:26;426:37">Vppd</p>
                  </entry>
                  <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:30;431:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:27;434:37"> Input Differential Voltage</p>
                  </entry>
               </row>
            </tbody>
         </tgroup>
      </table>
      <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:28;442:22">Please note that if the REFCLK pins are not AC coupled, clock input should not be supplied to the pins until the device is powered.</p>
      <section class="- topic/section " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="section:2;445:33">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:10;448:33">AC Coupled REFCLK Input Terminations</title>
      </section>
      <example class="- topic/example " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="example:4;452:33">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:11;455:33">AC Coupled termination of REFCLK fed by an external server board or clock buffer using HCSL, LVPECL or LVDS (HCSL/LVPECL/LVDS-to-LVDS termination)</title>
         <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:29;458:25">Place the 100-ohm resistor near the receiver side.</p>
         <fig class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="fig:4;461:28">
            <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:12;464:36">HCSL/LVPECL/LVDS-to-LVDS Termination</title>
            <image href="../graphics/All_use_cases_termination_example_AC_Coupled_2.svg" placement="inline" width="4in" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="image:4;470:36"/>
         </fig>
      </example>
      <table class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="table:3;475:29">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:13;478:33">REFCLK specifications for AC Coupled Input Case</title>
         <tgroup cols="6" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="tgroup:3;482:34">
            <colspec colname="col1" colnum="1" colwidth="17*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:7;488:40"/>
            <colspec colname="col2" colnum="2" colwidth="8*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:8;494:40"/>
            <colspec colname="col3" colnum="3" colwidth="8*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:9;500:40"/>
            <colspec colname="col4" colnum="4" colwidth="8*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:10;506:41"/>
            <colspec colname="col5" colnum="5" colwidth="8*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:11;512:41"/>
            <colspec colname="col6" colnum="6" colwidth="61*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:12;518:41"/>
            <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="thead:3;521:35">
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:7;524:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:31;528:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:30;531:37"> Parameter</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:32;536:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:31;539:37">Min </p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:33;544:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:32;547:37">Typ</p>
                  </entry>
                  <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:34;552:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:33;555:37">Max </p>
                  </entry>
                  <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:35;560:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:34;563:37">Units </p>
                  </entry>
                  <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:36;568:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:35;571:37">Description </p>
                  </entry>
               </row>
            </thead>
            <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="tbody:3;577:35">
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:8;580:34">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:37;584:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:36;587:37">V<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="sub:3;589:43">id</sub>
                     </p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:38;595:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:37;598:37">0.2</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:39;603:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:38;606:37"> -</p>
                  </entry>
                  <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:40;611:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:39;614:37"> 2.0</p>
                  </entry>
                  <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:41;619:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:40;622:37">Vppd </p>
                  </entry>
                  <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:42;627:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:41;630:37"> Input Differential Voltage. The Receiver is self-biased and external biasing is not required in case of AC coupling. The signal swings given here assume no external biasing is used </p>
                  </entry>
               </row>
            </tbody>
         </tgroup>
      </table>
      <section class="- topic/section " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="section:3;638:33">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:14;641:33">AC Coupled REFCLK Output Terminations</title>
      </section>
      <example class="- topic/example " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="example:5;645:33">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:15;648:33">AC Coupled termination of REFCLK outputs (REFCLK_S) using LVDS feeding an HCSL receiver (LVDS to HCSL termination)</title>
         <fig class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="fig:5;651:28">
            <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:16;654:36">LVDS-to-HCSL Termination</title>
            <image href="../graphics/LVDS_to_HCSL_termination_example_2.svg" width="4in" placement="inline" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="image:5;660:36"/>
         </fig>
         <table class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="table:4;664:32">
            <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:17;667:36">LVDS-to-HCSL Component Values</title>
            <tgroup cols="5" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="tgroup:4;671:37"><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[5]/table[1]/tgroup[1]/thead[1]/row[1]/entry[1] has no in-scope colspec definition for the colname reference 'col1' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[5]/table[1]/tgroup[1]/thead[1]/row[1]/entry[2] has no in-scope colspec definition for the colname reference 'col2' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[5]/table[1]/tgroup[1]/thead[1]/row[1]/entry[3] has no in-scope colspec definition for the colname reference 'col3' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[5]/table[1]/tgroup[1]/thead[1]/row[1]/entry[4] has no in-scope colspec definition for the colname reference 'col4' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[5]/table[1]/tgroup[1]/thead[1]/row[1]/entry[5] has no in-scope colspec definition for the colname reference 'col5' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[5]/table[1]/tgroup[1]/tbody[1]/row[1]/entry[1] has no in-scope colspec definition for the colname reference 'col1' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[5]/table[1]/tgroup[1]/tbody[1]/row[1]/entry[2] has no in-scope colspec definition for the colname reference 'col2' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[5]/table[1]/tgroup[1]/tbody[1]/row[1]/entry[3] has no in-scope colspec definition for the colname reference 'col3' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[5]/table[1]/tgroup[1]/tbody[1]/row[1]/entry[4] has no in-scope colspec definition for the colname reference 'col4' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[5]/table[1]/tgroup[1]/tbody[1]/row[1]/entry[5] has no in-scope colspec definition for the colname reference 'col5' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[5]/table[1]/tgroup[1]/tbody[1]/row[2]/entry[1] has no in-scope colspec definition for the colname reference 'col1' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[5]/table[1]/tgroup[1]/tbody[1]/row[2]/entry[2] has no in-scope colspec definition for the colname reference 'col2' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[5]/table[1]/tgroup[1]/tbody[1]/row[2]/entry[3] has no in-scope colspec definition for the colname reference 'col3' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[5]/table[1]/tgroup[1]/tbody[1]/row[2]/entry[4] has no in-scope colspec definition for the colname reference 'col4' CALS-T10R4A?><?dxml_warn CALS Table Validation Warning for Input A=B:
/topic/body[1]/example[5]/table[1]/tgroup[1]/tbody[1]/row[2]/entry[5] has no in-scope colspec definition for the colname reference 'col5' CALS-T10R4A?>
               <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="thead:4;689:38">
                  <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:9;692:37">
                     <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:43;696:45">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:42;699:40"> VDD</p>
                     </entry>
                     <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:44;704:45">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:43;707:40">R1</p>
                     </entry>
                     <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:45;712:45">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:44;715:40">R2</p>
                     </entry>
                     <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:46;720:45">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:45;723:40">RT<sup class="+ topic/ph hi-d/sup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="sup:1;725:46">1</sup>
                        </p>
                     </entry>
                     <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:47;731:45">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:46;734:40">RT<sup class="+ topic/ph hi-d/sup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="sup:2;736:46">2</sup>
                        </p>
                     </entry>
                  </row>
               </thead>
               <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="tbody:4;743:38">
                  <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:10;746:38">
                     <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:48;750:45">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:47;753:40"> 3.3</p>
                     </entry>
                     <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:49;758:45">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:48;761:40">47kΩ</p>
                     </entry>
                     <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:50;766:45">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:49;769:40">5.6kΩ</p>
                     </entry>
                     <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:51;774:45">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:50;777:40">2.2kΩ</p>
                     </entry>
                     <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:52;782:45">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:51;785:40">50Ω</p>
                     </entry>
                  </row>
                  <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:11;790:38">
                     <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:53;794:45">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:52;797:40"> 1.8</p>
                     </entry>
                     <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:54;802:45">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:53;805:40">27kΩ</p>
                     </entry>
                     <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:55;810:45">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:54;813:40">6.8kΩ</p>
                     </entry>
                     <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:56;818:45">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:55;821:40">2.2kΩ</p>
                     </entry>
                     <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:57;826:45">
                        <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:56;829:40">50Ω</p>
                     </entry>
                  </row>
               </tbody>
            </tgroup>
         </table>
         <note class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="note:3;837:30">
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:57;840:28">Set RT to 2.2kΩ for PCIe Cards with termination<sup class="+ topic/ph hi-d/sup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="sup:3;842:34">1</sup>
            </p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:58;846:28">Set RT to 50Ω for PCIe Cards without termination<sup class="+ topic/ph hi-d/sup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="sup:4;848:34">2</sup>
            </p>
         </note>
      </example>
      <table class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="table:5;854:29">
         <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:18;857:33">REFCLK specifications for AC Coupled Output Case</title>
         <tgroup cols="6" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="tgroup:5;861:34">
            <colspec colname="col1" colnum="1" colwidth="17*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:13;867:41"/>
            <colspec colname="col2" colnum="2" colwidth="6*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:14;873:41"/>
            <colspec colname="col3" colnum="3" colwidth="6*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:15;879:41"/>
            <colspec colname="col4" colnum="4" colwidth="5*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:16;885:41"/>
            <colspec colname="col5" colnum="5" colwidth="5*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:17;891:41"/>
            <colspec colname="col6" colnum="6" colwidth="61*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:18;897:41"/>
            <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="thead:5;900:35">
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:12;903:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:58;907:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:59;910:37"> Parameter</p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:59;915:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:60;918:37">Min </p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:60;923:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:61;926:37">Typ</p>
                  </entry>
                  <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:61;931:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:62;934:37">Max </p>
                  </entry>
                  <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:62;939:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:63;942:37">Units </p>
                  </entry>
                  <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:63;947:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:64;950:37">Description </p>
                  </entry>
               </row>
            </thead>
            <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="tbody:5;956:35">
               <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:13;959:35">
                  <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:64;963:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:65;966:37">V<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="sub:4;968:43">od</sub>
                     </p>
                  </entry>
                  <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:65;974:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:66;977:37">0.5</p>
                  </entry>
                  <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:66;982:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:67;985:37"> -</p>
                  </entry>
                  <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:67;990:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:68;993:37">0.8</p>
                  </entry>
                  <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:68;998:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:69;1001:37">Vppd</p>
                  </entry>
                  <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:69;1006:42">
                     <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:70;1009:37">Output Differential Voltage</p>
                  </entry>
               </row>
            </tbody>
         </tgroup>
      </table>
   </body>
   <topic base="base" id="xd_f8f02fdf89e1b888--7c070ed3-15cfc7ea226--7f96" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="topic:2;1023:26">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:19;1026:30">Reference Clock Timing</title>
      <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="body:2;1029:27">
         <note audience="MSCCInternal" class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="note:4;1033:30">
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:71;1036:28">Sourced from PMC-2143425 - Saratoga Device Specification Issue 11</p>
         </note>
         <section id="section_PCI_Express_REFCLK_D_REFCLK_H_Input_Reco_1j4ktjgzw" class="- topic/section " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="section:4;1041:36">
            <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:20;1044:36">PCI Express PCIE_REFCLK_D/PCIE_REFCLK_H</title>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:72;1047:28">Microsemi recommends a low jitter, clean clock source for PCIE_REFCLK_D<sup class="+ topic/ph hi-d/sup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="sup:5;1049:34">1</sup> and PCIE_REFCLK_H in order to provide optimal signal integrity performance. A PCIe Base Specification 4.0 compliant clock source is required as an input to PCIE_REFCLK_H<sup class="+ topic/ph hi-d/sup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="sup:6;1051:34">2</sup>. The recommended input clock for PCIE_REFCLK_D and PCIE_REFCLK_H is provided in <xref href="#xd_f8f02fdf89e1b888--7c070ed3-15cfc7ea226--7f96/table_PCI_Express_REFCLK_Input_PCIE_REFCLK_D_P_2j4ktjgzw" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="xref:2;1054:37" type="table"><?ditaot gentext?>Table 5</xref>.</p>
            <table id="table_PCI_Express_REFCLK_Input_PCIE_REFCLK_D_P_2j4ktjgzw" class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="table:6;1058:35">
               <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:21;1061:39">PCIE_REFCLK_D/PCIE_REFCLK_H Input Characteristics</title>
               <tgroup cols="6" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="tgroup:6;1065:40">
                  <colspec colname="col1" colnum="1" colwidth=".8in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:19;1071:47"/>
                  <colspec colname="col2" colnum="2" colwidth="2in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:20;1077:47"/>
                  <colspec colname="col3" colnum="3" colwidth=".8in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:21;1083:47"/>
                  <colspec colname="col4" colnum="4" colwidth=".8in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:22;1089:47"/>
                  <colspec colname="col5" colnum="5" colwidth=".8in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:23;1095:47"/>
                  <colspec colname="col6" colnum="6" colwidth="1in" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:24;1101:47"/>
                  <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="thead:6;1104:41">
                     <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:14;1107:41">
                        <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:70;1111:48">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:73;1114:43">Parameter</p>
                        </entry>
                        <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:71;1119:48">Description</entry>
                        <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:72;1123:48">Min</entry>
                        <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:73;1127:48">Typical</entry>
                        <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:74;1131:48">Max</entry>
                        <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:75;1135:48">Units</entry>
                     </row>
                  </thead>
                  <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="tbody:6;1140:41">
                     <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:15;1143:41">
                        <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:76;1147:48">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:74;1150:43">F<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="sub:5;1152:49">REF</sub> 
                           </p>
                        </entry>
                        <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:77;1158:48">REFCLK frequency for 8/5/2.5 Gbit/s operation</entry>
                        <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:78;1162:48">99.97</entry>
                        <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:79;1166:48">100</entry>
                        <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:80;1170:48">100.03</entry>
                        <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:81;1174:48">MHz</entry>
                     </row>
                     <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:16;1178:41">
                        <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:82;1182:48">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:75;1185:43"> REF<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="sub:6;1187:49">DC</sub>
                           </p>
                        </entry>
                        <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:83;1193:48">REFCLK duty cycle</entry>
                        <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:84;1197:48">45</entry>
                        <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:85;1201:48">50</entry>
                        <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:86;1205:48">55</entry>
                        <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:87;1209:48">%</entry>
                     </row>
                     <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:17;1213:41">
                        <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:88;1217:48">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:76;1220:43"> T<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="sub:7;1222:49">REFIN</sub>
                           </p>
                        </entry>
                        <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:89;1228:48">Total narrowband jitter on REFCLK (after applying Gen4 Jitter filter mask as per PCIe Base Spec)</entry>
                        <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:90;1232:48">-</entry>
                        <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:91;1236:48">-</entry>
                        <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:92;1240:48">0.5<sup class="+ topic/ph hi-d/sup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="sup:7;1242:46">1</sup>
                        </entry>
                        <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:93;1247:48">ps-rms</entry>
                     </row>
                     <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:18;1251:41">
                        <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:94;1255:48">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:77;1258:44"/>
                        </entry>
                        <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:95;1263:48">REFCLK edge rate</entry>
                        <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:96;1267:48">0.6</entry>
                        <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:97;1271:48">-</entry>
                        <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:98;1275:48">4.0</entry>
                        <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:99;1279:48">V/ns</entry>
                     </row>
                     <row audience="MSCCInternal" class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:19;1284:41">
                        <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:100;1288:49">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:78;1291:43"> T<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="sub:8;1293:49">LOCK</sub>
                           </p>
                        </entry>
                        <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:101;1299:49">Frequency lock after device reset pin RSTB is de-asserted with REFCLK</entry>
                        <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:102;1303:49">-</entry>
                        <entry colname="col4" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:103;1307:49">-</entry>
                        <entry colname="col5" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:104;1311:49">40</entry>
                        <entry colname="col6" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:105;1315:49">msec</entry>
                     </row>
                  </tbody>
               </tgroup>
            </table>
            <note class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="note:5;1322:33">
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:79;1325:31">
                  <sup class="+ topic/ph hi-d/sup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="sup:8;1328:37">1</sup> If PCIE_REFCLK_D/PCIE_REFCLK_H is used to source the output PCIE_REFCLK_S, MSCC recommends a T<sub class="+ topic/ph hi-d/sub " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="sub:9;1330:37">REFIN</sub> maximum value of 0.3 ps-rms (after applying Gen4 Jitter filter mask as per PCIe Base Spec 4.0)<draft-comment author="yungwesl" time="Wed 01/31/2018 05:08 PM" translate="no" class="- topic/draft-comment " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="draft-comment:1;1335:57">MSDG: I think the safe approach for now is to leave margin between a general input refclk spec (0.5 ps,rms) and a tighter input refclk spec (0.3 ps,rms) when Tx output provides the refclks. We can then revisit/tweak this based on new silicon results.</draft-comment>
               </p>
            </note>
            <table id="Validated_MSCC_Clock_Devices" class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="table:7;1341:35">
               <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:22;1344:39">List of validated MSCC Clock Devices for use with Switchtec</title>
               <tgroup cols="2" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="tgroup:7;1348:40">
                  <colspec colname="col1" colnum="1" colwidth="427*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:25;1354:47"/>
                  <colspec colname="col2" colnum="2" colwidth="573*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="colspec:26;1360:47"/>
                  <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="thead:7;1363:41">
                     <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:20;1366:41">
                        <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:106;1370:49">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:80;1373:43"> MSCC Clock Device ID</p>
                        </entry>
                        <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:107;1378:49">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:81;1381:43">Device type</p>
                        </entry>
                     </row>
                  </thead>
                  <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="tbody:7;1387:41">
                     <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:21;1390:41">
                        <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:108;1394:49">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:82;1397:43">ZL30281</p>
                        </entry>
                        <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:109;1402:49">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:83;1405:43">3-Output PCIe Gen 1-4 Clock Generator</p>
                        </entry>
                     </row>
                     <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:22;1410:41">
                        <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:110;1414:49">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:84;1417:43">ZL30282</p>
                        </entry>
                        <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:111;1422:49">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:85;1425:43">6-Output PCIe Gen 1-4 Clock Generator</p>
                        </entry>
                     </row>
                     <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:23;1430:41">
                        <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:112;1434:49">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:86;1437:43"> ZL30263</p>
                        </entry>
                        <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:113;1442:49">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:87;1445:43">10-Output Any to Any Clock Generator</p>
                        </entry>
                     </row>
                     <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:24;1450:41">
                        <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:114;1454:49">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:88;1457:43"> ZL40230</p>
                        </entry>
                        <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:115;1462:49">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:89;1465:43"> 1:10 Clock Buffer</p>
                        </entry>
                     </row>
                     <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:25;1470:41">
                        <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:116;1474:49">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:90;1477:43"> ZL30251</p>
                        </entry>
                        <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:117;1482:49">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:91;1485:43"> 3-Input, 3-Output Any-to-Any Multiplier and Generator</p>
                        </entry>
                     </row>
                     <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="row:26;1490:41">
                        <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:118;1494:49">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:92;1497:43"> ZL30265</p>
                        </entry>
                        <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="entry:119;1502:49">
                           <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:93;1505:43">Four Frequency Family High Performance Frequency Synthesizer and Rate Convertor with 6-Outputs</p>
                        </entry>
                     </row>
                  </tbody>
               </tgroup>
            </table>
            <note class="- topic/note " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="note:6;1513:33">
               <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:94;1516:31"> The components listed in <xref href="#xd_f8f02fdf89e1b888--7c070ed3-15cfc7ea226--7f96/Validated_MSCC_Clock_Devices" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="xref:3;1519:39" type="table"><?ditaot gentext?>Table 6</xref> complies with the specification requirements outlined in <xref href="#xd_f8f02fdf89e1b888--7c070ed3-15cfc7ea226--7f96/table_PCI_Express_REFCLK_Input_PCIE_REFCLK_D_P_2j4ktjgzw" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="xref:4;1522:39" type="table"><?ditaot gentext?>Table 5</xref>
               </p>
            </note>
         </section>
         <section id="section_PCI_Express_REFCLK_S_Output_Characterist_3j4ktjgzw" class="- topic/section " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="section:5;1529:36">
            <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="title:23;1532:36">PCI Express PCIE_REFCLK_S* Output Characteristics</title>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="p:95;1535:28">Switchtec PCIE_REFCLK_S* clock outputs are fully PCIe Base Specification 4.0 compliant as long as the guidance in <xref href="#xd_f8f02fdf89e1b888--7c070ed3-15cfc7ea226--7f96/table_PCI_Express_REFCLK_Input_PCIE_REFCLK_D_P_2j4ktjgzw" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\diffed\_b-0-file-\COMMON\Appnotes\Layout_Guide\topics\REFCLK_termination_d1e226.xml" xtrc="xref:5;1538:37" type="table"><?ditaot gentext?>Table 5</xref> is followed.</p>
         </section>
      </body>
   </topic>
</topic>