Running: /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/fleon/Bureau/ProjetSI/FPGA/BancRegistres/BR_test_isim_beh.exe" -prj "/home/fleon/Bureau/ProjetSI/FPGA/BancRegistres/BR_test_beh.prj" "work.BR_test" 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "/home/fleon/Bureau/ProjetSI/FPGA/BancRegistres/BR_module.vhd" into library work
Parsing VHDL file "/home/fleon/Bureau/ProjetSI/FPGA/BancRegistres/BR_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96768 KB
Fuse CPU Usage: 750 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity BR_module [br_module_default]
Compiling architecture behavior of entity br_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/fleon/Bureau/ProjetSI/FPGA/BancRegistres/BR_test_isim_beh.exe
Fuse Memory Usage: 1717684 KB
Fuse CPU Usage: 810 ms
GCC CPU Usage: 120 ms
