// Copyright (C) 2006-2024 eHiWay Corporation
// Your use of eHiWay Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the eHiWay Program License 
// Subscription Agreement, eHiWay MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by eHiWay and sold by 
// eHiWay or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "eHiWay"
// PROGRAM "eLinx 64-Bit"
// VERSION "Version 3.0 "

// DATE "05/10/2025 17:18:38"                                                             

module 	ov5640_vga_640x480 (
	sys_clk,
	sys_rst_n,
	ov5640_pclk,
	ov5640_vsync,
	ov5640_href,
	ov5640_data,
	ov5640_rst_n,
	ov5640_pwdn,
	sccb_scl,
	sccb_sda,
	sdram_clk,
	sdram_cke,
	sdram_cs_n,
	sdram_ras_n,
	sdram_cas_n,
	sdram_we_n,
	sdram_ba,
	sdram_addr,
	sdram_dq,
	vga_hs,
	vga_vs,
	vga_rgb,
	xclk);
input 	sys_clk;
input 	sys_rst_n;
input 	ov5640_pclk;
input 	ov5640_vsync;
input 	ov5640_href;
input 	[7:0] ov5640_data;
output 	ov5640_rst_n;
output 	ov5640_pwdn;
output 	sccb_scl;
inout 	sccb_sda;
output 	sdram_clk;
output 	sdram_cke;
output 	sdram_cs_n;
output 	sdram_ras_n;
output 	sdram_cas_n;
output 	sdram_we_n;
output 	[1:0] sdram_ba;
output 	[12:0] sdram_addr;
inout 	[15:0] sdram_dq;
output 	vga_hs;
output 	vga_vs;
output 	[15:0] vga_rgb;
output 	xclk;
wire \clk_gen:clk_gen_inst|altpll:altpll_component|pll~CLK4 ;
wire \clk_gen:clk_gen_inst|altpll:altpll_component|_clk5 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~2 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~0 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~5 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~12 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~10 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~17 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~15 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~22 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~20 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~27 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~25 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~32 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~30 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~37 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~35 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~0 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~1 ;
wire \sccb_sda~0 ;
wire \sdram_dq[0]~0 ;
wire \sdram_dq[1]~1 ;
wire \sdram_dq[2]~2 ;
wire \sdram_dq[3]~3 ;
wire \sdram_dq[4]~4 ;
wire \sdram_dq[5]~5 ;
wire \sdram_dq[6]~6 ;
wire \sdram_dq[7]~7 ;
wire \sdram_dq[8]~8 ;
wire \sdram_dq[9]~9 ;
wire \sdram_dq[10]~10 ;
wire \sdram_dq[11]~11 ;
wire \sdram_dq[12]~12 ;
wire \sdram_dq[13]~13 ;
wire \sdram_dq[14]~14 ;
wire \sdram_dq[15]~15 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal1~0 ;
wire \clk_gen:clk_gen_inst|altpll:altpll_component|_locked ;
wire rst_n;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~2 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add2~0 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~0 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]~19 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]~21 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]~23 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]~25 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]~1 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]~3 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]~5 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]~7 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]~9 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[10] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[10]~11 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[11] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[11]~13 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[12] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[12]~15 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[13] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~3 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~1 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[13]~17 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[14] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~2 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~4 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~5 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]~1 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]~3 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]~5 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]~11 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]~13 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]~7 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~1 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1] ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal4~0 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~5 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|WideOr16~0 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~4 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~1 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~9 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~10 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]~6 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~1 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~2 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~3 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~1 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~2 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~1 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~2 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~2 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~3 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~3 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~3 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~4 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~0 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~5 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~1 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~6 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~7 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~8 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~4 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~5 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~9 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~10 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~6 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~1 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~2 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~3 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~4 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~5 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~6 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~7 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~8 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~9 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~10 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~11 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~12 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~13 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~4 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~5 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~6 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~7 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~8 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~9 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~19 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~10 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~11 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~12 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~13 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~14 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~15 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~16 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~17 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~18 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~14 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~15 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~1 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~2 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~16 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~17 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~18 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~3 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~19 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~20 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~3 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~185 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~186 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~4 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~5 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~6 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~7 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~8 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~9 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~10 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~11 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~12 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~13 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~14 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~15 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~16 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~17 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~18 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~19 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~20 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~21 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~22 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~23 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~24 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~25 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~26 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~27 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~28 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~29 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~30 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~31 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~32 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~33 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~34 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~35 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~36 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~37 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~38 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~39 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~40 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~41 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~42 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~43 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~44 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~45 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~46 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~47 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~48 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~49 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~50 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~51 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~52 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~53 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~54 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~55 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~56 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~57 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~58 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~59 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~60 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~61 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~62 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~63 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~64 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~65 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~66 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~67 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~68 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~69 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~70 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~71 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~72 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~73 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~74 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~75 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~76 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~77 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~78 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~79 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~80 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~81 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~82 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~83 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~84 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~85 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~86 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~87 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~88 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~89 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~90 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~91 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~92 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~93 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~94 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~95 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~96 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~97 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~98 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~99 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~100 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~101 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~102 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~103 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~104 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~105 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~106 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~107 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~108 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~109 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~110 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~111 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~112 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~113 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~114 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~115 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~116 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~117 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~118 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~119 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~120 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~121 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~122 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~123 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~124 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~125 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~126 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~127 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~128 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~129 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~130 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~131 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~180 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~132 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~133 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~134 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~135 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~136 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~137 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~138 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~139 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~140 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~141 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~142 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~144 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~183 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~143 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~184 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~145 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~146 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~147 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~148 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~149 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~150 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~151 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~152 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~153 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~154 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~155 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~156 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~157 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~158 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~159 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~160 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~161 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~162 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~163 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~164 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~165 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~166 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~167 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~168 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~169 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~170 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~171 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~172 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~173 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~174 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~175 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~176 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~181 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~177 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~182 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~178 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~179 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~21 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~22 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~1 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~2 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~3 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~4 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~5 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~6 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~7 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~8 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~17 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~18 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~9 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~10 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~11 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~12 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~13 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~14 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~15 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~16 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~4 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~1 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~21 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~22 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~2 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~3 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~4 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~5 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~6 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~7 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~8 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~9 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~10 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~11 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~12 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~13 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~14 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~15 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~16 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~17 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~18 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~19 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~20 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~1 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~2 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~3 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~4 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~5 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~6 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~7 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~8 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~9 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~10 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~11 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~12 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~13 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~14 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~15 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~16 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~2 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~17 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~18 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~19 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~20 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~21 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~1 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~2 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~3 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~1 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~2 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~3 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~4 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~5 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~6 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~7 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~8 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~9 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~10 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~11 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~12 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~13 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~14 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~15 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~16 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~25 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~26 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~1 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~2 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~3 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~4 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~5 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~6 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~7 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~8 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~9 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~10 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~11 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~12 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~13 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~1 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~2 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~3 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~4 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~5 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~6 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~7 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~8 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~9 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~14 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~10 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~11 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~12 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~13 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~14 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~15 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~16 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~1 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~2 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~3 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~4 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~5 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~6 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~7 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~8 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~9 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~1 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~2 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~3 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~4 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~5 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~6 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~7 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~8 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~9 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~10 ;
wire \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~11 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~1 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~23 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~24 ;
wire \clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~5 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~2 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~60 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[2] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~62 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~55 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[3] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~57 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~50 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[4] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~52 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~65 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[5] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~67 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~70 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[6] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~72 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~45 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[7] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~47 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~40 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[8] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~42 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~35 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[9] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~37 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~30 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[10] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~32 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~15 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[11] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~17 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~25 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[12] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~27 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~20 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[13] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~22 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~10 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[14] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~2 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~3 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[0] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~7 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[1] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_PRE ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~3 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add2~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~15 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_AR ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~2 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add1~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ;
wire sdram_init_done_pclk_s1;
wire sdram_init_done_pclk_s2;
wire cfg_done_pclk_s1;
wire cfg_done_pclk_s2;
wire \ov5640_top:ov5640_top_inst|comb~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|always2~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[2] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]~3 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]~5 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]~7 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]~9 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]~13 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]~15 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]~17 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]~19 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]~11 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~2 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_PRE ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella0~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella1~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella2~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella3~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella4~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella5~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella6~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella7~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella8~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor6 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor3 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~44 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~39 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~34 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~29 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~24 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~19 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~14 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~9 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~4 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0]~15 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1]~17 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]~19 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]~3 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]~5 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]~7 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]~11 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]~13 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|tread_end~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_END ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~2 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~2 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[8] ;
wire \vga_ctrl:vga_ctrl_inst|Add0~45 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_h[0] ;
wire \vga_ctrl:vga_ctrl_inst|Add0~47 ;
wire \vga_ctrl:vga_ctrl_inst|Add0~40 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_h[1] ;
wire \vga_ctrl:vga_ctrl_inst|Add0~42 ;
wire \vga_ctrl:vga_ctrl_inst|Add0~35 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_h[2] ;
wire \vga_ctrl:vga_ctrl_inst|Add0~37 ;
wire \vga_ctrl:vga_ctrl_inst|Add0~30 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_h[3] ;
wire \vga_ctrl:vga_ctrl_inst|Add0~32 ;
wire \vga_ctrl:vga_ctrl_inst|Add0~25 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_h[4] ;
wire \vga_ctrl:vga_ctrl_inst|Add0~27 ;
wire \vga_ctrl:vga_ctrl_inst|Add0~10 ;
wire \vga_ctrl:vga_ctrl_inst|Equal0~0 ;
wire \vga_ctrl:vga_ctrl_inst|Equal0~1 ;
wire \vga_ctrl:vga_ctrl_inst|Equal0~2 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_h[5] ;
wire \vga_ctrl:vga_ctrl_inst|Add0~12 ;
wire \vga_ctrl:vga_ctrl_inst|Add0~5 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_h[6] ;
wire \vga_ctrl:vga_ctrl_inst|Add0~7 ;
wire \vga_ctrl:vga_ctrl_inst|Add0~0 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_h[7] ;
wire \vga_ctrl:vga_ctrl_inst|Add0~2 ;
wire \vga_ctrl:vga_ctrl_inst|Add0~20 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_h[8] ;
wire \vga_ctrl:vga_ctrl_inst|Add0~22 ;
wire \vga_ctrl:vga_ctrl_inst|Add0~15 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_h[9] ;
wire \vga_ctrl:vga_ctrl_inst|LessThan2~0 ;
wire \vga_ctrl:vga_ctrl_inst|Add1~45 ;
wire \vga_ctrl:vga_ctrl_inst|Add1~12 ;
wire \vga_ctrl:vga_ctrl_inst|Add1~25 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_v[6] ;
wire \vga_ctrl:vga_ctrl_inst|Add1~27 ;
wire \vga_ctrl:vga_ctrl_inst|Add1~20 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_v[7] ;
wire \vga_ctrl:vga_ctrl_inst|Add1~22 ;
wire \vga_ctrl:vga_ctrl_inst|Add1~15 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_v[8] ;
wire \vga_ctrl:vga_ctrl_inst|always1~0 ;
wire \vga_ctrl:vga_ctrl_inst|Add1~17 ;
wire \vga_ctrl:vga_ctrl_inst|Add1~5 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_v[9] ;
wire \vga_ctrl:vga_ctrl_inst|always1~1 ;
wire \vga_ctrl:vga_ctrl_inst|always1~2 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_v[0] ;
wire \vga_ctrl:vga_ctrl_inst|Add1~47 ;
wire \vga_ctrl:vga_ctrl_inst|Add1~0 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_v[1] ;
wire \vga_ctrl:vga_ctrl_inst|Add1~2 ;
wire \vga_ctrl:vga_ctrl_inst|Add1~40 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_v[2] ;
wire \vga_ctrl:vga_ctrl_inst|Add1~42 ;
wire \vga_ctrl:vga_ctrl_inst|Add1~35 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_v[3] ;
wire \vga_ctrl:vga_ctrl_inst|Add1~37 ;
wire \vga_ctrl:vga_ctrl_inst|Add1~30 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_v[4] ;
wire \vga_ctrl:vga_ctrl_inst|Add1~32 ;
wire \vga_ctrl:vga_ctrl_inst|Add1~10 ;
wire \vga_ctrl:vga_ctrl_inst|cnt_v[5] ;
wire \vga_ctrl:vga_ctrl_inst|pix_data_req~0 ;
wire \vga_ctrl:vga_ctrl_inst|LessThan6~0 ;
wire \vga_ctrl:vga_ctrl_inst|LessThan6~1 ;
wire \vga_ctrl:vga_ctrl_inst|pix_data_req~1 ;
wire \vga_ctrl:vga_ctrl_inst|pix_data_req~2 ;
wire \vga_ctrl:vga_ctrl_inst|LessThan2~1 ;
wire \vga_ctrl:vga_ctrl_inst|pix_data_req~3 ;
wire \vga_ctrl:vga_ctrl_inst|pix_data_req~4 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~11 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~13 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~7 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~9 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~15 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~17 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~19 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~5 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~3 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~15 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~17 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~10 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[1] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~3 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~2 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~45 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[4] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~47 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~35 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~37 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~30 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~32 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~25 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~27 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~40 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~42 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~20 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~12 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~5 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[2] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~7 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[3] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~2 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRF ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|trc_end~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~15 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AUTO_REF ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~3 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|aref_en~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_PCHA ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector3~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.IDLE ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~2 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector2~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~2 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~5 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~7 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~3 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~9 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~11 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~13 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~15 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8~COUT ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~17 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0 ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[0]~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[1]~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[2]~2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[3]~3 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[4]~4 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[5]~5 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[6]~6 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[7]~7 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[8]~8 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[9]~9 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[10]~10 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[10] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[11]~11 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[11] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[12]~12 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[12] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[13]~13 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[13] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[14]~14 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[14] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15] ;
wire \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[15]~15 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[15] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15] ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~2 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~4 ;
wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~5 ;
wire \clk_gen:clk_gen_inst|altpll:altpll_component|_clk1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[2] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[2] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[2] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[2] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~2 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[1] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[1] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[1] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[1] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~2 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|WideOr5~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[0] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[0] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[0] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~2 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[0] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~3 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~4 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~10 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~12 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~15 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~17 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~20 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~22 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~25 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~27 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~30 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~32 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~35 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~37 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~40 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~42 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~45 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~47 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~50 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~52 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~55 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~57 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~60 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~62 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~65 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~67 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~70 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~72 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~3 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[0] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~10 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|rd_ack_dly ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~12 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~15 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~17 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~20 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~22 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~25 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~27 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~30 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~32 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~35 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~37 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~40 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~42 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~45 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~47 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~50 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~52 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~55 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~57 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~60 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~62 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~65 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~67 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~70 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~72 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr~30 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[0] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~5 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[23] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[1] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~5 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[23] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[1] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[0] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[0] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[1] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[1] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[2] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[2] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[3] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[3] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[4] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[4] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[5] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[5] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[6] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[6] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[7] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[7] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[8] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[8] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[9] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr8~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[9] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector10~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr9~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector11~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[10] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[11] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[11] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[12] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[12] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~1 ;
wire \vga_ctrl:vga_ctrl_inst|LessThan0~0 ;
wire \vga_ctrl:vga_ctrl_inst|LessThan1~0 ;
wire \clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[0] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[0]~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0] ;
wire \vga_ctrl:vga_ctrl_inst|rgb_valid~0 ;
wire \vga_ctrl:vga_ctrl_inst|rgb[0]~0 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[1] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[1]~1 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1] ;
wire \vga_ctrl:vga_ctrl_inst|rgb[1]~1 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[2] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[2]~2 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2] ;
wire \vga_ctrl:vga_ctrl_inst|rgb[2]~2 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[3] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[3]~3 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3] ;
wire \vga_ctrl:vga_ctrl_inst|rgb[3]~3 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[4] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[4]~4 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4] ;
wire \vga_ctrl:vga_ctrl_inst|rgb[4]~4 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[5] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[5]~5 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5] ;
wire \vga_ctrl:vga_ctrl_inst|rgb[5]~5 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[6] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[6]~6 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6] ;
wire \vga_ctrl:vga_ctrl_inst|rgb[6]~6 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[7] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[7]~7 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7] ;
wire \vga_ctrl:vga_ctrl_inst|rgb[7]~7 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[8] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[8]~8 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8] ;
wire \vga_ctrl:vga_ctrl_inst|rgb[8]~8 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[9] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[9]~9 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9] ;
wire \vga_ctrl:vga_ctrl_inst|rgb[9]~9 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[10] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[10]~10 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[10] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10] ;
wire \vga_ctrl:vga_ctrl_inst|rgb[10]~10 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[11] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[11]~11 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[11] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11] ;
wire \vga_ctrl:vga_ctrl_inst|rgb[11]~11 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[12] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[12]~12 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[12] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12] ;
wire \vga_ctrl:vga_ctrl_inst|rgb[12]~12 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[13] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[13]~13 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[13] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13] ;
wire \vga_ctrl:vga_ctrl_inst|rgb[13]~13 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[14] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[14]~14 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[14] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14] ;
wire \vga_ctrl:vga_ctrl_inst|rgb[14]~14 ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[15] ;
wire \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[15]~15 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[15] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15] ;
wire \vga_ctrl:vga_ctrl_inst|rgb[15]~15 ;
wire \clk_gen:clk_gen_inst|altpll:altpll_component|_clk3 ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q ;
wire [15:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs ;
wire [15:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs ;
wire [15:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs ;
wire [15:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs ;
wire [1:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a ;
wire [15:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a ;
wire [0:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q ;
wire [15:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs ;
wire [15:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs ;
wire [15:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs ;
wire [1:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q ;
wire [15:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs ;
wire [1:0] \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk ;
wire [7:0] \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk ;
wire [2:0] \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit ;
wire [7:0] \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num ;
wire [14:0] \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait ;
wire [7:0] \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg ;
wire [15:0] \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg ;
wire [3:0] \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic ;
wire [23:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr ;
wire [23:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr ;
wire [1:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a ;
wire [15:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a ;
wire [0:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire ;
wire [9:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q ;
wire [1:0] \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q ;
wire [3:0] \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd ;
wire [1:0] \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba ;
wire [3:0] \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref ;
wire [2:0] \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk ;
wire [14:0] \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us ;
wire [2:0] \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk ;
wire [1:0] \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref ;
wire [9:0] \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref ;
wire [3:0] \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd ;
wire [3:0] \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd ;
wire [1:0] \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba ;
wire [12:0] \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr ;
wire [9:0] \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk ;
wire [3:0] \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd ;
wire [1:0] \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba ;
wire [12:0] \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr ;
wire [15:0] \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg ;
wire [9:0] \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk ;
wire [9:0] \vga_ctrl:vga_ctrl_inst|cnt_v ;
wire [9:0] \vga_ctrl:vga_ctrl_inst|cnt_h ;

wire \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ;
wire \vga_ctrl:vga_ctrl_inst|__ALT_INV__LessThan1~0 ;
wire \vga_ctrl:vga_ctrl_inst|__ALT_INV__LessThan0~0 ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ;
wire \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ;
wire __ALT_INV__sys_rst_n;

wire gnd;
wire vcc;

assign gnd = 1'b0;
assign vcc = 1'b1;

assign \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk  = ~ \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ;
assign \vga_ctrl:vga_ctrl_inst|__ALT_INV__LessThan1~0  = ~ \vga_ctrl:vga_ctrl_inst|LessThan1~0 ;
assign \vga_ctrl:vga_ctrl_inst|__ALT_INV__LessThan0~0  = ~ \vga_ctrl:vga_ctrl_inst|LessThan0~0 ;
assign \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1]  = ~ \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[1] ;
assign \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1]  = ~ \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[1] ;
assign __ALT_INV__sys_rst_n = ~ sys_rst_n;

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ),
	.cin(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~22 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~0 ),
	.cout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~2 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~0_I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~0_I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~0_I .lut_mask = "A50A";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~5_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ),
	.cin(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~12 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~5 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~5_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~5_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~5_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~5_I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~5_I .lut_mask = "5A5A";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~5_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~10_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ),
	.cin(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~17 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~10 ),
	.cout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~12 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~10_I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~10_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~10_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~10_I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~10_I .lut_mask = "A50A";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~10_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~15_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ),
	.cin(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~2 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~15 ),
	.cout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~17 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~15_I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~15_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~15_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~15_I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~15_I .lut_mask = "5A5F";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~15_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~20_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ),
	.cin(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~27 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~20 ),
	.cout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~22 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~20_I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~20_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~20_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~20_I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~20_I .lut_mask = "5A5F";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~20_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~25_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ),
	.cin(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~32 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~25 ),
	.cout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~27 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~25_I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~25_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~25_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~25_I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~25_I .lut_mask = "A50A";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~25_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~30_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ),
	.cin(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~37 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~30 ),
	.cout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~32 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~30_I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~30_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~30_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~30_I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~30_I .lut_mask = "5A5F";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~30_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~35_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~35 ),
	.cout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~37 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~35_I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~35_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~35_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~35_I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~35_I .lut_mask = "55AA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~35_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~0 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~1 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk~I .lut_mask = "7878";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~0 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~0 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~1 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]~I .lut_mask = "0AAA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~5 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~10 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~15 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[4] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[7] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[6] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~0 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~0_I .lut_mask = "0002";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~20 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~0 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~1 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]~I .lut_mask = "0AAA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~25 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~30 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add0~35 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~0 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~1 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]~I .lut_mask = "0AAA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[3] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[2] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[1] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_clk[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~1 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~1_I .lut_mask = "0002";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal0~1_I .output_mode = "comb_only";

stratix_io \sccb_sda~I (
	.datain(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~24 ),
	.oe(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|WideOr16~0 ),
	.combout(\sccb_sda~0 ),
	.padio(sccb_sda));
defparam \sccb_sda~I .operation_mode = "bidir";
defparam \sccb_sda~I .ddio_mode = "none";
defparam \sccb_sda~I .input_register_mode = "none";
defparam \sccb_sda~I .output_register_mode = "none";
defparam \sccb_sda~I .oe_register_mode = "none";
defparam \sccb_sda~I .input_async_reset = "none";
defparam \sccb_sda~I .output_async_reset = "none";
defparam \sccb_sda~I .oe_async_reset = "none";
defparam \sccb_sda~I .input_sync_reset = "none";
defparam \sccb_sda~I .output_sync_reset = "none";
defparam \sccb_sda~I .oe_sync_reset = "none";
defparam \sccb_sda~I .input_power_up = "low";
defparam \sccb_sda~I .output_power_up = "low";
defparam \sccb_sda~I .oe_power_up = "low";

stratix_io \sdram_dq[0]~I (
	.datain(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0] ),
	.oe(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.combout(\sdram_dq[0]~0 ),
	.padio(sdram_dq[0]));
defparam \sdram_dq[0]~I .operation_mode = "bidir";
defparam \sdram_dq[0]~I .ddio_mode = "none";
defparam \sdram_dq[0]~I .input_register_mode = "none";
defparam \sdram_dq[0]~I .output_register_mode = "none";
defparam \sdram_dq[0]~I .oe_register_mode = "none";
defparam \sdram_dq[0]~I .input_async_reset = "none";
defparam \sdram_dq[0]~I .output_async_reset = "none";
defparam \sdram_dq[0]~I .oe_async_reset = "none";
defparam \sdram_dq[0]~I .input_sync_reset = "none";
defparam \sdram_dq[0]~I .output_sync_reset = "none";
defparam \sdram_dq[0]~I .oe_sync_reset = "none";
defparam \sdram_dq[0]~I .input_power_up = "low";
defparam \sdram_dq[0]~I .output_power_up = "low";
defparam \sdram_dq[0]~I .oe_power_up = "low";

stratix_io \sdram_dq[1]~I (
	.datain(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1] ),
	.oe(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.combout(\sdram_dq[1]~1 ),
	.padio(sdram_dq[1]));
defparam \sdram_dq[1]~I .operation_mode = "bidir";
defparam \sdram_dq[1]~I .ddio_mode = "none";
defparam \sdram_dq[1]~I .input_register_mode = "none";
defparam \sdram_dq[1]~I .output_register_mode = "none";
defparam \sdram_dq[1]~I .oe_register_mode = "none";
defparam \sdram_dq[1]~I .input_async_reset = "none";
defparam \sdram_dq[1]~I .output_async_reset = "none";
defparam \sdram_dq[1]~I .oe_async_reset = "none";
defparam \sdram_dq[1]~I .input_sync_reset = "none";
defparam \sdram_dq[1]~I .output_sync_reset = "none";
defparam \sdram_dq[1]~I .oe_sync_reset = "none";
defparam \sdram_dq[1]~I .input_power_up = "low";
defparam \sdram_dq[1]~I .output_power_up = "low";
defparam \sdram_dq[1]~I .oe_power_up = "low";

stratix_io \sdram_dq[2]~I (
	.datain(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2] ),
	.oe(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.combout(\sdram_dq[2]~2 ),
	.padio(sdram_dq[2]));
defparam \sdram_dq[2]~I .operation_mode = "bidir";
defparam \sdram_dq[2]~I .ddio_mode = "none";
defparam \sdram_dq[2]~I .input_register_mode = "none";
defparam \sdram_dq[2]~I .output_register_mode = "none";
defparam \sdram_dq[2]~I .oe_register_mode = "none";
defparam \sdram_dq[2]~I .input_async_reset = "none";
defparam \sdram_dq[2]~I .output_async_reset = "none";
defparam \sdram_dq[2]~I .oe_async_reset = "none";
defparam \sdram_dq[2]~I .input_sync_reset = "none";
defparam \sdram_dq[2]~I .output_sync_reset = "none";
defparam \sdram_dq[2]~I .oe_sync_reset = "none";
defparam \sdram_dq[2]~I .input_power_up = "low";
defparam \sdram_dq[2]~I .output_power_up = "low";
defparam \sdram_dq[2]~I .oe_power_up = "low";

stratix_io \sdram_dq[3]~I (
	.datain(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3] ),
	.oe(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.combout(\sdram_dq[3]~3 ),
	.padio(sdram_dq[3]));
defparam \sdram_dq[3]~I .operation_mode = "bidir";
defparam \sdram_dq[3]~I .ddio_mode = "none";
defparam \sdram_dq[3]~I .input_register_mode = "none";
defparam \sdram_dq[3]~I .output_register_mode = "none";
defparam \sdram_dq[3]~I .oe_register_mode = "none";
defparam \sdram_dq[3]~I .input_async_reset = "none";
defparam \sdram_dq[3]~I .output_async_reset = "none";
defparam \sdram_dq[3]~I .oe_async_reset = "none";
defparam \sdram_dq[3]~I .input_sync_reset = "none";
defparam \sdram_dq[3]~I .output_sync_reset = "none";
defparam \sdram_dq[3]~I .oe_sync_reset = "none";
defparam \sdram_dq[3]~I .input_power_up = "low";
defparam \sdram_dq[3]~I .output_power_up = "low";
defparam \sdram_dq[3]~I .oe_power_up = "low";

stratix_io \sdram_dq[4]~I (
	.datain(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4] ),
	.oe(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.combout(\sdram_dq[4]~4 ),
	.padio(sdram_dq[4]));
defparam \sdram_dq[4]~I .operation_mode = "bidir";
defparam \sdram_dq[4]~I .ddio_mode = "none";
defparam \sdram_dq[4]~I .input_register_mode = "none";
defparam \sdram_dq[4]~I .output_register_mode = "none";
defparam \sdram_dq[4]~I .oe_register_mode = "none";
defparam \sdram_dq[4]~I .input_async_reset = "none";
defparam \sdram_dq[4]~I .output_async_reset = "none";
defparam \sdram_dq[4]~I .oe_async_reset = "none";
defparam \sdram_dq[4]~I .input_sync_reset = "none";
defparam \sdram_dq[4]~I .output_sync_reset = "none";
defparam \sdram_dq[4]~I .oe_sync_reset = "none";
defparam \sdram_dq[4]~I .input_power_up = "low";
defparam \sdram_dq[4]~I .output_power_up = "low";
defparam \sdram_dq[4]~I .oe_power_up = "low";

stratix_io \sdram_dq[5]~I (
	.datain(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5] ),
	.oe(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.combout(\sdram_dq[5]~5 ),
	.padio(sdram_dq[5]));
defparam \sdram_dq[5]~I .operation_mode = "bidir";
defparam \sdram_dq[5]~I .ddio_mode = "none";
defparam \sdram_dq[5]~I .input_register_mode = "none";
defparam \sdram_dq[5]~I .output_register_mode = "none";
defparam \sdram_dq[5]~I .oe_register_mode = "none";
defparam \sdram_dq[5]~I .input_async_reset = "none";
defparam \sdram_dq[5]~I .output_async_reset = "none";
defparam \sdram_dq[5]~I .oe_async_reset = "none";
defparam \sdram_dq[5]~I .input_sync_reset = "none";
defparam \sdram_dq[5]~I .output_sync_reset = "none";
defparam \sdram_dq[5]~I .oe_sync_reset = "none";
defparam \sdram_dq[5]~I .input_power_up = "low";
defparam \sdram_dq[5]~I .output_power_up = "low";
defparam \sdram_dq[5]~I .oe_power_up = "low";

stratix_io \sdram_dq[6]~I (
	.datain(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6] ),
	.oe(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.combout(\sdram_dq[6]~6 ),
	.padio(sdram_dq[6]));
defparam \sdram_dq[6]~I .operation_mode = "bidir";
defparam \sdram_dq[6]~I .ddio_mode = "none";
defparam \sdram_dq[6]~I .input_register_mode = "none";
defparam \sdram_dq[6]~I .output_register_mode = "none";
defparam \sdram_dq[6]~I .oe_register_mode = "none";
defparam \sdram_dq[6]~I .input_async_reset = "none";
defparam \sdram_dq[6]~I .output_async_reset = "none";
defparam \sdram_dq[6]~I .oe_async_reset = "none";
defparam \sdram_dq[6]~I .input_sync_reset = "none";
defparam \sdram_dq[6]~I .output_sync_reset = "none";
defparam \sdram_dq[6]~I .oe_sync_reset = "none";
defparam \sdram_dq[6]~I .input_power_up = "low";
defparam \sdram_dq[6]~I .output_power_up = "low";
defparam \sdram_dq[6]~I .oe_power_up = "low";

stratix_io \sdram_dq[7]~I (
	.datain(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7] ),
	.oe(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.combout(\sdram_dq[7]~7 ),
	.padio(sdram_dq[7]));
defparam \sdram_dq[7]~I .operation_mode = "bidir";
defparam \sdram_dq[7]~I .ddio_mode = "none";
defparam \sdram_dq[7]~I .input_register_mode = "none";
defparam \sdram_dq[7]~I .output_register_mode = "none";
defparam \sdram_dq[7]~I .oe_register_mode = "none";
defparam \sdram_dq[7]~I .input_async_reset = "none";
defparam \sdram_dq[7]~I .output_async_reset = "none";
defparam \sdram_dq[7]~I .oe_async_reset = "none";
defparam \sdram_dq[7]~I .input_sync_reset = "none";
defparam \sdram_dq[7]~I .output_sync_reset = "none";
defparam \sdram_dq[7]~I .oe_sync_reset = "none";
defparam \sdram_dq[7]~I .input_power_up = "low";
defparam \sdram_dq[7]~I .output_power_up = "low";
defparam \sdram_dq[7]~I .oe_power_up = "low";

stratix_io \sdram_dq[8]~I (
	.datain(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8] ),
	.oe(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.combout(\sdram_dq[8]~8 ),
	.padio(sdram_dq[8]));
defparam \sdram_dq[8]~I .operation_mode = "bidir";
defparam \sdram_dq[8]~I .ddio_mode = "none";
defparam \sdram_dq[8]~I .input_register_mode = "none";
defparam \sdram_dq[8]~I .output_register_mode = "none";
defparam \sdram_dq[8]~I .oe_register_mode = "none";
defparam \sdram_dq[8]~I .input_async_reset = "none";
defparam \sdram_dq[8]~I .output_async_reset = "none";
defparam \sdram_dq[8]~I .oe_async_reset = "none";
defparam \sdram_dq[8]~I .input_sync_reset = "none";
defparam \sdram_dq[8]~I .output_sync_reset = "none";
defparam \sdram_dq[8]~I .oe_sync_reset = "none";
defparam \sdram_dq[8]~I .input_power_up = "low";
defparam \sdram_dq[8]~I .output_power_up = "low";
defparam \sdram_dq[8]~I .oe_power_up = "low";

stratix_io \sdram_dq[9]~I (
	.datain(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9] ),
	.oe(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.combout(\sdram_dq[9]~9 ),
	.padio(sdram_dq[9]));
defparam \sdram_dq[9]~I .operation_mode = "bidir";
defparam \sdram_dq[9]~I .ddio_mode = "none";
defparam \sdram_dq[9]~I .input_register_mode = "none";
defparam \sdram_dq[9]~I .output_register_mode = "none";
defparam \sdram_dq[9]~I .oe_register_mode = "none";
defparam \sdram_dq[9]~I .input_async_reset = "none";
defparam \sdram_dq[9]~I .output_async_reset = "none";
defparam \sdram_dq[9]~I .oe_async_reset = "none";
defparam \sdram_dq[9]~I .input_sync_reset = "none";
defparam \sdram_dq[9]~I .output_sync_reset = "none";
defparam \sdram_dq[9]~I .oe_sync_reset = "none";
defparam \sdram_dq[9]~I .input_power_up = "low";
defparam \sdram_dq[9]~I .output_power_up = "low";
defparam \sdram_dq[9]~I .oe_power_up = "low";

stratix_io \sdram_dq[10]~I (
	.datain(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10] ),
	.oe(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.combout(\sdram_dq[10]~10 ),
	.padio(sdram_dq[10]));
defparam \sdram_dq[10]~I .operation_mode = "bidir";
defparam \sdram_dq[10]~I .ddio_mode = "none";
defparam \sdram_dq[10]~I .input_register_mode = "none";
defparam \sdram_dq[10]~I .output_register_mode = "none";
defparam \sdram_dq[10]~I .oe_register_mode = "none";
defparam \sdram_dq[10]~I .input_async_reset = "none";
defparam \sdram_dq[10]~I .output_async_reset = "none";
defparam \sdram_dq[10]~I .oe_async_reset = "none";
defparam \sdram_dq[10]~I .input_sync_reset = "none";
defparam \sdram_dq[10]~I .output_sync_reset = "none";
defparam \sdram_dq[10]~I .oe_sync_reset = "none";
defparam \sdram_dq[10]~I .input_power_up = "low";
defparam \sdram_dq[10]~I .output_power_up = "low";
defparam \sdram_dq[10]~I .oe_power_up = "low";

stratix_io \sdram_dq[11]~I (
	.datain(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11] ),
	.oe(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.combout(\sdram_dq[11]~11 ),
	.padio(sdram_dq[11]));
defparam \sdram_dq[11]~I .operation_mode = "bidir";
defparam \sdram_dq[11]~I .ddio_mode = "none";
defparam \sdram_dq[11]~I .input_register_mode = "none";
defparam \sdram_dq[11]~I .output_register_mode = "none";
defparam \sdram_dq[11]~I .oe_register_mode = "none";
defparam \sdram_dq[11]~I .input_async_reset = "none";
defparam \sdram_dq[11]~I .output_async_reset = "none";
defparam \sdram_dq[11]~I .oe_async_reset = "none";
defparam \sdram_dq[11]~I .input_sync_reset = "none";
defparam \sdram_dq[11]~I .output_sync_reset = "none";
defparam \sdram_dq[11]~I .oe_sync_reset = "none";
defparam \sdram_dq[11]~I .input_power_up = "low";
defparam \sdram_dq[11]~I .output_power_up = "low";
defparam \sdram_dq[11]~I .oe_power_up = "low";

stratix_io \sdram_dq[12]~I (
	.datain(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12] ),
	.oe(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.combout(\sdram_dq[12]~12 ),
	.padio(sdram_dq[12]));
defparam \sdram_dq[12]~I .operation_mode = "bidir";
defparam \sdram_dq[12]~I .ddio_mode = "none";
defparam \sdram_dq[12]~I .input_register_mode = "none";
defparam \sdram_dq[12]~I .output_register_mode = "none";
defparam \sdram_dq[12]~I .oe_register_mode = "none";
defparam \sdram_dq[12]~I .input_async_reset = "none";
defparam \sdram_dq[12]~I .output_async_reset = "none";
defparam \sdram_dq[12]~I .oe_async_reset = "none";
defparam \sdram_dq[12]~I .input_sync_reset = "none";
defparam \sdram_dq[12]~I .output_sync_reset = "none";
defparam \sdram_dq[12]~I .oe_sync_reset = "none";
defparam \sdram_dq[12]~I .input_power_up = "low";
defparam \sdram_dq[12]~I .output_power_up = "low";
defparam \sdram_dq[12]~I .oe_power_up = "low";

stratix_io \sdram_dq[13]~I (
	.datain(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13] ),
	.oe(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.combout(\sdram_dq[13]~13 ),
	.padio(sdram_dq[13]));
defparam \sdram_dq[13]~I .operation_mode = "bidir";
defparam \sdram_dq[13]~I .ddio_mode = "none";
defparam \sdram_dq[13]~I .input_register_mode = "none";
defparam \sdram_dq[13]~I .output_register_mode = "none";
defparam \sdram_dq[13]~I .oe_register_mode = "none";
defparam \sdram_dq[13]~I .input_async_reset = "none";
defparam \sdram_dq[13]~I .output_async_reset = "none";
defparam \sdram_dq[13]~I .oe_async_reset = "none";
defparam \sdram_dq[13]~I .input_sync_reset = "none";
defparam \sdram_dq[13]~I .output_sync_reset = "none";
defparam \sdram_dq[13]~I .oe_sync_reset = "none";
defparam \sdram_dq[13]~I .input_power_up = "low";
defparam \sdram_dq[13]~I .output_power_up = "low";
defparam \sdram_dq[13]~I .oe_power_up = "low";

stratix_io \sdram_dq[14]~I (
	.datain(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14] ),
	.oe(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.combout(\sdram_dq[14]~14 ),
	.padio(sdram_dq[14]));
defparam \sdram_dq[14]~I .operation_mode = "bidir";
defparam \sdram_dq[14]~I .ddio_mode = "none";
defparam \sdram_dq[14]~I .input_register_mode = "none";
defparam \sdram_dq[14]~I .output_register_mode = "none";
defparam \sdram_dq[14]~I .oe_register_mode = "none";
defparam \sdram_dq[14]~I .input_async_reset = "none";
defparam \sdram_dq[14]~I .output_async_reset = "none";
defparam \sdram_dq[14]~I .oe_async_reset = "none";
defparam \sdram_dq[14]~I .input_sync_reset = "none";
defparam \sdram_dq[14]~I .output_sync_reset = "none";
defparam \sdram_dq[14]~I .oe_sync_reset = "none";
defparam \sdram_dq[14]~I .input_power_up = "low";
defparam \sdram_dq[14]~I .output_power_up = "low";
defparam \sdram_dq[14]~I .oe_power_up = "low";

stratix_io \sdram_dq[15]~I (
	.datain(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15] ),
	.oe(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.combout(\sdram_dq[15]~15 ),
	.padio(sdram_dq[15]));
defparam \sdram_dq[15]~I .operation_mode = "bidir";
defparam \sdram_dq[15]~I .ddio_mode = "none";
defparam \sdram_dq[15]~I .input_register_mode = "none";
defparam \sdram_dq[15]~I .output_register_mode = "none";
defparam \sdram_dq[15]~I .oe_register_mode = "none";
defparam \sdram_dq[15]~I .input_async_reset = "none";
defparam \sdram_dq[15]~I .output_async_reset = "none";
defparam \sdram_dq[15]~I .oe_async_reset = "none";
defparam \sdram_dq[15]~I .input_sync_reset = "none";
defparam \sdram_dq[15]~I .output_sync_reset = "none";
defparam \sdram_dq[15]~I .oe_sync_reset = "none";
defparam \sdram_dq[15]~I .input_power_up = "low";
defparam \sdram_dq[15]~I .output_power_up = "low";
defparam \sdram_dq[15]~I .oe_power_up = "low";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal1~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal1~0 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal1~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal1~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal1~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal1~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal1~0_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal1~0_I .output_mode = "comb_only";

stratix_pll \clk_gen:clk_gen_inst|altpll:altpll_component|pll (
	.areset(__ALT_INV__sys_rst_n),
	.inclk({\gnd ,sys_clk}),
	.clkena({\gnd ,\gnd ,\vcc ,\vcc ,\vcc ,\vcc }),
	.extclkena({\gnd ,\gnd ,\gnd ,\gnd }),
	.locked(\clk_gen:clk_gen_inst|altpll:altpll_component|_locked ),
	.clk({\clk_gen:clk_gen_inst|altpll:altpll_component|_clk5 ,\clk_gen:clk_gen_inst|altpll:altpll_component|pll~CLK4 ,\clk_gen:clk_gen_inst|altpll:altpll_component|_clk3 ,\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ,
\clk_gen:clk_gen_inst|altpll:altpll_component|_clk1 ,\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 }));
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .operation_mode = "no_compensation";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .pll_type = "enhanced";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .qualify_conf_done = "off";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .valid_lock_multiplier = 1;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .invalid_lock_multiplier = 5;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .scan_chain_mif_file = "";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .inclk0_input_frequency = 20000;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .inclk1_input_frequency = 20000;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .skip_vco = "off";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .primary_clock = "inclk0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .switch_over_on_lossclk = "off";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .switch_over_on_gated_lock = "off";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .enable_switch_over_counter = "off";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .gate_lock_signal = "no";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .gate_lock_counter = 0;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .switch_over_counter = 1;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .bandwidth_type = "auto";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .bandwidth = 0;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .spread_frequency = 0;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .down_spread = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk0_multiply_by = 24;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk1_multiply_by = 24;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk2_multiply_by = 24;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk3_multiply_by = 24;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk4_multiply_by = 1;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk5_multiply_by = 24;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk0_multiply_by = 1;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk1_multiply_by = 1;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk2_multiply_by = 1;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk3_multiply_by = 1;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk0_divide_by = 12;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk1_divide_by = 12;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk2_divide_by = 48;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk3_divide_by = 50;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk4_divide_by = 1;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk5_divide_by = 24;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk0_divide_by = 1;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk1_divide_by = 1;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk2_divide_by = 1;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk3_divide_by = 1;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk0_phase_shift = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk1_phase_shift = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk2_phase_shift = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk3_phase_shift = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk4_phase_shift = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk5_phase_shift = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk0_phase_shift = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk1_phase_shift = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk2_phase_shift = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk3_phase_shift = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk0_time_delay = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk1_time_delay = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk2_time_delay = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk3_time_delay = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk4_time_delay = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk5_time_delay = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk0_time_delay = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk1_time_delay = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk2_time_delay = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk3_time_delay = "0";
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk0_duty_cycle = 50;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk1_duty_cycle = 50;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk2_duty_cycle = 50;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk3_duty_cycle = 50;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk4_duty_cycle = 50;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .clk5_duty_cycle = 50;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk0_duty_cycle = 50;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk1_duty_cycle = 50;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk2_duty_cycle = 50;
defparam \clk_gen:clk_gen_inst|altpll:altpll_component|pll .extclk3_duty_cycle = 50;

stratix_lcell \rst_n~I (
	.datac(\clk_gen:clk_gen_inst|altpll:altpll_component|_locked ),
	.datad(sys_rst_n),
	.combout(rst_n));
defparam \rst_n~I .operation_mode = "normal";
defparam \rst_n~I .synch_mode = "off";
defparam \rst_n~I .register_cascade_mode = "off";
defparam \rst_n~I .sum_lutc_input = "datac";
defparam \rst_n~I .lut_mask = "0FFF";
defparam \rst_n~I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~0 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE~I .lut_mask = "5550";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add2~0 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal1~0 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~2 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~2_I .lut_mask = "07FF";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~10 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~2 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]~I .lut_mask = "8282";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~10 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~2 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~I .lut_mask = "8288";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add2~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add2~0 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add2~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add2~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add2~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add2~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add2~0_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add2~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal1~0 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add2~0 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~0 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~0_I .lut_mask = "0080";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~0 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]~I .lut_mask = "0FF0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]~19 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]~I .lut_mask = "6688";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0 ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1]~19 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]~21 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]~I .lut_mask = "5A5F";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0 ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2]~21 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]~23 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]~I .lut_mask = "A50A";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0 ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3]~23 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]~25 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]~I .lut_mask = "5A5F";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0 ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4]~25 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]~1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]~I .lut_mask = "A50A";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0 ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5]~1 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]~3 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]~I .lut_mask = "5A5F";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0 ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6]~3 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]~5 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]~I .lut_mask = "A50A";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0 ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7]~5 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]~7 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]~I .lut_mask = "5A5F";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0 ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8]~7 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]~9 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]~I .lut_mask = "A50A";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[10]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[10] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0 ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9]~9 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[10] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[10]~11 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[10]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[10]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[10]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[10]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[10]~I .lut_mask = "5A5F";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[10]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[11]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[11] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0 ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[10]~11 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[11] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[11]~13 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[11]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[11]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[11]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[11]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[11]~I .lut_mask = "A50A";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[11]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[12]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[12] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0 ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[11]~13 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[12] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[12]~15 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[12]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[12]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[12]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[12]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[12]~I .lut_mask = "5A5F";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[12]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[13]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[13] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0 ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[12]~15 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[13] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[13]~17 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[13]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[13]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[13]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[13]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[13]~I .lut_mask = "A50A";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[13]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~3_I (
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[12] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[13] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~3 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~3_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~3_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~3_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~3_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~3_I .lut_mask = "000F";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~3_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[9] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[10] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[11] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~1_I .lut_mask = "8080";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[14]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[14] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0 ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[13]~17 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[14] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[14]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[14]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[14]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[14]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[14]~I .lut_mask = "5A5A";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[14]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~3 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~0 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~1 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[14] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0_I .lut_mask = "8AFF";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|LessThan0~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[5] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[6] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[8] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~0_I .lut_mask = "0001";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~0 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~1 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~2 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~2_I .lut_mask = "8080";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~4_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[3] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[4] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[14] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~4 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~4_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~4_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~4_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~4_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~4_I .lut_mask = "8080";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~4_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~5_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~3 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cnt_wait[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~4 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~5 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~5_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~5_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~5_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~5_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~5_I .lut_mask = "8000";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~5_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]~I .lut_mask = "0FF0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]~1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]~I .lut_mask = "6688";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1]~1 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]~3 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]~I .lut_mask = "5A5F";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2]~3 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]~5 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]~I .lut_mask = "A50A";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~0_I .lut_mask = "07FF";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3]~5 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]~11 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]~I .lut_mask = "5A5F";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4]~11 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]~13 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]~I .lut_mask = "A50A";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5]~13 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.cout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]~7 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]~I .operation_mode = "arithmetic";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]~I .lut_mask = "5A5F";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.aclr(rst_n),
	.ena(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end ),
	.cin(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6]~7 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]~I .sum_lutc_input = "cin";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]~I .lut_mask = "A5A5";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~0_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~0 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~0 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~1_I .lut_mask = "BFFF";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~2 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Equal0~5 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~1 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~I .lut_mask = "EAC0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~0 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en~I .lut_mask = "00EE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]~I .lut_mask = "0FF0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk_en ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1] ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]~I .lut_mask = "3CCC";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal4~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal4~0 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal4~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal4~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal4~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal4~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal4~0_I .lut_mask = "EEEE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal4~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~5_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add2~0 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~5 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~5_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~5_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~5_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~5_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~5_I .lut_mask = "7FFF";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~5_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_start ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal1~0 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1~I .lut_mask = "0ACE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal1~0 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~5 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR~I .lut_mask = "EAC0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~4 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~5 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1~I .lut_mask = "0ACE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~4 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~5 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H~I .lut_mask = "EAC0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~4 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~5 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2~I .lut_mask = "0ACE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~4 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~5 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L~I .lut_mask = "EAC0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~4 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~5 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3~I .lut_mask = "0ACE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~4 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~5 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA~I .lut_mask = "EAC0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~4 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~5 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4~I .lut_mask = "0ACE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|WideOr16~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_1 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_2 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_3 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|WideOr16~0 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|WideOr16~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|WideOr16~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|WideOr16~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|WideOr16~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|WideOr16~0_I .lut_mask = "0001";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|WideOr16~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack~I (
	.dataa(\sccb_sda~0 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal4~0 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|WideOr16~0 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack~I .lut_mask = "FFCA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack~I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~4_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|ack ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~4 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~4_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~4_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~4_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~4_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~4_I .lut_mask = "0088";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~4_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add2~0 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~1 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~1_I .lut_mask = "0080";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always5~4 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.ACK_4 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always10~1 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP~I .lut_mask = "88F8";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~9_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~9 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~9_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~9_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~9_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~9_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~9_I .lut_mask = "EEEE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~9_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~10_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~9 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~10 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~10_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~10_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~10_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~10_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~10_I .lut_mask = "FFFE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~10_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]~6_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]~6 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]~6_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]~6_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]~6_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]~6_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]~6_I .lut_mask = "7878";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]~6_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|always4~10 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]~6 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1]~2 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]~I .lut_mask = "88A0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~1_I .lut_mask = "00AA";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~2 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~2_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~3_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_end ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~2 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~3 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~3_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~3_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~3_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~3_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~3_I .lut_mask = "8000";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~3_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done~I (
	.clk(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|__ALT_INV__i2c_clk ),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~0 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~1 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~3 ),
	.aclr(rst_n),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done~I .lut_mask = "EAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~0_I (
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~0 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~0_I .lut_mask = "000F";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~0_I .lut_mask = "0808";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~1_I .lut_mask = "E0E0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~1 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~0 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~1 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~2 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~2_I .lut_mask = "AE00";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~2 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~1 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~1_I .lut_mask = "00AE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~2 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~2_I .lut_mask = "8000";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~2 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~2 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~2_I .lut_mask = "8899";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~3_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~3 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~3_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~3_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~3_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~3_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~3_I .lut_mask = "FD06";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~3_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~3_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~3 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~3 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~3_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~3_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~3_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~3_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~3_I .lut_mask = "02AA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~3_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~3_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~3 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~3_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~3_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~3_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~3_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~3_I .lut_mask = "8080";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~3_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~4_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~3 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~4 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~4_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~4_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~4_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~4_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~4_I .lut_mask = "00EF";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~4_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~0_I .lut_mask = "050C";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~5_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~0 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~5 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~5_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~5_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~5_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~5_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~5_I .lut_mask = "02FF";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~5_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~1_I .lut_mask = "0706";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~6_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux3~1 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~6 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~6_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~6_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~6_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~6_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~6_I .lut_mask = "AAFF";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~6_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~7_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~4 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~5 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~6 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~7 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~7_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~7_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~7_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~7_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~7_I .lut_mask = "FEEE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~7_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~8_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~2 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~3 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~7 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~8 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~8_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~8_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~8_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~8_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~8_I .lut_mask = "EAC0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~8_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~4_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~4 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~4_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~4_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~4_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~4_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~4_I .lut_mask = "0001";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~4_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~5_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~4 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~5 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~5_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~5_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~5_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~5_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~5_I .lut_mask = "00AA";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~5_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~9_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~8 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~5 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~9 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~9_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~9_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~9_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~9_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~9_I .lut_mask = "AAAE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~9_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~10_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~1 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~9 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~10 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~10_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~10_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~10_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~10_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~10_I .lut_mask = "8880";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~10_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~0_I .lut_mask = "0180";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~6_I (
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~6 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~6_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~6_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~6_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~6_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~6_I .lut_mask = "0003";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~6_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~0 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~6 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~1_I .lut_mask = "88AF";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~2 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~2_I .lut_mask = "E220";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~3_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~2 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~3 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~3_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~3_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~3_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~3_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~3_I .lut_mask = "2424";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~3_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~4_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~1 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~3 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~4 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~4_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~4_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~4_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~4_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~4_I .lut_mask = "AAC0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~4_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~5_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~5 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~5_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~5_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~5_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~5_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~5_I .lut_mask = "DE18";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~5_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~6_I (
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~6 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~6_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~6_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~6_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~6_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~6_I .lut_mask = "CFC0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~6_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~7_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~5 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~6 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~7 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~7_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~7_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~7_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~7_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~7_I .lut_mask = "0146";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~7_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~8_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~5 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~6 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~8 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~8_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~8_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~8_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~8_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~8_I .lut_mask = "3AC8";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~8_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~9_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~7 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~8 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~9 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~9_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~9_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~9_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~9_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~9_I .lut_mask = "D8D8";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~9_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~10_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~4 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~9 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~10 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~10_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~10_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~10_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~10_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~10_I .lut_mask = "88B8";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~10_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~11_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux9~10 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~11 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~11_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~11_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~11_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~11_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~11_I .lut_mask = "0080";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~11_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~12_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~12 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~12_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~12_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~12_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~12_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~12_I .lut_mask = "0008";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~12_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~13_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~12 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~5 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~13 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~13_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~13_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~13_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~13_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~13_I .lut_mask = "08AA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~13_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~4_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~4 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~4_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~4_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~4_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~4_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~4_I .lut_mask = "C380";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~4_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~5_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~4 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~6 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~5 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~5_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~5_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~5_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~5_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~5_I .lut_mask = "AAC0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~5_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~6_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~5 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~2 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~6 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~6_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~6_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~6_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~6_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~6_I .lut_mask = "AAC0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~6_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~7_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~7 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~7_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~7_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~7_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~7_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~7_I .lut_mask = "E2F0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~7_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~8_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~8 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~8_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~8_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~8_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~8_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~8_I .lut_mask = "FE7C";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~8_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~9_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~7 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~8 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~9 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~9_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~9_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~9_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~9_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~9_I .lut_mask = "A8AD";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~9_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~19_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~9 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~19 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~19_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~19_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~19_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~19_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~19_I .lut_mask = "FEF0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~19_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~10_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~10 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~10_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~10_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~10_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~10_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~10_I .lut_mask = "035A";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~10_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~11_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~11 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~11_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~11_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~11_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~11_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~11_I .lut_mask = "C01E";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~11_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~12_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~10 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~11 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~12 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~12_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~12_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~12_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~12_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~12_I .lut_mask = "0ACA";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~12_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~13_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~19 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~12 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~13 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~13_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~13_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~13_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~13_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~13_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~13_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~14_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~14 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~14_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~14_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~14_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~14_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~14_I .lut_mask = "0080";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~14_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~15_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~15 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~15_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~15_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~15_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~15_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~15_I .lut_mask = "FF9C";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~15_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~16_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~3 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~15 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~16 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~16_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~16_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~16_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~16_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~16_I .lut_mask = "07F7";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~16_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~17_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~14 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~16 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~17 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~17_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~17_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~17_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~17_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~17_I .lut_mask = "88F8";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~17_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~18_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~6 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~13 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~17 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~18 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~18_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~18_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~18_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~18_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~18_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~18_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~14_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~13 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Add2~0 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~18 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~14 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~14_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~14_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~14_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~14_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~14_I .lut_mask = "EAAA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~14_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~15_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~15 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~15_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~15_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~15_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~15_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~15_I .lut_mask = "0088";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~15_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~0_I .lut_mask = "0506";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~0 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~0 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~2 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~1_I .lut_mask = "80AA";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~5 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~2 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~2 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~2_I .lut_mask = "008B";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~16_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~14 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~15 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~1 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux2~2 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~16 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~16_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~16_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~16_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~16_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~16_I .lut_mask = "EEEA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~16_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~17_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~0 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~10 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~11 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~16 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~17 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~17_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~17_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~17_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~17_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~17_I .lut_mask = "AAA8";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~17_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~18_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_D_ADDR ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~18 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~18_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~18_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~18_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~18_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~18_I .lut_mask = "02A8";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~18_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~3_I (
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~3 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~3_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~3_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~3_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~3_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~3_I .lut_mask = "0003";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~3_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~19_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~18 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal1~0 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~3 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~19 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~19_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~19_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~19_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~19_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~19_I .lut_mask = "EAEE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~19_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~20_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~20 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~20_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~20_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~20_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~20_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~20_I .lut_mask = "02FF";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~20_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~3_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~3 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~3_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~3_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~3_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~3_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~3_I .lut_mask = "0060";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~3_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~185_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~185 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~185_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~185_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~185_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~185_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~185_I .lut_mask = "702A";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~185_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~186_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~185 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~186 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~186_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~186_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~186_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~186_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~186_I .lut_mask = "408C";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~186_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~4_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~3 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~186 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~4 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~4_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~4_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~4_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~4_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~4_I .lut_mask = "ACCA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~4_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~5_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~5 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~5_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~5_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~5_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~5_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~5_I .lut_mask = "B7C6";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~5_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~6_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~6 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~6_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~6_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~6_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~6_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~6_I .lut_mask = "8B4A";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~6_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~7_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~7 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~7_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~7_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~7_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~7_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~7_I .lut_mask = "D1D6";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~7_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~8_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~6 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~7 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~8 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~8_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~8_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~8_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~8_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~8_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~8_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~9_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~9 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~9_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~9_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~9_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~9_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~9_I .lut_mask = "1040";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~9_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~10_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~5 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~8 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~9 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~10 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~10_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~10_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~10_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~10_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~10_I .lut_mask = "F434";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~10_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~11_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~11 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~11_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~11_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~11_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~11_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~11_I .lut_mask = "0002";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~11_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~12_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~12 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~12_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~12_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~12_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~12_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~12_I .lut_mask = "0AA0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~12_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~13_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~13 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~13_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~13_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~13_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~13_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~13_I .lut_mask = "6208";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~13_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~14_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~12 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~13 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~14 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~14_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~14_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~14_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~14_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~14_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~14_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~15_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~15 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~15_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~15_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~15_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~15_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~15_I .lut_mask = "ADFE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~15_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~16_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~11 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~14 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~15 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~16 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~16_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~16_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~16_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~16_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~16_I .lut_mask = "38F8";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~16_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~17_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~10 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~16 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~17 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~17_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~17_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~17_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~17_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~17_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~17_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~18_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~18 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~18_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~18_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~18_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~18_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~18_I .lut_mask = "44AA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~18_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~19_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~19 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~19_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~19_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~19_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~19_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~19_I .lut_mask = "F200";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~19_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~20_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~18 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~19 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~20 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~20_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~20_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~20_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~20_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~20_I .lut_mask = "6036";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~20_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~21_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~18 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~19 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~21 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~21_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~21_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~21_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~21_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~21_I .lut_mask = "8E00";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~21_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~22_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~20 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~21 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~22 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~22_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~22_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~22_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~22_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~22_I .lut_mask = "9292";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~22_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~23_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~4 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~17 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~22 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~23 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~23_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~23_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~23_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~23_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~23_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~23_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~24_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~24 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~24_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~24_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~24_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~24_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~24_I .lut_mask = "4B32";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~24_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~25_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~25 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~25_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~25_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~25_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~25_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~25_I .lut_mask = "E262";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~25_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~26_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~26 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~26_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~26_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~26_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~26_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~26_I .lut_mask = "0180";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~26_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~27_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~25 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~26 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~27 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~27_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~27_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~27_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~27_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~27_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~27_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~28_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~28 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~28_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~28_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~28_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~28_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~28_I .lut_mask = "3786";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~28_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~29_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~24 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~27 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~28 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~29 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~29_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~29_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~29_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~29_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~29_I .lut_mask = "38F8";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~29_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~30_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~30 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~30_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~30_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~30_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~30_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~30_I .lut_mask = "95B6";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~30_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~31_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~31 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~31_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~31_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~31_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~31_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~31_I .lut_mask = "4A80";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~31_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~32_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~32 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~32_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~32_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~32_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~32_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~32_I .lut_mask = "2622";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~32_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~33_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~31 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~32 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~33 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~33_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~33_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~33_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~33_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~33_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~33_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~34_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~34 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~34_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~34_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~34_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~34_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~34_I .lut_mask = "019C";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~34_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~35_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~30 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~33 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~34 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~35 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~35_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~35_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~35_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~35_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~35_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~35_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~36_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~36 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~36_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~36_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~36_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~36_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~36_I .lut_mask = "6DE8";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~36_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~37_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~37 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~37_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~37_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~37_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~37_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~37_I .lut_mask = "7C66";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~37_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~38_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~38 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~38_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~38_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~38_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~38_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~38_I .lut_mask = "BEF4";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~38_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~39_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~37 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~38 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~39 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~39_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~39_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~39_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~39_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~39_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~39_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~40_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~40 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~40_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~40_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~40_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~40_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~40_I .lut_mask = "2928";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~40_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~41_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~36 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~39 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~40 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~41 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~41_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~41_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~41_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~41_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~41_I .lut_mask = "F434";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~41_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~42_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~35 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~41 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~42 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~42_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~42_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~42_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~42_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~42_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~42_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~43_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~43 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~43_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~43_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~43_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~43_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~43_I .lut_mask = "FE18";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~43_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~44_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~44 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~44_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~44_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~44_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~44_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~44_I .lut_mask = "FEBA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~44_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~45_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~45 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~45_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~45_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~45_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~45_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~45_I .lut_mask = "B054";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~45_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~46_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~44 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~45 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~46 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~46_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~46_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~46_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~46_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~46_I .lut_mask = "B5B0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~46_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~47_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~47 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~47_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~47_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~47_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~47_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~47_I .lut_mask = "0D2A";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~47_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~48_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~43 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~46 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~47 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~48 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~48_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~48_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~48_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~48_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~48_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~48_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~49_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~29 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~42 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~48 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~49 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~49_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~49_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~49_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~49_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~49_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~49_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~50_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~50 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~50_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~50_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~50_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~50_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~50_I .lut_mask = "97F8";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~50_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~51_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~51 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~51_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~51_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~51_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~51_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~51_I .lut_mask = "6ED6";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~51_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~52_I (
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~50 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~51 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~52 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~52_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~52_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~52_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~52_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~52_I .lut_mask = "03CF";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~52_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~53_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~53 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~53_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~53_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~53_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~53_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~53_I .lut_mask = "3ED4";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~53_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~54_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~52 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~53 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~54 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~54_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~54_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~54_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~54_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~54_I .lut_mask = "0ACA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~54_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~55_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~55 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~55_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~55_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~55_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~55_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~55_I .lut_mask = "5648";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~55_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~56_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~56 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~56_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~56_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~56_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~56_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~56_I .lut_mask = "33A0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~56_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~57_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~55 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~56 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~57 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~57_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~57_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~57_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~57_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~57_I .lut_mask = "6F16";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~57_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~58_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~55 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~56 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~58 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~58_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~58_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~58_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~58_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~58_I .lut_mask = "F260";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~58_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~59_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~57 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~58 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~59 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~59_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~59_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~59_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~59_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~59_I .lut_mask = "E1E1";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~59_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~60_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~60 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~60_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~60_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~60_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~60_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~60_I .lut_mask = "084A";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~60_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~61_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~61 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~61_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~61_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~61_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~61_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~61_I .lut_mask = "54AC";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~61_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~62_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~62 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~62_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~62_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~62_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~62_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~62_I .lut_mask = "3734";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~62_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~63_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~61 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~62 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~63 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~63_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~63_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~63_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~63_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~63_I .lut_mask = "B5B0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~63_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~64_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~64 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~64_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~64_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~64_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~64_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~64_I .lut_mask = "E146";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~64_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~65_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~60 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~63 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~64 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~65 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~65_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~65_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~65_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~65_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~65_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~65_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~66_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~59 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~65 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~66 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~66_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~66_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~66_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~66_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~66_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~66_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~67_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~67 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~67_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~67_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~67_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~67_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~67_I .lut_mask = "1416";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~67_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~68_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~68 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~68_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~68_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~68_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~68_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~68_I .lut_mask = "41C0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~68_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~69_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~69 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~69_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~69_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~69_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~69_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~69_I .lut_mask = "0088";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~69_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~70_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~68 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~69 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~70 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~70_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~70_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~70_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~70_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~70_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~70_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~71_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~71 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~71_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~71_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~71_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~71_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~71_I .lut_mask = "498A";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~71_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~72_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~67 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~70 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~71 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~72 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~72_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~72_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~72_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~72_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~72_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~72_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~73_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~54 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~66 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~72 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~73 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~73_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~73_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~73_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~73_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~73_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~73_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~74_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~49 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~73 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~74 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~74_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~74_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~74_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~74_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~74_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~74_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~75_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~75 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~75_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~75_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~75_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~75_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~75_I .lut_mask = "00A8";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~75_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~76_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~76 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~76_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~76_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~76_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~76_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~76_I .lut_mask = "0AB4";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~76_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~77_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~77 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~77_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~77_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~77_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~77_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~77_I .lut_mask = "BBBE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~77_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~78_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~76 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~77 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~78 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~78_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~78_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~78_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~78_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~78_I .lut_mask = "B0B5";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~78_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~79_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~79 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~79_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~79_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~79_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~79_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~79_I .lut_mask = "A5FE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~79_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~80_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~75 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~78 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~79 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~80 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~80_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~80_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~80_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~80_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~80_I .lut_mask = "38F8";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~80_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~81_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~81 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~81_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~81_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~81_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~81_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~81_I .lut_mask = "395A";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~81_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~82_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~82 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~82_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~82_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~82_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~82_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~82_I .lut_mask = "0008";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~82_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~83_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~83 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~83_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~83_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~83_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~83_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~83_I .lut_mask = "81FE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~83_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~84_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~82 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~83 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~84 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~84_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~84_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~84_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~84_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~84_I .lut_mask = "E0E5";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~84_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~85_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~85 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~85_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~85_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~85_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~85_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~85_I .lut_mask = "F946";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~85_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~86_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~81 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~84 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~85 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~86 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~86_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~86_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~86_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~86_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~86_I .lut_mask = "34F4";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~86_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~87_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~87 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~87_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~87_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~87_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~87_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~87_I .lut_mask = "FE80";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~87_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~88_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~88 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~88_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~88_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~88_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~88_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~88_I .lut_mask = "F860";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~88_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~89_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~88 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~89 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~89_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~89_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~89_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~89_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~89_I .lut_mask = "4A4A";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~89_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~90_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~88 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~90 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~90_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~90_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~90_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~90_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~90_I .lut_mask = "5050";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~90_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~91_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~87 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~89 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~90 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~91 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~91_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~91_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~91_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~91_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~91_I .lut_mask = "E3A1";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~91_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~92_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~86 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~91 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~92 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~92_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~92_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~92_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~92_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~92_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~92_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~93_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~93 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~93_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~93_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~93_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~93_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~93_I .lut_mask = "2800";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~93_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~94_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~94 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~94_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~94_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~94_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~94_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~94_I .lut_mask = "B6E4";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~94_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~95_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~93 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~94 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~95 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~95_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~95_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~95_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~95_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~95_I .lut_mask = "88BB";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~95_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~96_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~96 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~96_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~96_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~96_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~96_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~96_I .lut_mask = "DFF6";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~96_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~97_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~95 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~96 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~97 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~97_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~97_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~97_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~97_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~97_I .lut_mask = "03AA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~97_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~98_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~80 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~92 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~97 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~98 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~98_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~98_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~98_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~98_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~98_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~98_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~99_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~23 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~74 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~98 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~99 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~99_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~99_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~99_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~99_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~99_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~99_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~100_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~100 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~100_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~100_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~100_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~100_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~100_I .lut_mask = "6A0A";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~100_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~101_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~101 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~101_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~101_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~101_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~101_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~101_I .lut_mask = "8268";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~101_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~102_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~102 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~102_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~102_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~102_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~102_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~102_I .lut_mask = "369C";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~102_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~103_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~101 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~102 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~103 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~103_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~103_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~103_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~103_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~103_I .lut_mask = "E0E5";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~103_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~104_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~104 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~104_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~104_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~104_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~104_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~104_I .lut_mask = "0001";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~104_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~105_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~100 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~103 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~104 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~105 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~105_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~105_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~105_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~105_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~105_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~105_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~106_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~106 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~106_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~106_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~106_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~106_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~106_I .lut_mask = "8D60";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~106_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~107_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~107 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~107_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~107_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~107_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~107_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~107_I .lut_mask = "0344";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~107_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~108_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~108 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~108_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~108_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~108_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~108_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~108_I .lut_mask = "0001";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~108_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~109_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~107 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~108 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~109 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~109_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~109_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~109_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~109_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~109_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~109_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~110_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~110 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~110_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~110_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~110_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~110_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~110_I .lut_mask = "9036";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~110_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~111_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~106 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~109 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~110 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~111 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~111_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~111_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~111_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~111_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~111_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~111_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~112_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~112 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~112_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~112_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~112_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~112_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~112_I .lut_mask = "8470";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~112_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~113_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~113 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~113_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~113_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~113_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~113_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~113_I .lut_mask = "FEB6";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~113_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~114_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~112 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~113 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~114 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~114_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~114_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~114_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~114_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~114_I .lut_mask = "0AFA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~114_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~115_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~115 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~115_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~115_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~115_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~115_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~115_I .lut_mask = "0630";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~115_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~116_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~114 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~115 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~116 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~116_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~116_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~116_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~116_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~116_I .lut_mask = "0ACA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~116_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~117_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~111 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~116 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~117 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~117_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~117_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~117_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~117_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~117_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~117_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~118_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~118 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~118_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~118_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~118_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~118_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~118_I .lut_mask = "D1D2";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~118_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~119_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~119 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~119_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~119_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~119_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~119_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~119_I .lut_mask = "04FE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~119_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~120_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~120 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~120_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~120_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~120_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~120_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~120_I .lut_mask = "00BA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~120_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~121_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~119 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~120 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~121 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~121_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~121_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~121_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~121_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~121_I .lut_mask = "E0E5";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~121_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~122_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~122 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~122_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~122_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~122_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~122_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~122_I .lut_mask = "08B0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~122_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~123_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~118 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~121 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~122 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~123 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~123_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~123_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~123_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~123_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~123_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~123_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~124_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~105 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~117 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~123 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~124 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~124_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~124_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~124_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~124_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~124_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~124_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~125_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~125 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~125_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~125_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~125_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~125_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~125_I .lut_mask = "0A02";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~125_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~126_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~125 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~126 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~126_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~126_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~126_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~126_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~126_I .lut_mask = "0088";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~126_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~127_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~127 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~127_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~127_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~127_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~127_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~127_I .lut_mask = "220A";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~127_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~128_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~128 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~128_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~128_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~128_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~128_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~128_I .lut_mask = "0084";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~128_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~129_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~127 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~128 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~129 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~129_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~129_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~129_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~129_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~129_I .lut_mask = "8380";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~129_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~130_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~130 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~130_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~130_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~130_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~130_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~130_I .lut_mask = "0EEC";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~130_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~131_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~129 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~130 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~131 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~131_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~131_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~131_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~131_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~131_I .lut_mask = "AAEA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~131_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~180_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~180 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~180_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~180_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~180_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~180_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~180_I .lut_mask = "8000";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~180_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~132_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux1~4 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~180 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~132 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~132_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~132_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~132_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~132_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~132_I .lut_mask = "E2E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~132_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~133_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~131 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~132 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~133 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~133_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~133_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~133_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~133_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~133_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~133_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~134_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~134 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~134_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~134_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~134_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~134_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~134_I .lut_mask = "02A4";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~134_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~135_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~134 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~135 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~135_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~135_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~135_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~135_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~135_I .lut_mask = "4800";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~135_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~136_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~126 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~133 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~135 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~136 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~136_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~136_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~136_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~136_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~136_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~136_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~137_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~137 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~137_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~137_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~137_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~137_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~137_I .lut_mask = "68FE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~137_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~138_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~138 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~138_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~138_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~138_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~138_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~138_I .lut_mask = "0480";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~138_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~139_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~139 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~139_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~139_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~139_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~139_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~139_I .lut_mask = "A804";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~139_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~140_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~138 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~139 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~140 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~140_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~140_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~140_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~140_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~140_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~140_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~141_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~141 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~141_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~141_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~141_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~141_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~141_I .lut_mask = "4020";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~141_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~142_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~137 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~140 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~141 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~142 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~142_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~142_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~142_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~142_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~142_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~142_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~144_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~144 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~144_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~144_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~144_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~144_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~144_I .lut_mask = "DB80";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~144_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~183_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~144 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~183 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~183_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~183_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~183_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~183_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~183_I .lut_mask = "5A81";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~183_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~143_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~143 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~143_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~143_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~143_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~143_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~143_I .lut_mask = "1662";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~143_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~184_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~144 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~183 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~143 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~184 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~184_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~184_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~184_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~184_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~184_I .lut_mask = "EC88";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~184_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~145_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~145 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~145_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~145_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~145_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~145_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~145_I .lut_mask = "C7F0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~145_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~146_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~146 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~146_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~146_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~146_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~146_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~146_I .lut_mask = "65F0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~146_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~147_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~147 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~147_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~147_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~147_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~147_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~147_I .lut_mask = "0052";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~147_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~148_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~146 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~147 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~148 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~148_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~148_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~148_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~148_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~148_I .lut_mask = "B5B0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~148_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~149_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~149 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~149_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~149_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~149_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~149_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~149_I .lut_mask = "F9C0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~149_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~150_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~145 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~148 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~149 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~150 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~150_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~150_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~150_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~150_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~150_I .lut_mask = "F434";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~150_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~151_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~184 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~150 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~151 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~151_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~151_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~151_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~151_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~151_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~151_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~152_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~152 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~152_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~152_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~152_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~152_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~152_I .lut_mask = "ECBE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~152_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~153_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~153 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~153_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~153_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~153_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~153_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~153_I .lut_mask = "0088";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~153_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~154_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~153 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~154 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~154_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~154_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~154_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~154_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~154_I .lut_mask = "F028";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~154_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~155_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~155 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~155_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~155_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~155_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~155_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~155_I .lut_mask = "00C2";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~155_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~156_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~152 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~154 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~155 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~156 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~156_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~156_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~156_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~156_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~156_I .lut_mask = "F434";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~156_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~157_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~142 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~151 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~156 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~157 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~157_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~157_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~157_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~157_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~157_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~157_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~158_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~136 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~157 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~158 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~158_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~158_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~158_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~158_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~158_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~158_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~159_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~159 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~159_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~159_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~159_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~159_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~159_I .lut_mask = "B410";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~159_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~160_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~160 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~160_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~160_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~160_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~160_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~160_I .lut_mask = "DED2";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~160_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~161_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~161 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~161_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~161_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~161_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~161_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~161_I .lut_mask = "2DBA";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~161_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~162_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~160 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~161 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~162 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~162_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~162_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~162_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~162_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~162_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~162_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~163_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~163 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~163_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~163_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~163_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~163_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~163_I .lut_mask = "618E";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~163_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~164_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~159 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~162 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~163 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~164 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~164_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~164_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~164_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~164_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~164_I .lut_mask = "38F8";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~164_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~165_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~165 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~165_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~165_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~165_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~165_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~165_I .lut_mask = "EF60";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~165_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~166_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~166 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~166_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~166_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~166_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~166_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~166_I .lut_mask = "061C";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~166_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~167_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~166 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~167 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~167_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~167_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~167_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~167_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~167_I .lut_mask = "D0D0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~167_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~168_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~165 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~167 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~168 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~168_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~168_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~168_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~168_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~168_I .lut_mask = "2811";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~168_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~169_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~169 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~169_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~169_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~169_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~169_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~169_I .lut_mask = "318C";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~169_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~170_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~170 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~170_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~170_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~170_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~170_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~170_I .lut_mask = "FFDE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~170_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~171_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~171 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~171_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~171_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~171_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~171_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~171_I .lut_mask = "0830";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~171_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~172_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~170 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~171 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~172 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~172_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~172_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~172_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~172_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~172_I .lut_mask = "B5B0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~172_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~173_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~173 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~173_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~173_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~173_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~173_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~173_I .lut_mask = "5FFE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~173_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~174_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~169 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~172 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~173 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~174 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~174_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~174_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~174_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~174_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~174_I .lut_mask = "34F4";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~174_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~175_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~168 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~174 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~175 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~175_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~175_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~175_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~175_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~175_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~175_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~176_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~176 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~176_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~176_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~176_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~176_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~176_I .lut_mask = "FE22";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~176_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~181_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~176 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~181 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~181_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~181_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~181_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~181_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~181_I .lut_mask = "1925";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~181_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~177_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~177 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~177_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~177_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~177_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~177_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~177_I .lut_mask = "1C48";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~177_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~182_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~176 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~181 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~177 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~182 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~182_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~182_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~182_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~182_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~182_I .lut_mask = "6C88";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~182_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~178_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~164 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~175 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~182 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~178 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~178_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~178_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~178_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~178_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~178_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~178_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~179_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~124 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~158 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~178 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~179 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~179_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~179_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~179_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~179_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~179_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~179_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~21_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~99 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~179 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~21 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~21_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~21_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~21_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~21_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~21_I .lut_mask = "00AC";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~21_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~22_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~20 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.WR_DATA ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~21 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|WideOr16~0 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~22 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~22_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~22_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~22_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~22_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~22_I .lut_mask = "EAFF";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~22_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~0_I .lut_mask = "32EA";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~1_I .lut_mask = "7B14";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~0 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~1 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~2 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~2_I .lut_mask = "88FA";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~3_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~3 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~3_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~3_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~3_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~3_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~3_I .lut_mask = "6AAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~3_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~4_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~2 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~3 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~4 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~4_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~4_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~4_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~4_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~4_I .lut_mask = "AAEA";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~4_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~5_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~5 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~5_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~5_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~5_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~5_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~5_I .lut_mask = "4604";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~5_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~6_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~6 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~6_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~6_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~6_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~6_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~6_I .lut_mask = "6226";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~6_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~7_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~6 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~3 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~7 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~7_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~7_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~7_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~7_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~7_I .lut_mask = "2EEE";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~7_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~8_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~5 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~7 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~8 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~8_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~8_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~8_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~8_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~8_I .lut_mask = "88F0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~8_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~17_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~17 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~17_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~17_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~17_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~17_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~17_I .lut_mask = "0CA5";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~17_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~18_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~17 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~18 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~18_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~18_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~18_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~18_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~18_I .lut_mask = "FBCC";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~18_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~9_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~9 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~9_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~9_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~9_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~9_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~9_I .lut_mask = "64C6";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~9_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~10_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~18 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~9 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~10 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~10_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~10_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~10_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~10_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~10_I .lut_mask = "0ACA";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~10_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~11_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~8 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~10 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~11 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~11_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~11_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~11_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~11_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~11_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~11_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~12_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~12 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~12_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~12_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~12_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~12_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~12_I .lut_mask = "E480";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~12_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~13_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~13 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~13_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~13_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~13_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~13_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~13_I .lut_mask = "595C";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~13_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~14_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~13 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~14 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~14_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~14_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~14_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~14_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~14_I .lut_mask = "D889";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~14_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~15_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~15 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~15_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~15_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~15_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~15_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~15_I .lut_mask = "20C8";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~15_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~16_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~12 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~14 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~15 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~16 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~16_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~16_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~16_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~16_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~16_I .lut_mask = "F434";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~16_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~4_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~4 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~11 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux13~16 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~4 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~4_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~4_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~4_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~4_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~4_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~4_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~1_I .lut_mask = "8430";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~0_I .lut_mask = "FB2A";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~21_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~1 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~0 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~21 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~21_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~21_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~21_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~21_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~21_I .lut_mask = "7098";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~21_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~22_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~1 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~21 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~22 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~22_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~22_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~22_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~22_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~22_I .lut_mask = "428C";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~22_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~2 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~2_I .lut_mask = "60C0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~3_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~3 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~3_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~3_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~3_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~3_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~3_I .lut_mask = "8380";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~3_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~4_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~4 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~4_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~4_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~4_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~4_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~4_I .lut_mask = "040E";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~4_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~5_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~3 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~4 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~5 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~5_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~5_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~5_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~5_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~5_I .lut_mask = "B0B5";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~5_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~6_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~6 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~6_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~6_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~6_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~6_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~6_I .lut_mask = "2080";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~6_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~7_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~2 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~5 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~6 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~7 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~7_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~7_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~7_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~7_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~7_I .lut_mask = "38F8";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~7_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~8_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~8 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~8_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~8_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~8_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~8_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~8_I .lut_mask = "8322";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~8_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~9_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~9 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~9_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~9_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~9_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~9_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~9_I .lut_mask = "77F4";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~9_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~10_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~10 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~10_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~10_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~10_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~10_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~10_I .lut_mask = "8E00";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~10_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~11_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~9 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~10 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~11 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~11_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~11_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~11_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~11_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~11_I .lut_mask = "B5B0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~11_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~12_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~12 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~12_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~12_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~12_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~12_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~12_I .lut_mask = "AC8C";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~12_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~13_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~8 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~11 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~12 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~13 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~13_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~13_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~13_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~13_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~13_I .lut_mask = "38F8";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~13_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~14_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~7 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~13 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~14 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~14_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~14_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~14_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~14_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~14_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~14_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~15_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~15 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~15_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~15_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~15_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~15_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~15_I .lut_mask = "8980";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~15_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~16_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~16 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~16_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~16_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~16_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~16_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~16_I .lut_mask = "CC90";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~16_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~17_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~17 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~17_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~17_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~17_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~17_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~17_I .lut_mask = "CC24";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~17_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~18_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~16 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~17 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~18 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~18_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~18_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~18_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~18_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~18_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~18_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~19_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~19 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~19_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~19_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~19_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~19_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~19_I .lut_mask = "F3D8";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~19_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~20_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~15 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~18 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~19 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~20 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~20_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~20_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~20_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~20_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~20_I .lut_mask = "34F4";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~20_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~22 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~14 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux12~20 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~0 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~0_I .lut_mask = "E2CC";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~0_I .lut_mask = "C80C";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~1_I .lut_mask = "AAEE";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~2 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~2_I .lut_mask = "0F3E";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~3_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~1 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~2 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~3 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~3_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~3_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~3_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~3_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~3_I .lut_mask = "E0E5";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~3_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~4_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~4 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~4_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~4_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~4_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~4_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~4_I .lut_mask = "E040";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~4_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~5_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~0 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~3 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~4 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~5 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~5_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~5_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~5_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~5_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~5_I .lut_mask = "34F4";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~5_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~6_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~6 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~6_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~6_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~6_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~6_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~6_I .lut_mask = "03C2";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~6_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~7_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~7 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~7_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~7_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~7_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~7_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~7_I .lut_mask = "0304";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~7_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~8_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~6 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~7 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~8 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~8_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~8_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~8_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~8_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~8_I .lut_mask = "00AC";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~8_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~9_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~9 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~9_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~9_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~9_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~9_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~9_I .lut_mask = "6080";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~9_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~10_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~8 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~9 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~10 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~10_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~10_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~10_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~10_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~10_I .lut_mask = "EAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~10_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~11_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~11 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~11_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~11_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~11_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~11_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~11_I .lut_mask = "82C6";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~11_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~12_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~12 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~12_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~12_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~12_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~12_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~12_I .lut_mask = "C0F8";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~12_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~13_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~11 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~12 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~13 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~13_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~13_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~13_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~13_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~13_I .lut_mask = "FD42";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~13_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~14_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~11 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~12 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~14 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~14_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~14_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~14_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~14_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~14_I .lut_mask = "7D10";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~14_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~15_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~13 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~14 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~15 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~15_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~15_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~15_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~15_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~15_I .lut_mask = "B4B4";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~15_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~16_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~10 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~15 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~16 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~16_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~16_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~16_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~16_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~16_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~16_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~2_I (
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~2 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~2_I .lut_mask = "000F";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~17_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~17 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~17_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~17_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~17_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~17_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~17_I .lut_mask = "3880";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~17_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~18_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~18 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~18_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~18_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~18_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~18_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~18_I .lut_mask = "D6B4";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~18_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~19_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~17 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~18 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~19 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~19_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~19_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~19_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~19_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~19_I .lut_mask = "B5B0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~19_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~20_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~20 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~20_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~20_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~20_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~20_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~20_I .lut_mask = "0080";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~20_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~21_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~2 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~19 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~20 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~21 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~21_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~21_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~21_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~21_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~21_I .lut_mask = "F434";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~21_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~5 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~16 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux11~21 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~1 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~1_I .lut_mask = "F858";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~1 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~2 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~2_I .lut_mask = "9898";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~3_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~0 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~2 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~3 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~3_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~3_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~3_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~3_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~3_I .lut_mask = "F540";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~3_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~0_I .lut_mask = "A924";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~1_I .lut_mask = "F1D0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~0 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~1 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~2 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~2_I .lut_mask = "2C92";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~3_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~0 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~1 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~3 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~3_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~3_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~3_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~3_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~3_I .lut_mask = "137C";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~3_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~4_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~2 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~3 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~4 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~4_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~4_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~4_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~4_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~4_I .lut_mask = "B4B4";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~4_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~5_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~5 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~5_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~5_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~5_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~5_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~5_I .lut_mask = "5FF6";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~5_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~6_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~6 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~6_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~6_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~6_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~6_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~6_I .lut_mask = "F38A";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~6_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~7_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~5 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~6 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~7 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~7_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~7_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~7_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~7_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~7_I .lut_mask = "0ABB";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~7_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~8_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~8 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~8_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~8_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~8_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~8_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~8_I .lut_mask = "57FC";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~8_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~9_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~9 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~9_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~9_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~9_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~9_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~9_I .lut_mask = "109A";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~9_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~10_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~9 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~10 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~10_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~10_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~10_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~10_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~10_I .lut_mask = "C0D1";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~10_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~11_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~8 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~10 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~11 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~11_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~11_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~11_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~11_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~11_I .lut_mask = "F434";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~11_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~12_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~7 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~11 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~12 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~12_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~12_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~12_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~12_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~12_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~12_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~13_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~13 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~13_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~13_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~13_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~13_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~13_I .lut_mask = "52E8";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~13_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~14_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~14 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~14_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~14_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~14_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~14_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~14_I .lut_mask = "A8A6";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~14_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~15_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~13 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~14 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~15 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~15_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~15_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~15_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~15_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~15_I .lut_mask = "88AF";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~15_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~16_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~4 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~12 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~15 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~16 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~16_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~16_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~16_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~16_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~16_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~16_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~25_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~4 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux1~3 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux14~16 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~25 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~25_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~25_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~25_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~25_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~25_I .lut_mask = "F858";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~25_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~26_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~25 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_L ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~26 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~26_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~26_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~26_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~26_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~26_I .lut_mask = "4C00";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~26_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~0_I .lut_mask = "E070";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~0 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~1_I .lut_mask = "0014";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~2 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~2_I .lut_mask = "70E4";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~3_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~2 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~3 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~3_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~3_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~3_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~3_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~3_I .lut_mask = "480C";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~3_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~4_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~4 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~4_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~4_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~4_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~4_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~4_I .lut_mask = "02FE";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~4_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~5_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~4 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~5 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~5_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~5_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~5_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~5_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~5_I .lut_mask = "A180";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~5_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~6_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~3 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~5 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~6 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~6_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~6_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~6_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~6_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~6_I .lut_mask = "BC88";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~6_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~7_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~1 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~6 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~7 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~7_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~7_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~7_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~7_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~7_I .lut_mask = "F3C2";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~7_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~8_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~8 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~8_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~8_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~8_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~8_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~8_I .lut_mask = "6868";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~8_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~9_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~8 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~9 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~9_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~9_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~9_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~9_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~9_I .lut_mask = "A2A2";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~9_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~10_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux2~2 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~9 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~10 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~10_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~10_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~10_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~10_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~10_I .lut_mask = "C102";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~10_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~11_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~11 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~11_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~11_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~11_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~11_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~11_I .lut_mask = "FF08";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~11_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~12_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~10 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~7 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~11 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~12 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~12_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~12_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~12_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~12_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~12_I .lut_mask = "0CAC";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~12_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~13_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~7 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~12 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~13 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~13_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~13_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~13_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~13_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~13_I .lut_mask = "3210";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~13_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~0_I .lut_mask = "FBFE";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~0 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~1_I .lut_mask = "000A";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~2 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~2_I .lut_mask = "0402";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~3_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~3 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~3_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~3_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~3_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~3_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~3_I .lut_mask = "3FFE";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~3_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~4_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~2 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~3 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~4 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~4_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~4_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~4_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~4_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~4_I .lut_mask = "0AFC";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~4_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~5_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~5 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~5_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~5_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~5_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~5_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~5_I .lut_mask = "F800";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~5_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~6_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~4 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~5 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~6 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~6_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~6_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~6_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~6_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~6_I .lut_mask = "EAEA";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~6_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~7_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~7 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~7_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~7_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~7_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~7_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~7_I .lut_mask = "3BFE";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~7_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~8_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~8 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~8_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~8_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~8_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~8_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~8_I .lut_mask = "8F00";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~8_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~9_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~7 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~8 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~9 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~9_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~9_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~9_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~9_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~9_I .lut_mask = "00AC";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~9_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~14_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~14 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~14_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~14_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~14_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~14_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~14_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~14_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~10_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~9 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux10~3 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~14 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~10 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~10_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~10_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~10_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~10_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~10_I .lut_mask = "EAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~10_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~11_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~6 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~10 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~11 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~11_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~11_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~11_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~11_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~11_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~11_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~12_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~12 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~12_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~12_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~12_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~12_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~12_I .lut_mask = "0070";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~12_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~13_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~13 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~13_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~13_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~13_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~13_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~13_I .lut_mask = "4F80";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~13_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~14_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~12 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~13 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~14 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~14_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~14_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~14_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~14_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~14_I .lut_mask = "88A0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~14_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~15_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~1 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~11 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~14 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~15 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~15_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~15_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~15_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~15_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~15_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~15_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~16_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~15 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~16 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~16_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~16_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~16_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~16_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~16_I .lut_mask = "00AA";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~16_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~0_I .lut_mask = "49C0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~1_I .lut_mask = "7A0C";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~1 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~2 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~2_I .lut_mask = "7ECC";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~3_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~0 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~1 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~2 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~3 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~3_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~3_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~3_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~3_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~3_I .lut_mask = "28A0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~3_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~4_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~4 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~4_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~4_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~4_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~4_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~4_I .lut_mask = "FF0E";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~4_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~5_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~5 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~5_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~5_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~5_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~5_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~5_I .lut_mask = "C070";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~5_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~6_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~4 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~5 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~6 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~6_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~6_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~6_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~6_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~6_I .lut_mask = "88A0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~6_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~7_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~7 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~7_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~7_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~7_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~7_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~7_I .lut_mask = "F0EE";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~7_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~8_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~6 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~1 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~7 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~8 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~8_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~8_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~8_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~8_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~8_I .lut_mask = "EEFE";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~8_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~9_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~3 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~8 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~9 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~9_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~9_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~9_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~9_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~9_I .lut_mask = "00AE";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~9_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux5~16 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[0] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux4~9 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~0 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~0_I .lut_mask = "E5E0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~0_I .lut_mask = "3EF6";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~0 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~1_I .lut_mask = "000B";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~2 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~2_I .lut_mask = "6C6C";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~3_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~2 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~3 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~3_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~3_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~3_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~3_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~3_I .lut_mask = "140F";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~3_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~4_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~4 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~4_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~4_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~4_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~4_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~4_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~4_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~5_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~3 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[7] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~4 ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~5 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~5_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~5_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~5_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~5_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~5_I .lut_mask = "EAEE";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~5_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~6_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~1 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~5 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~6 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~6_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~6_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~6_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~6_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~6_I .lut_mask = "00EA";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~6_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~7_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~7 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~7_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~7_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~7_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~7_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~7_I .lut_mask = "0408";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~7_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~8_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[0] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[1] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~8 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~8_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~8_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~8_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~8_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~8_I .lut_mask = "C002";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~8_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~9_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~2 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~8 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[2] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~9 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~9_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~9_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~9_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~9_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~9_I .lut_mask = "038B";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~9_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~10_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[5] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~7 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~9 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|reg_num[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~10 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~10_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~10_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~10_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~10_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~10_I .lut_mask = "88F0";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~10_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~11_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~6 ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|always3~0 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~10 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~11 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~11_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~11_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~11_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~11_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~11_I .lut_mask = "00EA";
defparam \ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~11_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux6~13 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[1] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~0 ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|Mux7~11 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~1 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~1_I .lut_mask = "F838";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~1_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~23_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~26 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.SEND_B_ADDR_H ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Mux0~1 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~23 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~23_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~23_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~23_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~23_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~23_I .lut_mask = "A888";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~23_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~24_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~17 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~19 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~22 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~23 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~24 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~24_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~24_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~24_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~24_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~24_I .lut_mask = "FFFE";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector1~24_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~0_I .lut_mask = "00AA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~5_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~5 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~7 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~5_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~5_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~5_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~5_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~5_I .lut_mask = "55AA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~5_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[1] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~7 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~0 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~2 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~0_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~0_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~0_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~60_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[2] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~2 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~60 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~62 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~60_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~60_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~60_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~60_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~60_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~60_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~60 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[2] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~55_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[3] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~62 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~55 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~57 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~55_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~55_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~55_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~55_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~55_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~55_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~55 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[3] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~50_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[4] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~57 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~50 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~52 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~50_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~50_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~50_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~50_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~50_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~50_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~50 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[4] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~65_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[5] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~52 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~65 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~67 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~65_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~65_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~65_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~65_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~65_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~65_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~65 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[5] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~70_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[6] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~67 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~70 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~72 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~70_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~70_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~70_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~70_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~70_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~70_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~70 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[6] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~45_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[7] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~72 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~45 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~47 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~45_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~45_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~45_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~45_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~45_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~45_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~45 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[7] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~40_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[8] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~47 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~40 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~42 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~40_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~40_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~40_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~40_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~40_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~40_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~40 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[8] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~35_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[9] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~42 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~35 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~37 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~35_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~35_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~35_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~35_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~35_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~35_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~35 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[9] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~30_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[10] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~37 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~30 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~32 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~30_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~30_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~30_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~30_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~30_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~30_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[10]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~30 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[10] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[10]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[10]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[10]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[10]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[10]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[10]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~15_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[11] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~32 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~15 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~17 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~15_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~15_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~15_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~15_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~15_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~15_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[11]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~15 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[11] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[11]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[11]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[11]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[11]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[11]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[11]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~25_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[12] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~17 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~25 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~27 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~25_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~25_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~25_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~25_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~25_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~25_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[12]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~25 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[12] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[12]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[12]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[12]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[12]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[12]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[12]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~20_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[13] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~27 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~20 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~22 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~20_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~20_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~20_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~20_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~20_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~20_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[13]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~20 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[13] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[13]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[13]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[13]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[13]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[13]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[13]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~10_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[14] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~22 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~10 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~10_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~10_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~10_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~10_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~10_I .lut_mask = "A5A5";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~10_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[14]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~10 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[14] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[14]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[14]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[14]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[14]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[14]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[14]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[14] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[11] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[13] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[12] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~0_I .lut_mask = "0008";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[10] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[9] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[8] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[7] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~1_I .lut_mask = "0008";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~2_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[5] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[4] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[3] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[2] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~2 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~2_I .lut_mask = "0002";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~3_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~1 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~2 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[6] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~3 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~3_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~3_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~3_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~3_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~3_I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~3_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~5 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[0] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~3 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[0] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[0]~I .lut_mask = "A8AA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add0~0 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[1] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[4] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[3] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[2] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[5] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~0_I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~1 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[6] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~1_I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[0] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~1 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE~I .lut_mask = "EAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_PRE~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[1] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[0] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~1 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_PRE ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_PRE~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_PRE~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_PRE~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_PRE~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_PRE~I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_PRE~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_PRE ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~0 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP~I .lut_mask = "EAEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~0_I .lut_mask = "88A0";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~1_I .lut_mask = "00AA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~3_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_AR ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~3 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~3_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~3_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~3_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~3_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~3_I .lut_mask = "AAFF";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~3_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]~I .lut_mask = "5500";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]~I .lut_mask = "0AA0";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]~I .lut_mask = "2888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add2~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add2~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add2~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add2~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add2~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add2~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add2~0_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add2~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add2~0 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~I .lut_mask = "2888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~15_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~15 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~15_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~15_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~15_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~15_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~15_I .lut_mask = "0002";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~15_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_AR~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~1 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~1 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~15 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_AR ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_AR~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_AR~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_AR~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_AR~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_AR~I .lut_mask = "88F8";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_AR~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~2_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~2 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~2_I .lut_mask = "8080";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_AR ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~2 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF~I .lut_mask = "AAEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~2 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~1_I .lut_mask = "EAFF";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~1 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0]~I .lut_mask = "0101";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~1 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1]~I .lut_mask = "0006";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add1~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add1~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add1~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add1~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add1~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add1~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add1~0_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add1~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add1~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~1 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2]~I .lut_mask = "0006";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~1_I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|trc_end~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~15 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS~I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add1~0 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD~I .lut_mask = "EAEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add1~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END~I .lut_mask = "AAEA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END~I .output_mode = "reg_only";

stratix_lcell \sdram_init_done_pclk_s1~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.aclr(rst_n),
	.regout(sdram_init_done_pclk_s1));
defparam \sdram_init_done_pclk_s1~I .operation_mode = "normal";
defparam \sdram_init_done_pclk_s1~I .synch_mode = "off";
defparam \sdram_init_done_pclk_s1~I .register_cascade_mode = "off";
defparam \sdram_init_done_pclk_s1~I .sum_lutc_input = "datac";
defparam \sdram_init_done_pclk_s1~I .lut_mask = "AAAA";
defparam \sdram_init_done_pclk_s1~I .output_mode = "reg_only";

stratix_lcell \sdram_init_done_pclk_s2~I (
	.clk(ov5640_pclk),
	.dataa(sdram_init_done_pclk_s1),
	.aclr(rst_n),
	.regout(sdram_init_done_pclk_s2));
defparam \sdram_init_done_pclk_s2~I .operation_mode = "normal";
defparam \sdram_init_done_pclk_s2~I .synch_mode = "off";
defparam \sdram_init_done_pclk_s2~I .register_cascade_mode = "off";
defparam \sdram_init_done_pclk_s2~I .sum_lutc_input = "datac";
defparam \sdram_init_done_pclk_s2~I .lut_mask = "AAAA";
defparam \sdram_init_done_pclk_s2~I .output_mode = "reg_only";

stratix_lcell \cfg_done_pclk_s1~I (
	.clk(ov5640_pclk),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_cfg:ov5640_cfg_inst|cfg_done ),
	.aclr(rst_n),
	.regout(cfg_done_pclk_s1));
defparam \cfg_done_pclk_s1~I .operation_mode = "normal";
defparam \cfg_done_pclk_s1~I .synch_mode = "off";
defparam \cfg_done_pclk_s1~I .register_cascade_mode = "off";
defparam \cfg_done_pclk_s1~I .sum_lutc_input = "datac";
defparam \cfg_done_pclk_s1~I .lut_mask = "AAAA";
defparam \cfg_done_pclk_s1~I .output_mode = "reg_only";

stratix_lcell \cfg_done_pclk_s2~I (
	.clk(ov5640_pclk),
	.dataa(cfg_done_pclk_s1),
	.aclr(rst_n),
	.regout(cfg_done_pclk_s2));
defparam \cfg_done_pclk_s2~I .operation_mode = "normal";
defparam \cfg_done_pclk_s2~I .synch_mode = "off";
defparam \cfg_done_pclk_s2~I .register_cascade_mode = "off";
defparam \cfg_done_pclk_s2~I .sum_lutc_input = "datac";
defparam \cfg_done_pclk_s2~I .lut_mask = "AAAA";
defparam \cfg_done_pclk_s2~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|comb~0_I (
	.dataa(\clk_gen:clk_gen_inst|altpll:altpll_component|_locked ),
	.datab(sys_rst_n),
	.datac(sdram_init_done_pclk_s2),
	.datad(cfg_done_pclk_s2),
	.combout(\ov5640_top:ov5640_top_inst|comb~0 ));
defparam \ov5640_top:ov5640_top_inst|comb~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|comb~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|comb~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|comb~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|comb~0_I .lut_mask = "7FFF";
defparam \ov5640_top:ov5640_top_inst|comb~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]~I (
	.clk(ov5640_pclk),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1] ),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]~I .lut_mask = "9993";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]~I (
	.clk(ov5640_pclk),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2] ),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]~I .lut_mask = "9ADA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]~I (
	.clk(ov5640_pclk),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0] ),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]~I .lut_mask = "9AAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]~I (
	.clk(ov5640_pclk),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3] ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0] ),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]~I .lut_mask = "EAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly~I (
	.clk(ov5640_pclk),
	.dataa(ov5640_vsync),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|always2~0_I (
	.dataa(ov5640_vsync),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[3] ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_vsync_dly ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[2] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|always2~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|always2~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|always2~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|always2~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|always2~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|always2~0_I .lut_mask = "0008";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|always2~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid~I (
	.clk(ov5640_pclk),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|always2~0 ),
	.datac(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[1] ),
	.datad(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|cnt_pic[0] ),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid~I .lut_mask = "AAEA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag~I (
	.clk(ov5640_pclk),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag ),
	.datad(ov5640_href),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag~I .lut_mask = "5500";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1~I (
	.clk(ov5640_pclk),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag ),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0 (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[0] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[0] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0 .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0 .lut_mask = "55AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1 (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[1] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[1] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1 .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2 (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[2] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[2] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2 .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0] ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]~3 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]~I .lut_mask = "55AA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2 ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1] ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]~5 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]~I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2 ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]~5 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2] ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]~7 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]~I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2 ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]~7 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3] ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]~9 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]~I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2 ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]~9 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4] ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]~13 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]~I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2 ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]~13 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5] ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]~15 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]~I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2 ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]~15 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6] ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]~17 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]~I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2 ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]~17 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7] ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]~19 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]~I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2 ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]~19 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8] ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]~11 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]~I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2 ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]~11 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]~I .lut_mask = "5A5A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~0_I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~1_I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~2_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~1 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~2 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~2_I .lut_mask = "8080";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~2 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA~I .lut_mask = "EAEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~2 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3_I .lut_mask = "FF77";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_PRE~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_PRE ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_PRE~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_PRE~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_PRE~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_PRE~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_PRE~I .lut_mask = "5555";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_PRE~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_PRE ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~2 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP~I .lut_mask = "AAEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~2 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END~I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella0 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[0] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[0] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella0~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella0 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella0 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella0 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella0 .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella0 .lut_mask = "55AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella0 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella1 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[1] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella0~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[1] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella1~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella1 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella1 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella1 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella1 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella1 .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella1 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella2 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[2] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella1~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[2] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella2~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella2 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella2 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella2 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella2 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella2 .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella2 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella3 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[3] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella2~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[3] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella3~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella3 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella3 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella3 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella3 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella3 .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella3 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella4 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[4] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella3~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[4] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella4~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella4 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella4 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella4 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella4 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella4 .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella4 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella5 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[5] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella4~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[5] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella5~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella5 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella5 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella5 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella5 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella5 .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella5 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella6 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[6] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella5~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[6] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella6~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella6 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella6 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella6 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella6 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella6 .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella6 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella7 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[7] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella6~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[7] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella7~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella7 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella7 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella7 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella7 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella7 .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella7 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella8 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[8] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella7~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[8] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella8~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella8 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella8 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella8 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella8 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella8 .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella8 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella9 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[9] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella8~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella9 .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella9 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella9 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella9 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella9 .lut_mask = "5A5A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|counter_cella9 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1]~I (
	.clk(ov5640_pclk),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1]~I .lut_mask = "3CCC";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1_I .lut_mask = "000A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3]~I (
	.clk(ov5640_pclk),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3]~I .lut_mask = "3CCC";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0~I .lut_mask = "9669";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2_I .lut_mask = "000A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5]~I (
	.clk(ov5640_pclk),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5]~I .lut_mask = "3CCC";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3_I .lut_mask = "000A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7]~I (
	.clk(ov5640_pclk),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7]~I .lut_mask = "3CCC";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1~I .lut_mask = "6996";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8]~I .lut_mask = "9AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2~I (
	.clk(ov5640_pclk),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2~I .lut_mask = "0FF0";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11~I (
	.clk(ov5640_pclk),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11~I .lut_mask = "3CC3";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0]~I (
	.clk(ov5640_pclk),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0]~I .lut_mask = "F00F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2]~I .lut_mask = "9AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4]~I .lut_mask = "9AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6]~I .lut_mask = "9AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9]~I .lut_mask = "A9AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[8]~I .lut_mask = "0FF0";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[7]~I .lut_mask = "9696";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor6~I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor6 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor6~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor6~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor6~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor6~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor6~I .lut_mask = "6996";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor6~I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor6 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor6 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[5]~I .lut_mask = "0FF0";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor6 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[4]~I .lut_mask = "9696";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor3~I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor6 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor3 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor3~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor3~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor3~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor3~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor3~I .lut_mask = "6996";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor3~I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor3 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor3 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[2]~I .lut_mask = "0FF0";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor3 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[1]~I .lut_mask = "9696";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:read_side_gray_converter|xor3 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[0]~I .lut_mask = "6996";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~44_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[0] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[0] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~44 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~44_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~44_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~44_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~44_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~44_I .lut_mask = "00DD";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~44_I .output_mode = "none";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~39_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[1] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[1] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~44 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~39 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~39_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~39_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~39_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~39_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~39_I .lut_mask = "002B";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~39_I .output_mode = "none";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~34_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[2] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[2] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~39 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~34 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~34_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~34_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~34_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~34_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~34_I .lut_mask = "004D";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~34_I .output_mode = "none";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~29_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[3] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[3] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~34 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~29 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~29_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~29_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~29_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~29_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~29_I .lut_mask = "002B";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~29_I .output_mode = "none";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~24_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[4] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~29 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~24 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~24_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~24_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~24_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~24_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~24_I .lut_mask = "004D";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~24_I .output_mode = "none";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~19_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[5] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[5] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~24 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~19 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~19_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~19_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~19_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~19_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~19_I .lut_mask = "002B";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~19_I .output_mode = "none";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~14_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[6] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[6] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~19 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~14 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~14_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~14_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~14_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~14_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~14_I .lut_mask = "004D";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~14_I .output_mode = "none";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~9_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[7] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[7] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~14 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~9 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~9_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~9_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~9_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~9_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~9_I .lut_mask = "002B";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~9_I .output_mode = "none";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~4_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[8] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[8] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~9 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~4 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~4_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~4_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~4_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~4_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~4_I .lut_mask = "004D";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~4_I .output_mode = "none";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:rdptr_b|safe_q[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe8a[9] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~4 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~I .lut_mask = "6969";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req~I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector2~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE~I .lut_mask = "88F8";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0] ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0]~15 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0]~I .lut_mask = "55AA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2 ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0]~15 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1] ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1]~17 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1]~I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2 ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1]~17 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2] ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]~19 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]~I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2 ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]~19 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3] ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]~I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2 ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]~1 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4] ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]~3 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]~I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2 ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5] ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]~5 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]~I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2 ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]~5 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6] ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]~7 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]~I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2 ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]~7 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7] ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]~11 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]~I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2 ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]~11 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8] ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]~13 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]~I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9] ),
	.aclr(rst_n),
	.sclr(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2 ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]~13 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9]~I .lut_mask = "5A5A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~0_I .lut_mask = "0001";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~1_I .lut_mask = "0002";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|tread_end~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~1 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|tread_end~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|tread_end~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|tread_end~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|tread_end~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|tread_end~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|tread_end~0_I .lut_mask = "0088";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|tread_end~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|tread_end~0 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE~I .lut_mask = "8080";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~2 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP~I .lut_mask = "AAEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_END~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~2 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_END ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_END~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_END~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_END~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_END~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_END~I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_END~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|tread_end~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~0_I .lut_mask = "88A0";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector3~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_END ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en~I .lut_mask = "AAEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_END ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE~I .lut_mask = "5540";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE~I .lut_mask = "0088";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~2 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD~I .lut_mask = "AAEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~2 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~1_I .lut_mask = "222A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_END ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~1 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2_I .lut_mask = "FEFF";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~2_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~1 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~2 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~2_I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~2 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ~I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|tread_end~0 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL~I .lut_mask = "EAEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|tread_end~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA~I .lut_mask = "0AEA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~2_I (
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~2 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~2_I .lut_mask = "000F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~2 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~1 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1_I .lut_mask = "802A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[0] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[0] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0 .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0 .lut_mask = "55AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[1] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella0~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[1] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1 .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[2] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella1~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[2] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2 .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[3] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[3] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3 .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[4] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[4] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4 .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[5] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[5] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5 .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[6] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[6] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6 .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[7] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[7] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7 .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[8] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[8] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8 .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8 .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add0~45_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_h[0] ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add0~45 ),
	.cout(\vga_ctrl:vga_ctrl_inst|Add0~47 ));
defparam \vga_ctrl:vga_ctrl_inst|Add0~45_I .operation_mode = "arithmetic";
defparam \vga_ctrl:vga_ctrl_inst|Add0~45_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~45_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~45_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add0~45_I .lut_mask = "55AA";
defparam \vga_ctrl:vga_ctrl_inst|Add0~45_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_h[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|Add0~45 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_h[0] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[0]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[0]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[0]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[0]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[0]~I .lut_mask = "AAAA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[0]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add0~40_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_h[1] ),
	.cin(\vga_ctrl:vga_ctrl_inst|Add0~47 ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add0~40 ),
	.cout(\vga_ctrl:vga_ctrl_inst|Add0~42 ));
defparam \vga_ctrl:vga_ctrl_inst|Add0~40_I .operation_mode = "arithmetic";
defparam \vga_ctrl:vga_ctrl_inst|Add0~40_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~40_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~40_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add0~40_I .lut_mask = "5A5F";
defparam \vga_ctrl:vga_ctrl_inst|Add0~40_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_h[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|Add0~40 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_h[1] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[1]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[1]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[1]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[1]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[1]~I .lut_mask = "AAAA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[1]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add0~35_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_h[2] ),
	.cin(\vga_ctrl:vga_ctrl_inst|Add0~42 ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add0~35 ),
	.cout(\vga_ctrl:vga_ctrl_inst|Add0~37 ));
defparam \vga_ctrl:vga_ctrl_inst|Add0~35_I .operation_mode = "arithmetic";
defparam \vga_ctrl:vga_ctrl_inst|Add0~35_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~35_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~35_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add0~35_I .lut_mask = "A50A";
defparam \vga_ctrl:vga_ctrl_inst|Add0~35_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_h[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|Add0~35 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_h[2] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[2]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[2]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[2]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[2]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[2]~I .lut_mask = "AAAA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[2]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add0~30_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_h[3] ),
	.cin(\vga_ctrl:vga_ctrl_inst|Add0~37 ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add0~30 ),
	.cout(\vga_ctrl:vga_ctrl_inst|Add0~32 ));
defparam \vga_ctrl:vga_ctrl_inst|Add0~30_I .operation_mode = "arithmetic";
defparam \vga_ctrl:vga_ctrl_inst|Add0~30_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~30_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~30_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add0~30_I .lut_mask = "5A5F";
defparam \vga_ctrl:vga_ctrl_inst|Add0~30_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_h[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|Add0~30 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_h[3] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[3]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[3]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[3]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[3]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[3]~I .lut_mask = "AAAA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[3]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add0~25_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_h[4] ),
	.cin(\vga_ctrl:vga_ctrl_inst|Add0~32 ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add0~25 ),
	.cout(\vga_ctrl:vga_ctrl_inst|Add0~27 ));
defparam \vga_ctrl:vga_ctrl_inst|Add0~25_I .operation_mode = "arithmetic";
defparam \vga_ctrl:vga_ctrl_inst|Add0~25_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~25_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~25_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add0~25_I .lut_mask = "A50A";
defparam \vga_ctrl:vga_ctrl_inst|Add0~25_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_h[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|Add0~25 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_h[4] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[4]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[4]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[4]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[4]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[4]~I .lut_mask = "AAAA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[4]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add0~10_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_h[5] ),
	.cin(\vga_ctrl:vga_ctrl_inst|Add0~27 ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add0~10 ),
	.cout(\vga_ctrl:vga_ctrl_inst|Add0~12 ));
defparam \vga_ctrl:vga_ctrl_inst|Add0~10_I .operation_mode = "arithmetic";
defparam \vga_ctrl:vga_ctrl_inst|Add0~10_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~10_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~10_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add0~10_I .lut_mask = "5A5F";
defparam \vga_ctrl:vga_ctrl_inst|Add0~10_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Equal0~0_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_h[3] ),
	.datab(\vga_ctrl:vga_ctrl_inst|cnt_h[2] ),
	.datac(\vga_ctrl:vga_ctrl_inst|cnt_h[1] ),
	.datad(\vga_ctrl:vga_ctrl_inst|cnt_h[0] ),
	.combout(\vga_ctrl:vga_ctrl_inst|Equal0~0 ));
defparam \vga_ctrl:vga_ctrl_inst|Equal0~0_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|Equal0~0_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Equal0~0_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Equal0~0_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|Equal0~0_I .lut_mask = "8000";
defparam \vga_ctrl:vga_ctrl_inst|Equal0~0_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Equal0~1_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_h[9] ),
	.datab(\vga_ctrl:vga_ctrl_inst|cnt_h[8] ),
	.datac(\vga_ctrl:vga_ctrl_inst|cnt_h[6] ),
	.datad(\vga_ctrl:vga_ctrl_inst|cnt_h[5] ),
	.combout(\vga_ctrl:vga_ctrl_inst|Equal0~1 ));
defparam \vga_ctrl:vga_ctrl_inst|Equal0~1_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|Equal0~1_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Equal0~1_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Equal0~1_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|Equal0~1_I .lut_mask = "0008";
defparam \vga_ctrl:vga_ctrl_inst|Equal0~1_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Equal0~2_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_h[4] ),
	.datab(\vga_ctrl:vga_ctrl_inst|Equal0~0 ),
	.datac(\vga_ctrl:vga_ctrl_inst|Equal0~1 ),
	.datad(\vga_ctrl:vga_ctrl_inst|cnt_h[7] ),
	.combout(\vga_ctrl:vga_ctrl_inst|Equal0~2 ));
defparam \vga_ctrl:vga_ctrl_inst|Equal0~2_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|Equal0~2_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Equal0~2_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Equal0~2_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|Equal0~2_I .lut_mask = "0080";
defparam \vga_ctrl:vga_ctrl_inst|Equal0~2_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_h[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|Add0~10 ),
	.datad(\vga_ctrl:vga_ctrl_inst|Equal0~2 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_h[5] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[5]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[5]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[5]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[5]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[5]~I .lut_mask = "00AA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[5]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add0~5_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_h[6] ),
	.cin(\vga_ctrl:vga_ctrl_inst|Add0~12 ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add0~5 ),
	.cout(\vga_ctrl:vga_ctrl_inst|Add0~7 ));
defparam \vga_ctrl:vga_ctrl_inst|Add0~5_I .operation_mode = "arithmetic";
defparam \vga_ctrl:vga_ctrl_inst|Add0~5_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~5_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~5_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add0~5_I .lut_mask = "A50A";
defparam \vga_ctrl:vga_ctrl_inst|Add0~5_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_h[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|Add0~5 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_h[6] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[6]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[6]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[6]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[6]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[6]~I .lut_mask = "AAAA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[6]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add0~0_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_h[7] ),
	.cin(\vga_ctrl:vga_ctrl_inst|Add0~7 ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add0~0 ),
	.cout(\vga_ctrl:vga_ctrl_inst|Add0~2 ));
defparam \vga_ctrl:vga_ctrl_inst|Add0~0_I .operation_mode = "arithmetic";
defparam \vga_ctrl:vga_ctrl_inst|Add0~0_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~0_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~0_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add0~0_I .lut_mask = "5A5F";
defparam \vga_ctrl:vga_ctrl_inst|Add0~0_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_h[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|Add0~0 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_h[7] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[7]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[7]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[7]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[7]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[7]~I .lut_mask = "AAAA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[7]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add0~20_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_h[8] ),
	.cin(\vga_ctrl:vga_ctrl_inst|Add0~2 ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add0~20 ),
	.cout(\vga_ctrl:vga_ctrl_inst|Add0~22 ));
defparam \vga_ctrl:vga_ctrl_inst|Add0~20_I .operation_mode = "arithmetic";
defparam \vga_ctrl:vga_ctrl_inst|Add0~20_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~20_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~20_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add0~20_I .lut_mask = "A50A";
defparam \vga_ctrl:vga_ctrl_inst|Add0~20_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_h[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|Add0~20 ),
	.datad(\vga_ctrl:vga_ctrl_inst|Equal0~2 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_h[8] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[8]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[8]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[8]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[8]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[8]~I .lut_mask = "00AA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[8]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add0~15_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_h[9] ),
	.cin(\vga_ctrl:vga_ctrl_inst|Add0~22 ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add0~15 ));
defparam \vga_ctrl:vga_ctrl_inst|Add0~15_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|Add0~15_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~15_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add0~15_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add0~15_I .lut_mask = "5A5A";
defparam \vga_ctrl:vga_ctrl_inst|Add0~15_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_h[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|Add0~15 ),
	.datad(\vga_ctrl:vga_ctrl_inst|Equal0~2 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_h[9] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[9]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[9]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[9]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[9]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[9]~I .lut_mask = "00AA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_h[9]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|LessThan2~0_I (
	.datac(\vga_ctrl:vga_ctrl_inst|cnt_h[9] ),
	.datad(\vga_ctrl:vga_ctrl_inst|cnt_h[8] ),
	.combout(\vga_ctrl:vga_ctrl_inst|LessThan2~0 ));
defparam \vga_ctrl:vga_ctrl_inst|LessThan2~0_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|LessThan2~0_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|LessThan2~0_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|LessThan2~0_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|LessThan2~0_I .lut_mask = "000F";
defparam \vga_ctrl:vga_ctrl_inst|LessThan2~0_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add1~45_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[0] ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add1~45 ),
	.cout(\vga_ctrl:vga_ctrl_inst|Add1~47 ));
defparam \vga_ctrl:vga_ctrl_inst|Add1~45_I .operation_mode = "arithmetic";
defparam \vga_ctrl:vga_ctrl_inst|Add1~45_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~45_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~45_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add1~45_I .lut_mask = "55AA";
defparam \vga_ctrl:vga_ctrl_inst|Add1~45_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add1~10_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[5] ),
	.cin(\vga_ctrl:vga_ctrl_inst|Add1~32 ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add1~10 ),
	.cout(\vga_ctrl:vga_ctrl_inst|Add1~12 ));
defparam \vga_ctrl:vga_ctrl_inst|Add1~10_I .operation_mode = "arithmetic";
defparam \vga_ctrl:vga_ctrl_inst|Add1~10_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~10_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~10_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add1~10_I .lut_mask = "5A5F";
defparam \vga_ctrl:vga_ctrl_inst|Add1~10_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add1~25_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[6] ),
	.cin(\vga_ctrl:vga_ctrl_inst|Add1~12 ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add1~25 ),
	.cout(\vga_ctrl:vga_ctrl_inst|Add1~27 ));
defparam \vga_ctrl:vga_ctrl_inst|Add1~25_I .operation_mode = "arithmetic";
defparam \vga_ctrl:vga_ctrl_inst|Add1~25_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~25_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~25_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add1~25_I .lut_mask = "A50A";
defparam \vga_ctrl:vga_ctrl_inst|Add1~25_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_v[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[6] ),
	.datab(\vga_ctrl:vga_ctrl_inst|Add1~25 ),
	.datac(\vga_ctrl:vga_ctrl_inst|Equal0~2 ),
	.datad(\vga_ctrl:vga_ctrl_inst|always1~2 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_v[6] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[6]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[6]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[6]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[6]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[6]~I .lut_mask = "0ACA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[6]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add1~20_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[7] ),
	.cin(\vga_ctrl:vga_ctrl_inst|Add1~27 ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add1~20 ),
	.cout(\vga_ctrl:vga_ctrl_inst|Add1~22 ));
defparam \vga_ctrl:vga_ctrl_inst|Add1~20_I .operation_mode = "arithmetic";
defparam \vga_ctrl:vga_ctrl_inst|Add1~20_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~20_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~20_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add1~20_I .lut_mask = "5A5F";
defparam \vga_ctrl:vga_ctrl_inst|Add1~20_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_v[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[7] ),
	.datab(\vga_ctrl:vga_ctrl_inst|Add1~20 ),
	.datac(\vga_ctrl:vga_ctrl_inst|Equal0~2 ),
	.datad(\vga_ctrl:vga_ctrl_inst|always1~2 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_v[7] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[7]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[7]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[7]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[7]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[7]~I .lut_mask = "0ACA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[7]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add1~15_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[8] ),
	.cin(\vga_ctrl:vga_ctrl_inst|Add1~22 ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add1~15 ),
	.cout(\vga_ctrl:vga_ctrl_inst|Add1~17 ));
defparam \vga_ctrl:vga_ctrl_inst|Add1~15_I .operation_mode = "arithmetic";
defparam \vga_ctrl:vga_ctrl_inst|Add1~15_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~15_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~15_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add1~15_I .lut_mask = "A50A";
defparam \vga_ctrl:vga_ctrl_inst|Add1~15_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_v[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[8] ),
	.datab(\vga_ctrl:vga_ctrl_inst|Add1~15 ),
	.datac(\vga_ctrl:vga_ctrl_inst|Equal0~2 ),
	.datad(\vga_ctrl:vga_ctrl_inst|always1~2 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_v[8] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[8]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[8]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[8]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[8]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[8]~I .lut_mask = "0ACA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[8]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|always1~0_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[5] ),
	.datab(\vga_ctrl:vga_ctrl_inst|cnt_v[8] ),
	.datac(\vga_ctrl:vga_ctrl_inst|cnt_v[7] ),
	.datad(\vga_ctrl:vga_ctrl_inst|cnt_v[6] ),
	.combout(\vga_ctrl:vga_ctrl_inst|always1~0 ));
defparam \vga_ctrl:vga_ctrl_inst|always1~0_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|always1~0_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|always1~0_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|always1~0_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|always1~0_I .lut_mask = "0001";
defparam \vga_ctrl:vga_ctrl_inst|always1~0_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add1~5_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[9] ),
	.cin(\vga_ctrl:vga_ctrl_inst|Add1~17 ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add1~5 ));
defparam \vga_ctrl:vga_ctrl_inst|Add1~5_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|Add1~5_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~5_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~5_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add1~5_I .lut_mask = "5A5A";
defparam \vga_ctrl:vga_ctrl_inst|Add1~5_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_v[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[9] ),
	.datab(\vga_ctrl:vga_ctrl_inst|Add1~5 ),
	.datac(\vga_ctrl:vga_ctrl_inst|Equal0~2 ),
	.datad(\vga_ctrl:vga_ctrl_inst|always1~2 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_v[9] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[9]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[9]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[9]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[9]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[9]~I .lut_mask = "0ACA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[9]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|always1~1_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[9] ),
	.datab(\vga_ctrl:vga_ctrl_inst|cnt_v[3] ),
	.datac(\vga_ctrl:vga_ctrl_inst|cnt_v[4] ),
	.datad(\vga_ctrl:vga_ctrl_inst|cnt_v[0] ),
	.combout(\vga_ctrl:vga_ctrl_inst|always1~1 ));
defparam \vga_ctrl:vga_ctrl_inst|always1~1_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|always1~1_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|always1~1_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|always1~1_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|always1~1_I .lut_mask = "0008";
defparam \vga_ctrl:vga_ctrl_inst|always1~1_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|always1~2_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|always1~0 ),
	.datab(\vga_ctrl:vga_ctrl_inst|cnt_v[2] ),
	.datac(\vga_ctrl:vga_ctrl_inst|always1~1 ),
	.datad(\vga_ctrl:vga_ctrl_inst|cnt_v[1] ),
	.combout(\vga_ctrl:vga_ctrl_inst|always1~2 ));
defparam \vga_ctrl:vga_ctrl_inst|always1~2_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|always1~2_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|always1~2_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|always1~2_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|always1~2_I .lut_mask = "0080";
defparam \vga_ctrl:vga_ctrl_inst|always1~2_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_v[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[0] ),
	.datab(\vga_ctrl:vga_ctrl_inst|Add1~45 ),
	.datac(\vga_ctrl:vga_ctrl_inst|Equal0~2 ),
	.datad(\vga_ctrl:vga_ctrl_inst|always1~2 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_v[0] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[0]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[0]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[0]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[0]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[0]~I .lut_mask = "0ACA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[0]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add1~0_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[1] ),
	.cin(\vga_ctrl:vga_ctrl_inst|Add1~47 ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add1~0 ),
	.cout(\vga_ctrl:vga_ctrl_inst|Add1~2 ));
defparam \vga_ctrl:vga_ctrl_inst|Add1~0_I .operation_mode = "arithmetic";
defparam \vga_ctrl:vga_ctrl_inst|Add1~0_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~0_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~0_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add1~0_I .lut_mask = "5A5F";
defparam \vga_ctrl:vga_ctrl_inst|Add1~0_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_v[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[1] ),
	.datab(\vga_ctrl:vga_ctrl_inst|Add1~0 ),
	.datac(\vga_ctrl:vga_ctrl_inst|Equal0~2 ),
	.datad(\vga_ctrl:vga_ctrl_inst|always1~2 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_v[1] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[1]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[1]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[1]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[1]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[1]~I .lut_mask = "0ACA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[1]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add1~40_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[2] ),
	.cin(\vga_ctrl:vga_ctrl_inst|Add1~2 ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add1~40 ),
	.cout(\vga_ctrl:vga_ctrl_inst|Add1~42 ));
defparam \vga_ctrl:vga_ctrl_inst|Add1~40_I .operation_mode = "arithmetic";
defparam \vga_ctrl:vga_ctrl_inst|Add1~40_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~40_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~40_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add1~40_I .lut_mask = "A50A";
defparam \vga_ctrl:vga_ctrl_inst|Add1~40_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_v[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[2] ),
	.datab(\vga_ctrl:vga_ctrl_inst|Add1~40 ),
	.datac(\vga_ctrl:vga_ctrl_inst|Equal0~2 ),
	.datad(\vga_ctrl:vga_ctrl_inst|always1~2 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_v[2] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[2]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[2]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[2]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[2]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[2]~I .lut_mask = "0ACA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[2]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add1~35_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[3] ),
	.cin(\vga_ctrl:vga_ctrl_inst|Add1~42 ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add1~35 ),
	.cout(\vga_ctrl:vga_ctrl_inst|Add1~37 ));
defparam \vga_ctrl:vga_ctrl_inst|Add1~35_I .operation_mode = "arithmetic";
defparam \vga_ctrl:vga_ctrl_inst|Add1~35_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~35_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~35_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add1~35_I .lut_mask = "5A5F";
defparam \vga_ctrl:vga_ctrl_inst|Add1~35_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_v[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[3] ),
	.datab(\vga_ctrl:vga_ctrl_inst|Add1~35 ),
	.datac(\vga_ctrl:vga_ctrl_inst|Equal0~2 ),
	.datad(\vga_ctrl:vga_ctrl_inst|always1~2 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_v[3] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[3]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[3]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[3]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[3]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[3]~I .lut_mask = "0ACA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[3]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|Add1~30_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[4] ),
	.cin(\vga_ctrl:vga_ctrl_inst|Add1~37 ),
	.combout(\vga_ctrl:vga_ctrl_inst|Add1~30 ),
	.cout(\vga_ctrl:vga_ctrl_inst|Add1~32 ));
defparam \vga_ctrl:vga_ctrl_inst|Add1~30_I .operation_mode = "arithmetic";
defparam \vga_ctrl:vga_ctrl_inst|Add1~30_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~30_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|Add1~30_I .sum_lutc_input = "cin";
defparam \vga_ctrl:vga_ctrl_inst|Add1~30_I .lut_mask = "A50A";
defparam \vga_ctrl:vga_ctrl_inst|Add1~30_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_v[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[4] ),
	.datab(\vga_ctrl:vga_ctrl_inst|Add1~30 ),
	.datac(\vga_ctrl:vga_ctrl_inst|Equal0~2 ),
	.datad(\vga_ctrl:vga_ctrl_inst|always1~2 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_v[4] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[4]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[4]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[4]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[4]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[4]~I .lut_mask = "0ACA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[4]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|cnt_v[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[5] ),
	.datab(\vga_ctrl:vga_ctrl_inst|Add1~10 ),
	.datac(\vga_ctrl:vga_ctrl_inst|Equal0~2 ),
	.datad(\vga_ctrl:vga_ctrl_inst|always1~2 ),
	.aclr(rst_n),
	.regout(\vga_ctrl:vga_ctrl_inst|cnt_v[5] ));
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[5]~I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[5]~I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[5]~I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[5]~I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[5]~I .lut_mask = "0ACA";
defparam \vga_ctrl:vga_ctrl_inst|cnt_v[5]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|pix_data_req~0_I (
	.datab(\vga_ctrl:vga_ctrl_inst|cnt_v[8] ),
	.datac(\vga_ctrl:vga_ctrl_inst|cnt_v[7] ),
	.datad(\vga_ctrl:vga_ctrl_inst|cnt_v[6] ),
	.combout(\vga_ctrl:vga_ctrl_inst|pix_data_req~0 ));
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~0_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~0_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~0_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~0_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~0_I .lut_mask = "0003";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~0_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|LessThan6~0_I (
	.datab(\vga_ctrl:vga_ctrl_inst|cnt_v[4] ),
	.datac(\vga_ctrl:vga_ctrl_inst|cnt_v[3] ),
	.datad(\vga_ctrl:vga_ctrl_inst|cnt_v[2] ),
	.combout(\vga_ctrl:vga_ctrl_inst|LessThan6~0 ));
defparam \vga_ctrl:vga_ctrl_inst|LessThan6~0_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|LessThan6~0_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|LessThan6~0_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|LessThan6~0_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|LessThan6~0_I .lut_mask = "0003";
defparam \vga_ctrl:vga_ctrl_inst|LessThan6~0_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|LessThan6~1_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|LessThan6~0 ),
	.datac(\vga_ctrl:vga_ctrl_inst|cnt_v[1] ),
	.datad(\vga_ctrl:vga_ctrl_inst|cnt_v[0] ),
	.combout(\vga_ctrl:vga_ctrl_inst|LessThan6~1 ));
defparam \vga_ctrl:vga_ctrl_inst|LessThan6~1_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|LessThan6~1_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|LessThan6~1_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|LessThan6~1_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|LessThan6~1_I .lut_mask = "0AAA";
defparam \vga_ctrl:vga_ctrl_inst|LessThan6~1_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|pix_data_req~1_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[5] ),
	.datab(\vga_ctrl:vga_ctrl_inst|cnt_v[9] ),
	.datac(\vga_ctrl:vga_ctrl_inst|pix_data_req~0 ),
	.datad(\vga_ctrl:vga_ctrl_inst|LessThan6~1 ),
	.combout(\vga_ctrl:vga_ctrl_inst|pix_data_req~1 ));
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~1_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~1_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~1_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~1_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~1_I .lut_mask = "BCDC";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~1_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|pix_data_req~2_I (
	.datab(\vga_ctrl:vga_ctrl_inst|cnt_h[9] ),
	.datac(\vga_ctrl:vga_ctrl_inst|cnt_h[8] ),
	.combout(\vga_ctrl:vga_ctrl_inst|pix_data_req~2 ));
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~2_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~2_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~2_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~2_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~2_I .lut_mask = "C0C0";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~2_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|LessThan2~1_I (
	.datab(\vga_ctrl:vga_ctrl_inst|cnt_h[6] ),
	.datac(\vga_ctrl:vga_ctrl_inst|cnt_h[5] ),
	.datad(\vga_ctrl:vga_ctrl_inst|cnt_h[4] ),
	.combout(\vga_ctrl:vga_ctrl_inst|LessThan2~1 ));
defparam \vga_ctrl:vga_ctrl_inst|LessThan2~1_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|LessThan2~1_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|LessThan2~1_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|LessThan2~1_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|LessThan2~1_I .lut_mask = "0003";
defparam \vga_ctrl:vga_ctrl_inst|LessThan2~1_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|pix_data_req~3_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|LessThan2~1 ),
	.datab(\vga_ctrl:vga_ctrl_inst|Equal0~0 ),
	.datac(\vga_ctrl:vga_ctrl_inst|cnt_h[7] ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~2 ),
	.combout(\vga_ctrl:vga_ctrl_inst|pix_data_req~3 ));
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~3_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~3_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~3_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~3_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~3_I .lut_mask = "02D0";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~3_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|pix_data_req~4_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|LessThan2~0 ),
	.datab(\vga_ctrl:vga_ctrl_inst|pix_data_req~1 ),
	.datac(\vga_ctrl:vga_ctrl_inst|pix_data_req~2 ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~3 ),
	.combout(\vga_ctrl:vga_ctrl_inst|pix_data_req~4 ));
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~4_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~4_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~4_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~4_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~4_I .lut_mask = "1301";
defparam \vga_ctrl:vga_ctrl_inst|pix_data_req~4_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0_I .lut_mask = "0AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1]~I .lut_mask = "6AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0_I .lut_mask = "00AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2]~I .lut_mask = "6AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1_I .lut_mask = "000A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3]~I .lut_mask = "6AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0~I .lut_mask = "9669";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2_I .lut_mask = "0002";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4]~I .lut_mask = "6AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3_I .lut_mask = "00AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5]~I .lut_mask = "6AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4_I .lut_mask = "000A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6]~I .lut_mask = "6AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5_I .lut_mask = "0002";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7]~I .lut_mask = "6AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1~I .lut_mask = "6996";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0_I .lut_mask = "00AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8]~I .lut_mask = "6AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9]~I .lut_mask = "9AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2~I .lut_mask = "0FF0";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11~I .lut_mask = "3CC3";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0]~I .lut_mask = "99AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1]~I .lut_mask = "3CCC";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2]~I .lut_mask = "9AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1_I .lut_mask = "000A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3]~I .lut_mask = "3CCC";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0~I .lut_mask = "9669";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4]~I .lut_mask = "9AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~1 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2_I .lut_mask = "000A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5]~I .lut_mask = "3CCC";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6]~I .lut_mask = "9AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3_I .lut_mask = "000A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7]~I .lut_mask = "3CCC";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1~I .lut_mask = "6996";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8]~I .lut_mask = "9AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|_~3 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9]~I .lut_mask = "A9AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2~I .lut_mask = "0FF0";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a1 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|sub_parity12a2 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11~I .lut_mask = "3CC3";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|parity11 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0]~I .lut_mask = "F00F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[0] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[0] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[0] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[1] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[1] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[1] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0_I .lut_mask = "6FF6";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[8] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[8] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[8] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0_I (
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0_I .lut_mask = "0FF0";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[6] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[6] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[6] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[7] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[7] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[7] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1_I .lut_mask = "6FF6";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2_I .lut_mask = "EFFE";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[4] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[4] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[4] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[5] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[5] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[5] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3_I .lut_mask = "6FF6";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[2] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[2] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[2] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|delayed_wrptr_g[3] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe19a[3] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe20a[3] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4_I .lut_mask = "6FF6";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~I .lut_mask = "FFFE";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline~I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline~I .lut_mask = "7777";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline~I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty ),
	.datab(\vga_ctrl:vga_ctrl_inst|pix_data_req~4 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0_I .lut_mask = "8788";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq~I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq~I .lut_mask = "00AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq~I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0 .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0 .lut_mask = "5599";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella1 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[1] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0 ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella1 .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella1 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella1 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella1 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella1 .lut_mask = "5A5A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella1 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[1] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0_I .lut_mask = "0088";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0 ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~4 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full~I .lut_mask = "00EA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|pix_data_req~4 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0_I .lut_mask = "88F8";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle ),
	.datab(\vga_ctrl:vga_ctrl_inst|pix_data_req~4 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1_I .lut_mask = "88AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.datab(\vga_ctrl:vga_ctrl_inst|pix_data_req~4 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[1] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0_I .lut_mask = "0088";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~I .lut_mask = "EAEE";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~I .lut_mask = "FF70";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq~I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty ),
	.datab(\vga_ctrl:vga_ctrl_inst|pix_data_req~4 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq~I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq~I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1]~I .lut_mask = "3CCC";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0_I .lut_mask = "000A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3]~I .lut_mask = "3CCC";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0~I .lut_mask = "9669";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1_I .lut_mask = "000A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5]~I .lut_mask = "3CCC";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1~I .lut_mask = "6996";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2_I .lut_mask = "000A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8]~I .lut_mask = "9AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2~I .lut_mask = "0FF0";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14~I .lut_mask = "3CC3";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0]~I .lut_mask = "F00F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2]~I .lut_mask = "9AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4]~I .lut_mask = "9AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6]~I .lut_mask = "9AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7]~I .lut_mask = "3CCC";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9]~I .lut_mask = "A9AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8]~I .lut_mask = "0FF0";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7]~I .lut_mask = "9696";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6~I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6~I .lut_mask = "6996";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6~I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5]~I .lut_mask = "0FF0";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4]~I .lut_mask = "9696";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3~I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3~I .lut_mask = "6996";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3~I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2]~I .lut_mask = "0FF0";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1]~I .lut_mask = "9696";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0]~I .lut_mask = "6996";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[0] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~11 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~I .lut_mask = "66BB";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[1] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~11 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~13 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~I .lut_mask = "694D";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[2] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~13 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~7 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~I .lut_mask = "962B";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[3] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~7 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~9 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~I .lut_mask = "694D";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~9 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~15 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~I .lut_mask = "962B";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[5] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~15 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~17 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~I .lut_mask = "694D";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[6] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~17 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~19 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~I .lut_mask = "962B";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[7] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~19 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~5 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~I .lut_mask = "694D";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[8] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~5 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~3 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~I .lut_mask = "962B";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0_I .lut_mask = "8880";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1_I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay~I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~I .lut_mask = "00AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella9 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[9] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella9 .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella9 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella9 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella9 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella9 .lut_mask = "5A5A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella9 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~3 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9]~I .lut_mask = "6969";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe10a[9] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req~I .lut_mask = "1100";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~15_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~15 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~17 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~15_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~15_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~15_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~15_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~15_I .lut_mask = "55AA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~15_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~1_I .lut_mask = "AAFF";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~15 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~1 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~10_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[1] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~17 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~10 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~12 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~10_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~10_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~10_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~10_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~10_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~10_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~10 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~1 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[1] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[1]~I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~3_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[3] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[2] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~3 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~3_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~3_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~3_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~3_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~3_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~3_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[3] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~7 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~0 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~2 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~0_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~0_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~0_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~45_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[4] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~2 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~45 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~47 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~45_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~45_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~45_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~45_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~45_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~45_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~45 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~1 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[4] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[4]~I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[1] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~3 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[4] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~0_I .lut_mask = "001F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~35_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~47 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~35 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~37 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~35_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~35_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~35_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~35_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~35_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~35_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~35 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5]~I .lut_mask = "88A0";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~30_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~37 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~30 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~32 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~30_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~30_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~30_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~30_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~30_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~30_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~30 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6]~I .lut_mask = "88A0";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~25_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~32 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~25 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~27 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~25_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~25_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~25_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~25_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~25_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~25_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~25 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7]~I .lut_mask = "88A0";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~1_I .lut_mask = "8080";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~40_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~27 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~40 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~42 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~40_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~40_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~40_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~40_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~40_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~40_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~40 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8]~I .lut_mask = "88A0";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~20_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~42 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~20 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~20_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~20_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~20_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~20_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~20_I .lut_mask = "5A5A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~20_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~20 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9]~I .lut_mask = "88A0";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~1 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1_I .lut_mask = "0BFF";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~5_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[2] ),
	.cin(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~12 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~5 ),
	.cout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~7 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~5_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~5_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~5_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~5_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~5_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~5_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~5 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~1 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[2] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[2]~I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add0~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~1 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[3] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[3]~I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[3] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[2] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[1] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~0_I .lut_mask = "0008";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~2_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~1 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[4] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~2 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~2_I .lut_mask = "0008";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE~I .lut_mask = "5540";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~1_I .lut_mask = "EAFF";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~1 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2]~I .lut_mask = "0078";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~0_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRF~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AUTO_REF ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRF ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~0 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRF ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRF~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRF~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRF~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRF~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRF~I .lut_mask = "AEEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRF~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|trc_end~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRF ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|trc_end~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|trc_end~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|trc_end~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|trc_end~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|trc_end~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|trc_end~1_I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|trc_end~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~1 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRF ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|trc_end~1 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0]~I .lut_mask = "0111";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~1_I (
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~1_I .lut_mask = "0FF0";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Add1~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRF ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|trc_end~1 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~1 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1]~I .lut_mask = "002A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~0_I .lut_mask = "000A";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_PCHA ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~0 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP~I .lut_mask = "AAEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~15_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~15 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~15_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~15_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~15_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~15_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~15_I .lut_mask = "00AA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~15_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AUTO_REF~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|trc_end~1 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~15 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AUTO_REF ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AUTO_REF~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AUTO_REF~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AUTO_REF~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AUTO_REF~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AUTO_REF~I .lut_mask = "88F8";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AUTO_REF~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~3_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AUTO_REF ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~3 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~3_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~3_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~3_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~3_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~3_I .lut_mask = "AAFF";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~3_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]~I .lut_mask = "5500";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~I .lut_mask = "0AA0";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|trc_end~1 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END~I .lut_mask = "2020";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|aref_en~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|aref_en~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|aref_en~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|aref_en~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|aref_en~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|aref_en~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|aref_en~0_I .lut_mask = "EAEA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|aref_en~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|aref_en~0 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF~I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_PCHA~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_PCHA ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_PCHA~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_PCHA~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_PCHA~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_PCHA~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_PCHA~I .lut_mask = "0088";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_PCHA~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~2 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_PCHA ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req~I .lut_mask = "88F8";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector3~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector3~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector3~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector3~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector3~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector3~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector3~0_I .lut_mask = "0088";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector3~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector3~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_END ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ~I .lut_mask = "0ACE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_END ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~0_I .lut_mask = "EAC0";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.IDLE~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.IDLE ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.IDLE ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.IDLE~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.IDLE~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.IDLE~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.IDLE~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.IDLE~I .lut_mask = "EEEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.IDLE~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.IDLE ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~1_I .lut_mask = "88F8";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~2_I (
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~2 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~2_I .lut_mask = "000F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~1 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector2~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector0~2 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT~I .lut_mask = "FEEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector2~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector2~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector2~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector2~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector2~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector2~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector2~0_I .lut_mask = "00AA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector2~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector2~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en~I .lut_mask = "88F8";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE~I .lut_mask = "5540";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~0_I .lut_mask = "EEFF";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE~I .lut_mask = "0088";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~2 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD~I .lut_mask = "AAEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~2 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~1_I .lut_mask = "A8A8";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~1 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2_I .lut_mask = "EEFE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~0_I .lut_mask = "0008";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~1_I .lut_mask = "0001";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~2_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~1 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~2 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~2_I .lut_mask = "0008";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~2 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE~I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack~I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~2 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack~I .lut_mask = "AAAE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack~I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0_I .lut_mask = "0AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1]~I .lut_mask = "6AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0_I .lut_mask = "00AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~0 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2]~I .lut_mask = "6AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1_I .lut_mask = "000A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~1 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3]~I .lut_mask = "6AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0~I .lut_mask = "9669";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2_I .lut_mask = "0002";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4]~I .lut_mask = "6AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3_I .lut_mask = "00AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~3 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5]~I .lut_mask = "6AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4_I .lut_mask = "000A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~4 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6]~I .lut_mask = "6AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5_I .lut_mask = "0002";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7]~I .lut_mask = "6AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1~I .lut_mask = "6996";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|_~5 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0_I .lut_mask = "00AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8]~I .lut_mask = "6AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|cntr_cout[7]~0 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9]~I .lut_mask = "9AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2~I .lut_mask = "0FF0";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a1 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|sub_parity12a2 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11~I .lut_mask = "3CC3";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|parity11 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|_~0 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0]~I .lut_mask = "99AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[0] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[1] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0_I .lut_mask = "6FF6";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0_I (
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[8] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0_I .lut_mask = "0FF0";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[6] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[7] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1_I .lut_mask = "6FF6";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|data_wire[6]~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~1 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[9] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2_I .lut_mask = "EFFE";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[4] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[5] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3_I .lut_mask = "6FF6";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[2] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_0e8:read_sync_registers|dffpipe_qe9:dffpipe18|dffe21a[3] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4_I .lut_mask = "6FF6";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~4 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~I .lut_mask = "FFFE";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0]~I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline~I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline~I .lut_mask = "7777";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline~I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cmpr_ls5:address_comparer|aneb_result_wire[0] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[0] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0_I .lut_mask = "8788";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq~I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq~I .lut_mask = "00AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq~I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0 .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0 .lut_mask = "5599";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella1 (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[1] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|_~0 ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella0~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella1 .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella1 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella1 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella1 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella1 .lut_mask = "5A5A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|counter_cella1 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[1] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0_I .lut_mask = "0088";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full~I .lut_mask = "00EA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_full ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0_I .lut_mask = "88F8";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|_~0 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1_I .lut_mask = "88AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[1] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0_I .lut_mask = "0088";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~1 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~I .lut_mask = "EAEE";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|fifo_wreq_pipe[1] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~I .lut_mask = "FF70";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq~I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq~I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq~I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1]~I .lut_mask = "3CCC";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0_I .lut_mask = "000A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3]~I .lut_mask = "3CCC";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0~I .lut_mask = "9669";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1_I .lut_mask = "000A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5]~I .lut_mask = "3CCC";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1~I .lut_mask = "6996";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2_I .lut_mask = "000A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8]~I .lut_mask = "9AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2~I .lut_mask = "0FF0";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a1 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|sub_parity15a2 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14~I .lut_mask = "3CC3";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0]~I .lut_mask = "F00F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|parity14 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2]~I .lut_mask = "9AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~0 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4]~I .lut_mask = "9AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~1 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6]~I .lut_mask = "9AAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7]~I .lut_mask = "3CCC";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|_~2 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9]~I .lut_mask = "A9AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[8] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[8] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[8] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[7] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[7] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[7] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[6] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[6] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[6] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6~I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[6] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6~I .lut_mask = "6996";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6~I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[5] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[5] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[5] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[4] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[4] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[4] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[3] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[3] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[3] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3~I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[3] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3~I .lut_mask = "6996";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3~I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[2] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[2] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[2] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2]~I (
	.clk(ov5640_pclk),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2]~I .lut_mask = "0FF0";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[1] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[1] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[1] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1]~I .lut_mask = "9696";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_u26:read_counter_for_write|counter16a[0] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe23a[0] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe24a[0] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[2] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[0] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0]~I .lut_mask = "6996";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[0] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[0] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~5 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~I .lut_mask = "66BB";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[1] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[1] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0]~5 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~7 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~I .lut_mask = "694D";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[2] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[2] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1]~7 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~I .lut_mask = "962B";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3 (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[3] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella2~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[3] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3 .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor3 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[3] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[3] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2]~1 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~3 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~I .lut_mask = "694D";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[2] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[0] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[1] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0_I .lut_mask = "8880";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4 (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[4] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella3~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[4] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4 .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[4] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4]~I .lut_mask = "9696";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[4] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[3]~3 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~9 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~I .lut_mask = "962B";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5 (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[5] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella4~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[5] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5 .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5]~I (
	.clk(ov5640_pclk),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[5] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5]~I .lut_mask = "0FF0";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[5] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[5] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4]~9 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~11 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~I .lut_mask = "694D";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6 (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[6] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella5~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[6] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6 .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_gray2bin_v6b:write_side_gray_converter|xor6 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[6] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[6] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5]~11 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~13 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~I .lut_mask = "962B";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7 (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[7] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella6~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[7] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7 .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[7] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7]~I .lut_mask = "9696";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[7] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[7] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6]~13 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~15 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~I .lut_mask = "694D";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[6] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1_I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8 (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[8] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella7~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[8] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8~COUT ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8 .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8 .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8]~I (
	.clk(ov5640_pclk),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[8] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8]~I .lut_mask = "0FF0";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[8] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[8] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[7]~15 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8] ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~17 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~I .lut_mask = "962B";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella9 (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[9] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella8~COUT ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella9 .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella9 .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella9 .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella9 .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella9 .lut_mask = "5A5A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|counter_cella9 .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|alt_synch_pipe_1e8:write_sync_registers|dffpipe_re9:dffpipe22|dffe25a[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9]~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|cntr_bva:wrptr_b|safe_q[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe3a[9] ),
	.aclr(rst_n),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8]~17 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9]~I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9]~I .lut_mask = "6969";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay~I (
	.clk(ov5640_pclk),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_comparison_ageb~1 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[8] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|dffe4a[9] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay~I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag_dly1 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|wrfull_delay ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0_I .lut_mask = "0088";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_flag ),
	.datab(ov5640_href),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~I (
	.clk(ov5640_pclk),
	.dataa(ov5640_data[0]),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[0]~0_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[0]~0 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[0]~0_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[0]~0_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[0]~0_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[0]~0_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[0]~0_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[0]~0_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.portbrewe(vcc),
	.clk0(ov5640_pclk),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[0]~0 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[0] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_first_bit_number = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_first_bit_number = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[0] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]~I (
	.clk(ov5640_pclk),
	.dataa(ov5640_data[1]),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[1]~1_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[1] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[1]~1 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[1]~1_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[1]~1_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[1]~1_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[1]~1_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[1]~1_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[1]~1_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.portbrewe(vcc),
	.clk0(ov5640_pclk),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[1]~1 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[1] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_first_bit_number = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_first_bit_number = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[1] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]~I (
	.clk(ov5640_pclk),
	.dataa(ov5640_data[2]),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[2]~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[2] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[2]~2 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[2]~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[2]~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[2]~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[2]~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[2]~2_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[2]~2_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.portbrewe(vcc),
	.clk0(ov5640_pclk),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[2]~2 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[2] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_first_bit_number = 2;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_first_bit_number = 2;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[2] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]~I (
	.clk(ov5640_pclk),
	.dataa(ov5640_data[3]),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[3]~3_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[3] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[3]~3 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[3]~3_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[3]~3_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[3]~3_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[3]~3_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[3]~3_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[3]~3_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.portbrewe(vcc),
	.clk0(ov5640_pclk),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[3]~3 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[3] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_first_bit_number = 3;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_first_bit_number = 3;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[3] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]~I (
	.clk(ov5640_pclk),
	.dataa(ov5640_data[4]),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[4]~4_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[4] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[4]~4 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[4]~4_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[4]~4_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[4]~4_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[4]~4_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[4]~4_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[4]~4_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.portbrewe(vcc),
	.clk0(ov5640_pclk),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[4]~4 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[4] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_first_bit_number = 4;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_first_bit_number = 4;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[4] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]~I (
	.clk(ov5640_pclk),
	.dataa(ov5640_data[5]),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[5]~5_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[5] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[5]~5 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[5]~5_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[5]~5_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[5]~5_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[5]~5_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[5]~5_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[5]~5_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.portbrewe(vcc),
	.clk0(ov5640_pclk),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[5]~5 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[5] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_first_bit_number = 5;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_first_bit_number = 5;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[5] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]~I (
	.clk(ov5640_pclk),
	.dataa(ov5640_data[6]),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[6]~6_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[6] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[6]~6 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[6]~6_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[6]~6_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[6]~6_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[6]~6_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[6]~6_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[6]~6_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.portbrewe(vcc),
	.clk0(ov5640_pclk),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[6]~6 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[6] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_first_bit_number = 6;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_first_bit_number = 6;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[6] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]~I (
	.clk(ov5640_pclk),
	.dataa(ov5640_data[7]),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[7]~7_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[7] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[7]~7 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[7]~7_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[7]~7_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[7]~7_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[7]~7_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[7]~7_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[7]~7_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.portbrewe(vcc),
	.clk0(ov5640_pclk),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[7]~7 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[7] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_first_bit_number = 7;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_first_bit_number = 7;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[7] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]~I (
	.clk(ov5640_pclk),
	.dataa(ov5640_data[0]),
	.datab(ov5640_href),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]~I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]~I (
	.clk(ov5640_pclk),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[0] ),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[8]~8_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[8] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[8]~8 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[8]~8_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[8]~8_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[8]~8_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[8]~8_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[8]~8_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[8]~8_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.portbrewe(vcc),
	.clk0(ov5640_pclk),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[8]~8 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[8] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_first_bit_number = 8;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_first_bit_number = 8;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[8] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]~I (
	.clk(ov5640_pclk),
	.dataa(ov5640_href),
	.datab(ov5640_data[1]),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]~I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]~I (
	.clk(ov5640_pclk),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[1] ),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[9]~9_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[9] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[9]~9 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[9]~9_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[9]~9_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[9]~9_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[9]~9_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[9]~9_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[9]~9_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.portbrewe(vcc),
	.clk0(ov5640_pclk),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[9]~9 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[9] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_first_bit_number = 9;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_first_bit_number = 9;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[9] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]~I (
	.clk(ov5640_pclk),
	.dataa(ov5640_href),
	.datab(ov5640_data[2]),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]~I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10]~I (
	.clk(ov5640_pclk),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[2] ),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[10]~10_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[10] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[10]~10 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[10]~10_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[10]~10_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[10]~10_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[10]~10_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[10]~10_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[10]~10_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.portbrewe(vcc),
	.clk0(ov5640_pclk),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[10]~10 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[10] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_first_bit_number = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_first_bit_number = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[10] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]~I (
	.clk(ov5640_pclk),
	.dataa(ov5640_href),
	.datab(ov5640_data[3]),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]~I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11]~I (
	.clk(ov5640_pclk),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[3] ),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[11]~11_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[11] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[11]~11 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[11]~11_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[11]~11_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[11]~11_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[11]~11_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[11]~11_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[11]~11_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.portbrewe(vcc),
	.clk0(ov5640_pclk),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[11]~11 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[11] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_first_bit_number = 11;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_first_bit_number = 11;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[11] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]~I (
	.clk(ov5640_pclk),
	.dataa(ov5640_href),
	.datab(ov5640_data[4]),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]~I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12]~I (
	.clk(ov5640_pclk),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[4] ),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[12]~12_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[12] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[12]~12 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[12]~12_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[12]~12_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[12]~12_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[12]~12_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[12]~12_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[12]~12_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.portbrewe(vcc),
	.clk0(ov5640_pclk),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[12]~12 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[12] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_first_bit_number = 12;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_first_bit_number = 12;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[12] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]~I (
	.clk(ov5640_pclk),
	.dataa(ov5640_href),
	.datab(ov5640_data[5]),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]~I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13]~I (
	.clk(ov5640_pclk),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[5] ),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[13]~13_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[13] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[13]~13 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[13]~13_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[13]~13_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[13]~13_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[13]~13_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[13]~13_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[13]~13_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.portbrewe(vcc),
	.clk0(ov5640_pclk),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[13]~13 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[13] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_first_bit_number = 13;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_first_bit_number = 13;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[13] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]~I (
	.clk(ov5640_pclk),
	.dataa(ov5640_href),
	.datab(ov5640_data[6]),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]~I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14]~I (
	.clk(ov5640_pclk),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[6] ),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[14]~14_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[14] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[14]~14 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[14]~14_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[14]~14_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[14]~14_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[14]~14_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[14]~14_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[14]~14_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.portbrewe(vcc),
	.clk0(ov5640_pclk),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[14]~14 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[14] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_first_bit_number = 14;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_first_bit_number = 14;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[14] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]~I (
	.clk(ov5640_pclk),
	.dataa(ov5640_href),
	.datab(ov5640_data[7]),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]~I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15]~I (
	.clk(ov5640_pclk),
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_data_reg[7] ),
	.aclr(\ov5640_top:ov5640_top_inst|comb~0 ),
	.ena(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[0]~0 ),
	.regout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15] ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15]~I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15]~I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15]~I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15]~I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15]~I .lut_mask = "AAAA";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[15]~15_I (
	.dataa(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|pic_valid ),
	.datab(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|data_out_reg[15] ),
	.combout(\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[15]~15 ));
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[15]~15_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[15]~15_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[15]~15_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[15]~15_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[15]~15_I .lut_mask = "8888";
defparam \ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[15]~15_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.portbrewe(vcc),
	.clk0(ov5640_pclk),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq~0 ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\ov5640_top:ov5640_top_inst|ov5640_data:ov5640_data_inst|ov5640_data_out[15]~15 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[15] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_first_bit_number = 15;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_first_bit_number = 15;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[15] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]~I .output_mode = "reg_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~2_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.IDLE ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~2 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~2_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~2_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~2_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~2_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~2_I .lut_mask = "BEFF";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~2_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~4_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Equal4~0 ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~2 ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.STOP ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~3 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~4 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~4_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~4_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~4_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~4_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~4_I .lut_mask = "ACFC";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~4_I .output_mode = "comb_only";

stratix_lcell \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~5_I (
	.dataa(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[1] ),
	.datab(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0] ),
	.datac(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~4 ),
	.datad(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|state.START_1 ),
	.combout(\ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~5 ));
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~5_I .operation_mode = "normal";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~5_I .synch_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~5_I .register_cascade_mode = "off";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~5_I .sum_lutc_input = "datac";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~5_I .lut_mask = "70F0";
defparam \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~5_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_PRE ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[2] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[2]~I .lut_mask = "EEEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~0_I .lut_mask = "EEEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_PCHA ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AUTO_REF ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[2] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[2]~I .lut_mask = "EEEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~1_I .lut_mask = "AAEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_AR ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_PRE ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[2] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[2]~I .lut_mask = "FEFE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[2] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~1 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[2] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~0_I .lut_mask = "B0B5";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[2] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[2]~I .lut_mask = "EEEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[2] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[2] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~1_I .lut_mask = "34F4";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~2_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~1 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~2 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~2_I .lut_mask = "EEEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AUTO_REF ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[1] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[1] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_AR ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[1] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[1]~I .lut_mask = "EEEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[1] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~0_I .lut_mask = "B0B5";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[1] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[1] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~1 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[1] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~1_I .lut_mask = "34F4";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~2_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~1 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~2 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~2_I .lut_mask = "EEEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|WideOr5~0_I (
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_PRE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|WideOr5~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|WideOr5~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|WideOr5~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|WideOr5~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|WideOr5~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|WideOr5~0_I .lut_mask = "000F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|WideOr5~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|WideOr5~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~2 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[0] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[0]~I .lut_mask = "5303";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_PCHA ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[0] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_PRE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[0] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[0]~I .lut_mask = "FFF0";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~2_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[0] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~1 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~2 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~2_I .lut_mask = "B0B5";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~0_I .lut_mask = "7FFF";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~1_I .lut_mask = "EFFF";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~2 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3_I .lut_mask = "BFFF";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[0] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[0]~I .lut_mask = "1510";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~3_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[0] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~2 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~3 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~3_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~3_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~3_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~3_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~3_I .lut_mask = "34F4";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~3_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~4_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~3 ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~4 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~4_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~4_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~4_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~4_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~4_I .lut_mask = "EEEE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~4_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2_I .lut_mask = "00AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~10_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~10 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~12 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~10_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~10_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~10_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~10_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~10_I .lut_mask = "55AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~10_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en~I .lut_mask = "2022";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5_I (
	.dataa(rst_n),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5_I .lut_mask = "EEFE";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~10 ),
	.datad(rst_n),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~15_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~12 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~15 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~17 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~15_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~15_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~15_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~15_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~15_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~15_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~15 ),
	.datad(rst_n),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]~I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~20_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~17 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~20 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~22 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~20_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~20_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~20_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~20_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~20_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~20_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~20 ),
	.datad(rst_n),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]~I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~25_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~22 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~25 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~27 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~25_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~25_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~25_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~25_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~25_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~25_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~25 ),
	.datad(rst_n),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]~I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~0_I .lut_mask = "007F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~30_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~27 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~30 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~32 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~30_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~30_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~30_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~30_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~30_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~30_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~30 ),
	.datad(rst_n),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]~I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~35_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~32 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~35 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~37 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~35_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~35_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~35_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~35_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~35_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~35_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~35 ),
	.datad(rst_n),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]~I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~40_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~37 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~40 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~42 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~40_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~40_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~40_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~40_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~40_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~40_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~40 ),
	.datad(rst_n),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]~I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~1_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~1_I .lut_mask = "0BFF";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~45_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~42 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~45 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~47 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~45_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~45_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~45_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~45_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~45_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~45_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~45 ),
	.datad(rst_n),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]~I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~50_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~47 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~50 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~52 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~50_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~50_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~50_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~50_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~50_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~50_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~50 ),
	.datad(rst_n),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]~I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~55_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~52 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~55 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~57 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~55_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~55_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~55_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~55_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~55_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~55_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~55 ),
	.datad(rst_n),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]~I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~1_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan1~1 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~1_I .lut_mask = "02FF";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~60_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~57 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~60 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~62 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~60_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~60_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~60_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~60_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~60_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~60_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~60 ),
	.datad(rst_n),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]~I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~65_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~62 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~65 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~67 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~65_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~65_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~65_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~65_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~65_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~65_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~65 ),
	.datad(rst_n),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]~I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~70_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~67 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~70 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~72 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~70_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~70_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~70_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~70_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~70_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~70_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~70 ),
	.datad(rst_n),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~1 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2_I .lut_mask = "0002";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~I .lut_mask = "F0D2";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~0_I .lut_mask = "AACC";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~72 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~0 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~0_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~0_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~0_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~3_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~3 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~3_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~3_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~3_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~3_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~3_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~3_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~3 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en ),
	.aclr(rst_n),
	.sclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]~I .lut_mask = "ACAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_PRE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[0] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[0]~I .lut_mask = "5554";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~0_I .lut_mask = "0BFB";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~10_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~10 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~12 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~10_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~10_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~10_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~10_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~10_I .lut_mask = "55AA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~10_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|rd_ack_dly~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|rd_ack_dly ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|rd_ack_dly~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|rd_ack_dly~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|rd_ack_dly~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|rd_ack_dly~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|rd_ack_dly~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|rd_ack_dly~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32_I (
	.dataa(\clk_gen:clk_gen_inst|altpll:altpll_component|_locked ),
	.datab(sys_rst_n),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|rd_ack_dly ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32_I .lut_mask = "7F77";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\clk_gen:clk_gen_inst|altpll:altpll_component|_locked ),
	.datab(sys_rst_n),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~10 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~15_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~12 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~15 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~17 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~15_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~15_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~15_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~15_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~15_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~15_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\clk_gen:clk_gen_inst|altpll:altpll_component|_locked ),
	.datab(sys_rst_n),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~15 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~20_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~17 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~20 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~22 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~20_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~20_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~20_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~20_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~20_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~20_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\clk_gen:clk_gen_inst|altpll:altpll_component|_locked ),
	.datab(sys_rst_n),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~20 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]~I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~25_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~22 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~25 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~27 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~25_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~25_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~25_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~25_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~25_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~25_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\clk_gen:clk_gen_inst|altpll:altpll_component|_locked ),
	.datab(sys_rst_n),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~25 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]~I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~0 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~0_I .lut_mask = "007F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~30_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~27 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~30 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~32 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~30_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~30_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~30_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~30_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~30_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~30_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\clk_gen:clk_gen_inst|altpll:altpll_component|_locked ),
	.datab(sys_rst_n),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~30 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]~I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~35_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~32 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~35 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~37 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~35_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~35_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~35_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~35_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~35_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~35_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\clk_gen:clk_gen_inst|altpll:altpll_component|_locked ),
	.datab(sys_rst_n),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~35 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]~I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~40_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~37 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~40 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~42 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~40_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~40_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~40_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~40_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~40_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~40_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\clk_gen:clk_gen_inst|altpll:altpll_component|_locked ),
	.datab(sys_rst_n),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~40 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]~I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~1_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~1 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~1_I .lut_mask = "0BFF";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~45_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~42 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~45 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~47 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~45_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~45_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~45_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~45_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~45_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~45_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\clk_gen:clk_gen_inst|altpll:altpll_component|_locked ),
	.datab(sys_rst_n),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~45 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]~I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~50_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~47 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~50 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~52 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~50_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~50_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~50_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~50_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~50_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~50_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\clk_gen:clk_gen_inst|altpll:altpll_component|_locked ),
	.datab(sys_rst_n),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~50 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]~I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~55_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~52 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~55 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~57 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~55_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~55_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~55_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~55_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~55_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~55_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\clk_gen:clk_gen_inst|altpll:altpll_component|_locked ),
	.datab(sys_rst_n),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~55 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]~I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~2_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~1 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~2_I .lut_mask = "02FF";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~60_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~57 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~60 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~62 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~60_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~60_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~60_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~60_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~60_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~60_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\clk_gen:clk_gen_inst|altpll:altpll_component|_locked ),
	.datab(sys_rst_n),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~60 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~65_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~62 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~65 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~67 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~65_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~65_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~65_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~65_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~65_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~65_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\clk_gen:clk_gen_inst|altpll:altpll_component|_locked ),
	.datab(sys_rst_n),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~65 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]~I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21] ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3_I .lut_mask = "0002";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~70_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~67 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~70 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~72 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~70_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~70_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~70_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~70_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~70_I .lut_mask = "A50A";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~70_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\clk_gen:clk_gen_inst|altpll:altpll_component|_locked ),
	.datab(sys_rst_n),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~70 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~72 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~0 ),
	.cout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~2 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~0_I .operation_mode = "arithmetic";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~0_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~0_I .lut_mask = "5A5F";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr~30_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr~30 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr~30_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr~30_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr~30_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr~30_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr~30_I .lut_mask = "88BB";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr~30_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr~30 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|rd_ack_dly ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.aclr(rst_n),
	.sclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]~I .lut_mask = "CCAC";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[0] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[0]~I .lut_mask = "5554";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~1_I .lut_mask = "AEFE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~5_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[23] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~2 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~5 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~5_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~5_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~5_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~5_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~5_I .lut_mask = "A5A5";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~5_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[23]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~2 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add1~5 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag~2 ),
	.datad(rst_n),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~5 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[23] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[23]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[23]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[23]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[23]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[23]~I .lut_mask = "0080";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[23]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[23] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_PRE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[1] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[1]~I .lut_mask = "5554";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[1] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~0_I .lut_mask = "0BFB";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~5_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[23] ),
	.cin(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~2 ),
	.combout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~5 ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~5_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~5_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~5_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~5_I .sum_lutc_input = "cin";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~5_I .lut_mask = "A5A5";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~5_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[23]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\clk_gen:clk_gen_inst|altpll:altpll_component|_locked ),
	.datab(sys_rst_n),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3 ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|Add3~5 ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~32 ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[23] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[23]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[23]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[23]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[23]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[23]~I .lut_mask = "8000";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[23]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[23] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[1] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[1]~I .lut_mask = "5554";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[1] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~1_I .lut_mask = "AEFE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_PRE ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0_I .lut_mask = "00AA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1_I (
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_PRE ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1_I .lut_mask = "0003";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[0] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[0]~I .lut_mask = "1511";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~0_I (
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~0_I .lut_mask = "0FFF";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[0] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[0]~I .lut_mask = "7774";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~1_I .lut_mask = "AEFE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[1] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[1]~I .lut_mask = "1511";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~0_I (
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[1] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~0_I .lut_mask = "0FFF";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[1] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[1]~I .lut_mask = "7774";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[1] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~1_I .lut_mask = "AEFE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[2] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[2]~I .lut_mask = "1511";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~0_I (
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[2] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~0_I .lut_mask = "0FFF";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[2] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[2]~I .lut_mask = "7774";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[2] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~1_I .lut_mask = "AEFE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[3] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[3]~I .lut_mask = "1511";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[3] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~0_I .lut_mask = "0BFB";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[3] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[3]~I .lut_mask = "7774";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[3] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~1_I .lut_mask = "AEFE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[4] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[4]~I .lut_mask = "1511";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~0_I (
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[4] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~0_I .lut_mask = "0FFF";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[4] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[4]~I .lut_mask = "7774";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[4] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~1_I .lut_mask = "AEFE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[5] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[5]~I .lut_mask = "1511";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~0_I (
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[5] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~0_I .lut_mask = "0FFF";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[5] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[5]~I .lut_mask = "7774";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[5] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~1_I .lut_mask = "AEFE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[6] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[6]~I .lut_mask = "1511";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[6] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~0_I .lut_mask = "0BFB";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[6] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[6]~I .lut_mask = "7774";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[6] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~1_I .lut_mask = "AEFE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[7] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[7]~I .lut_mask = "1511";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[7] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~0_I .lut_mask = "0BFB";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[7] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[7]~I .lut_mask = "7774";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[7] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~1_I .lut_mask = "AEFE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1 ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[8] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[8]~I .lut_mask = "1511";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[8] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~0_I .lut_mask = "0BFB";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[8] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[8]~I .lut_mask = "7774";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[8] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~1_I .lut_mask = "AEFE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|WideOr5~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[9] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[9]~I .lut_mask = "5303";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[9] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~0_I .lut_mask = "0BFB";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr8~0_I (
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr8~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr8~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr8~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr8~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr8~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr8~0_I .lut_mask = "000F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr8~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr8~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[9] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[9]~I .lut_mask = "5303";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[9] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~1_I .lut_mask = "AEFE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector10~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector10~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector10~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector10~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector10~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector10~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector10~0_I .lut_mask = "888B";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector10~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector10~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10] ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]~I .lut_mask = "1151";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~0_I .lut_mask = "0BFB";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr9~0_I (
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr9~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr9~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr9~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr9~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr9~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr9~0_I .lut_mask = "000F";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr9~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector11~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr9~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector11~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector11~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector11~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector11~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector11~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector11~0_I .lut_mask = "EEFA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector11~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[10]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector11~0 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[10] ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[10] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[10]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[10]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[10]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[10]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[10]~I .lut_mask = "1511";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[10]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[10] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~1_I .lut_mask = "AEFE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[11]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|WideOr5~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[11] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[11]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[11]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[11]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[11]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[11]~I .lut_mask = "5303";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[11]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[11] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~0_I .lut_mask = "0BFB";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[11]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr8~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[11] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[11]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[11]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[11]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[11]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[11]~I .lut_mask = "5303";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[11]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[11] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~1_I .lut_mask = "AEFE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[12]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|WideOr5~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[12] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[12]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[12]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[12]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[12]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[12]~I .lut_mask = "5303";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[12]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1] ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[12] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~0_I .lut_mask = "0BFB";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[12]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21] ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr8~0 ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3 ),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[12] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[12]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[12]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[12]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[12]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[12]~I .lut_mask = "5303";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[12]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~0 ),
	.datac(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ ),
	.datad(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[12] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~1_I .lut_mask = "AEFE";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~1_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|LessThan0~0_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_h[7] ),
	.datab(\vga_ctrl:vga_ctrl_inst|cnt_h[6] ),
	.datac(\vga_ctrl:vga_ctrl_inst|cnt_h[5] ),
	.datad(\vga_ctrl:vga_ctrl_inst|LessThan2~0 ),
	.combout(\vga_ctrl:vga_ctrl_inst|LessThan0~0 ));
defparam \vga_ctrl:vga_ctrl_inst|LessThan0~0_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|LessThan0~0_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|LessThan0~0_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|LessThan0~0_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|LessThan0~0_I .lut_mask = "EAFF";
defparam \vga_ctrl:vga_ctrl_inst|LessThan0~0_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|LessThan1~0_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|cnt_v[1] ),
	.datab(\vga_ctrl:vga_ctrl_inst|cnt_v[9] ),
	.datac(\vga_ctrl:vga_ctrl_inst|always1~0 ),
	.datad(\vga_ctrl:vga_ctrl_inst|LessThan6~0 ),
	.combout(\vga_ctrl:vga_ctrl_inst|LessThan1~0 ));
defparam \vga_ctrl:vga_ctrl_inst|LessThan1~0_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|LessThan1~0_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|LessThan1~0_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|LessThan1~0_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|LessThan1~0_I .lut_mask = "EFFF";
defparam \vga_ctrl:vga_ctrl_inst|LessThan1~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_dq[0]~0 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[0] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[0]~0_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[0] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[0]~0 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[0]~0_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[0]~0_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[0]~0_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[0]~0_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[0]~0_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[0]~0_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.portbrewe(vcc),
	.clk0(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[0]~0 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[0] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_first_bit_number = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_first_bit_number = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a0 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[0] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[0] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[0] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[0] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|rgb_valid~0_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|LessThan2~1 ),
	.datab(\vga_ctrl:vga_ctrl_inst|cnt_h[7] ),
	.datac(\vga_ctrl:vga_ctrl_inst|cnt_h[9] ),
	.datad(\vga_ctrl:vga_ctrl_inst|cnt_h[8] ),
	.combout(\vga_ctrl:vga_ctrl_inst|rgb_valid~0 ));
defparam \vga_ctrl:vga_ctrl_inst|rgb_valid~0_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|rgb_valid~0_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb_valid~0_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb_valid~0_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|rgb_valid~0_I .lut_mask = "2FF4";
defparam \vga_ctrl:vga_ctrl_inst|rgb_valid~0_I .output_mode = "comb_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|rgb[0]~0_I (
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[0] ),
	.datab(\vga_ctrl:vga_ctrl_inst|rgb_valid~0 ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~1 ),
	.combout(\vga_ctrl:vga_ctrl_inst|rgb[0]~0 ));
defparam \vga_ctrl:vga_ctrl_inst|rgb[0]~0_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|rgb[0]~0_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[0]~0_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[0]~0_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|rgb[0]~0_I .lut_mask = "0088";
defparam \vga_ctrl:vga_ctrl_inst|rgb[0]~0_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_dq[1]~1 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[1] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[1]~1_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[1] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[1]~1 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[1]~1_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[1]~1_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[1]~1_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[1]~1_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[1]~1_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[1]~1_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.portbrewe(vcc),
	.clk0(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[1]~1 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[1] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_first_bit_number = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_first_bit_number = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a1 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[1] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[1] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[1] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[1] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|rgb[1]~1_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|rgb_valid~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[1] ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~1 ),
	.combout(\vga_ctrl:vga_ctrl_inst|rgb[1]~1 ));
defparam \vga_ctrl:vga_ctrl_inst|rgb[1]~1_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|rgb[1]~1_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[1]~1_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[1]~1_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|rgb[1]~1_I .lut_mask = "0088";
defparam \vga_ctrl:vga_ctrl_inst|rgb[1]~1_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_dq[2]~2 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[2] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[2]~2_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[2] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[2]~2 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[2]~2_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[2]~2_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[2]~2_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[2]~2_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[2]~2_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[2]~2_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.portbrewe(vcc),
	.clk0(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[2]~2 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[2] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_first_bit_number = 2;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_first_bit_number = 2;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a2 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[2] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[2] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[2] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[2] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|rgb[2]~2_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|rgb_valid~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[2] ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~1 ),
	.combout(\vga_ctrl:vga_ctrl_inst|rgb[2]~2 ));
defparam \vga_ctrl:vga_ctrl_inst|rgb[2]~2_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|rgb[2]~2_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[2]~2_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[2]~2_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|rgb[2]~2_I .lut_mask = "0088";
defparam \vga_ctrl:vga_ctrl_inst|rgb[2]~2_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_dq[3]~3 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[3] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[3]~3_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[3] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[3]~3 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[3]~3_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[3]~3_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[3]~3_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[3]~3_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[3]~3_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[3]~3_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.portbrewe(vcc),
	.clk0(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[3]~3 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[3] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_first_bit_number = 3;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_first_bit_number = 3;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a3 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[3] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[3] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[3] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[3] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|rgb[3]~3_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|rgb_valid~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[3] ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~1 ),
	.combout(\vga_ctrl:vga_ctrl_inst|rgb[3]~3 ));
defparam \vga_ctrl:vga_ctrl_inst|rgb[3]~3_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|rgb[3]~3_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[3]~3_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[3]~3_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|rgb[3]~3_I .lut_mask = "0088";
defparam \vga_ctrl:vga_ctrl_inst|rgb[3]~3_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_dq[4]~4 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[4] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[4]~4_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[4] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[4]~4 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[4]~4_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[4]~4_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[4]~4_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[4]~4_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[4]~4_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[4]~4_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.portbrewe(vcc),
	.clk0(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[4]~4 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[4] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_first_bit_number = 4;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_first_bit_number = 4;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a4 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[4] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[4] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[4] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|rgb[4]~4_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|rgb_valid~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[4] ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~1 ),
	.combout(\vga_ctrl:vga_ctrl_inst|rgb[4]~4 ));
defparam \vga_ctrl:vga_ctrl_inst|rgb[4]~4_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|rgb[4]~4_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[4]~4_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[4]~4_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|rgb[4]~4_I .lut_mask = "0088";
defparam \vga_ctrl:vga_ctrl_inst|rgb[4]~4_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_dq[5]~5 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[5] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[5]~5_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[5] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[5]~5 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[5]~5_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[5]~5_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[5]~5_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[5]~5_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[5]~5_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[5]~5_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.portbrewe(vcc),
	.clk0(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[5]~5 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[5] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_first_bit_number = 5;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_first_bit_number = 5;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a5 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[5] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[5] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[5] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[5] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|rgb[5]~5_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|rgb_valid~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[5] ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~1 ),
	.combout(\vga_ctrl:vga_ctrl_inst|rgb[5]~5 ));
defparam \vga_ctrl:vga_ctrl_inst|rgb[5]~5_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|rgb[5]~5_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[5]~5_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[5]~5_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|rgb[5]~5_I .lut_mask = "0088";
defparam \vga_ctrl:vga_ctrl_inst|rgb[5]~5_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_dq[6]~6 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[6] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[6]~6_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[6] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[6]~6 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[6]~6_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[6]~6_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[6]~6_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[6]~6_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[6]~6_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[6]~6_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.portbrewe(vcc),
	.clk0(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[6]~6 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[6] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_first_bit_number = 6;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_first_bit_number = 6;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a6 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[6] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[6] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[6] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[6] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|rgb[6]~6_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|rgb_valid~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[6] ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~1 ),
	.combout(\vga_ctrl:vga_ctrl_inst|rgb[6]~6 ));
defparam \vga_ctrl:vga_ctrl_inst|rgb[6]~6_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|rgb[6]~6_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[6]~6_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[6]~6_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|rgb[6]~6_I .lut_mask = "0088";
defparam \vga_ctrl:vga_ctrl_inst|rgb[6]~6_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_dq[7]~7 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[7] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[7]~7_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[7] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[7]~7 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[7]~7_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[7]~7_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[7]~7_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[7]~7_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[7]~7_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[7]~7_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.portbrewe(vcc),
	.clk0(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[7]~7 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[7] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_first_bit_number = 7;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_first_bit_number = 7;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a7 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[7] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[7] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[7] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[7] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|rgb[7]~7_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|rgb_valid~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[7] ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~1 ),
	.combout(\vga_ctrl:vga_ctrl_inst|rgb[7]~7 ));
defparam \vga_ctrl:vga_ctrl_inst|rgb[7]~7_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|rgb[7]~7_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[7]~7_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[7]~7_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|rgb[7]~7_I .lut_mask = "0088";
defparam \vga_ctrl:vga_ctrl_inst|rgb[7]~7_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_dq[8]~8 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[8] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[8]~8_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[8] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[8]~8 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[8]~8_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[8]~8_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[8]~8_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[8]~8_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[8]~8_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[8]~8_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.portbrewe(vcc),
	.clk0(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[8]~8 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[8] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_first_bit_number = 8;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_first_bit_number = 8;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a8 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[8] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[8] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[8] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[8] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|rgb[8]~8_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|rgb_valid~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[8] ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~1 ),
	.combout(\vga_ctrl:vga_ctrl_inst|rgb[8]~8 ));
defparam \vga_ctrl:vga_ctrl_inst|rgb[8]~8_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|rgb[8]~8_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[8]~8_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[8]~8_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|rgb[8]~8_I .lut_mask = "0088";
defparam \vga_ctrl:vga_ctrl_inst|rgb[8]~8_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_dq[9]~9 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[9] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[9]~9_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[9] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[9]~9 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[9]~9_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[9]~9_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[9]~9_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[9]~9_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[9]~9_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[9]~9_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.portbrewe(vcc),
	.clk0(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[9]~9 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[9] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_first_bit_number = 9;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_first_bit_number = 9;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a9 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[9] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[9] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[9] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[9] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|rgb[9]~9_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|rgb_valid~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[9] ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~1 ),
	.combout(\vga_ctrl:vga_ctrl_inst|rgb[9]~9 ));
defparam \vga_ctrl:vga_ctrl_inst|rgb[9]~9_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|rgb[9]~9_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[9]~9_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[9]~9_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|rgb[9]~9_I .lut_mask = "0088";
defparam \vga_ctrl:vga_ctrl_inst|rgb[9]~9_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[10]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_dq[10]~10 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[10] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[10]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[10]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[10]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[10]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[10]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[10]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[10]~10_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[10] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[10]~10 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[10]~10_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[10]~10_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[10]~10_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[10]~10_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[10]~10_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[10]~10_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.portbrewe(vcc),
	.clk0(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[10]~10 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[10] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_first_bit_number = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_first_bit_number = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a10 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[10] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[10] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[10] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|rgb[10]~10_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|rgb_valid~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[10] ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~1 ),
	.combout(\vga_ctrl:vga_ctrl_inst|rgb[10]~10 ));
defparam \vga_ctrl:vga_ctrl_inst|rgb[10]~10_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|rgb[10]~10_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[10]~10_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[10]~10_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|rgb[10]~10_I .lut_mask = "0088";
defparam \vga_ctrl:vga_ctrl_inst|rgb[10]~10_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[11]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_dq[11]~11 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[11] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[11]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[11]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[11]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[11]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[11]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[11]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[11]~11_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[11] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[11]~11 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[11]~11_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[11]~11_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[11]~11_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[11]~11_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[11]~11_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[11]~11_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.portbrewe(vcc),
	.clk0(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[11]~11 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[11] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_first_bit_number = 11;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_first_bit_number = 11;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a11 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[11] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[11] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[11] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[11] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|rgb[11]~11_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|rgb_valid~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[11] ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~1 ),
	.combout(\vga_ctrl:vga_ctrl_inst|rgb[11]~11 ));
defparam \vga_ctrl:vga_ctrl_inst|rgb[11]~11_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|rgb[11]~11_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[11]~11_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[11]~11_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|rgb[11]~11_I .lut_mask = "0088";
defparam \vga_ctrl:vga_ctrl_inst|rgb[11]~11_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[12]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_dq[12]~12 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[12] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[12]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[12]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[12]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[12]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[12]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[12]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[12]~12_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[12] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[12]~12 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[12]~12_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[12]~12_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[12]~12_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[12]~12_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[12]~12_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[12]~12_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.portbrewe(vcc),
	.clk0(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[12]~12 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[12] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_first_bit_number = 12;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_first_bit_number = 12;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a12 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[12] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[12] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[12] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[12] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|rgb[12]~12_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|rgb_valid~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[12] ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~1 ),
	.combout(\vga_ctrl:vga_ctrl_inst|rgb[12]~12 ));
defparam \vga_ctrl:vga_ctrl_inst|rgb[12]~12_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|rgb[12]~12_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[12]~12_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[12]~12_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|rgb[12]~12_I .lut_mask = "0088";
defparam \vga_ctrl:vga_ctrl_inst|rgb[12]~12_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[13]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_dq[13]~13 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[13] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[13]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[13]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[13]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[13]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[13]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[13]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[13]~13_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[13] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[13]~13 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[13]~13_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[13]~13_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[13]~13_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[13]~13_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[13]~13_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[13]~13_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.portbrewe(vcc),
	.clk0(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[13]~13 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[13] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_first_bit_number = 13;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_first_bit_number = 13;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a13 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[13] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[13] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[13] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[13] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|rgb[13]~13_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|rgb_valid~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[13] ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~1 ),
	.combout(\vga_ctrl:vga_ctrl_inst|rgb[13]~13 ));
defparam \vga_ctrl:vga_ctrl_inst|rgb[13]~13_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|rgb[13]~13_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[13]~13_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[13]~13_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|rgb[13]~13_I .lut_mask = "0088";
defparam \vga_ctrl:vga_ctrl_inst|rgb[13]~13_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[14]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_dq[14]~14 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[14] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[14]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[14]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[14]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[14]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[14]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[14]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[14]~14_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[14] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[14]~14 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[14]~14_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[14]~14_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[14]~14_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[14]~14_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[14]~14_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[14]~14_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.portbrewe(vcc),
	.clk0(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[14]~14 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[14] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_first_bit_number = 14;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_first_bit_number = 14;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a14 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[14] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[14] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[14] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[14] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|rgb[14]~14_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|rgb_valid~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[14] ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~1 ),
	.combout(\vga_ctrl:vga_ctrl_inst|rgb[14]~14 ));
defparam \vga_ctrl:vga_ctrl_inst|rgb[14]~14_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|rgb[14]~14_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[14]~14_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[14]~14_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|rgb[14]~14_I .lut_mask = "0088";
defparam \vga_ctrl:vga_ctrl_inst|rgb[14]~14_I .output_mode = "comb_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[15]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.dataa(\sdram_dq[15]~15 ),
	.aclr(rst_n),
	.regout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[15] ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[15]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[15]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[15]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[15]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[15]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[15]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[15]~15_I (
	.dataa(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1 ),
	.datab(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[15] ),
	.combout(\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[15]~15 ));
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[15]~15_I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[15]~15_I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[15]~15_I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[15]~15_I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[15]~15_I .lut_mask = "8888";
defparam \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[15]~15_I .output_mode = "comb_only";

stratix_ram_block \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 (
	.portawe(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.portbrewe(vcc),
	.clk0(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk0 ),
	.clk1(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.ena0(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|valid_wrreq ),
	.ena1(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|stall_pipeline ),
	.portadatain({\sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_sdram_data[15]~15 }),
	.portaaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:wrptr_g|counter13a[0] }),
	.portbaddr({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[9] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[8] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[7] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[6] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[5] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[4] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[3] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[2] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[1] ,
\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|a_graycounter_t26:rdptr_g|counter13a[0] }),
	.portbdataout({\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[15] }));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .operation_mode = "dual_port";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .ram_block_type = "M4K";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .mixed_port_feed_through_mode = "dont_care";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .logical_ram_name = "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ALTSYNCRAM";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .data_interleave_width_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .data_interleave_offset_in_bits = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_address_width = 10;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_data_out_clock = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_first_bit_number = 15;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_a_data_width = 1;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_logical_ram_depth = 1024;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_logical_ram_width = 16;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_data_in_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_address_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_address_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_read_enable_write_enable_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_read_enable_write_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_byte_enable_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_data_out_clock = "clock1";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_data_out_clear = "none";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_first_address = 0;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_last_address = 1023;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_first_bit_number = 15;
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|ram_block17a15 .port_b_data_width = 1;

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|altsyncram_s861:fifo_ram|q_b[15] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15] ),
	.aclr(rst_n),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_wreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]~I .synch_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]~I .lut_mask = "AAAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15]~I .output_mode = "reg_only";

stratix_lcell \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]~I (
	.clk(\clk_gen:clk_gen_inst|altpll:altpll_component|_clk2 ),
	.dataa(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[0]|dffs[15] ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[15] ),
	.datac(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:data_node[0][0]|dffs[15] ),
	.datad(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|safe_q[0] ),
	.aclr(rst_n),
	.sload(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_qve:auto_generated|__ALT_INV__safe_q[1] ),
	.ena(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|valid_rreq ),
	.regout(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15] ));
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]~I .operation_mode = "normal";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]~I .synch_mode = "on";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]~I .register_cascade_mode = "off";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]~I .sum_lutc_input = "datac";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]~I .lut_mask = "CCAA";
defparam \sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15]~I .output_mode = "reg_only";

stratix_lcell \vga_ctrl:vga_ctrl_inst|rgb[15]~15_I (
	.dataa(\vga_ctrl:vga_ctrl_inst|rgb_valid~0 ),
	.datab(\sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo|dcfifo_3fm1:auto_generated|scfifo:output_channel|a_fffifo:subfifo|lpm_ff:output_buffer|dffs[15] ),
	.datad(\vga_ctrl:vga_ctrl_inst|pix_data_req~1 ),
	.combout(\vga_ctrl:vga_ctrl_inst|rgb[15]~15 ));
defparam \vga_ctrl:vga_ctrl_inst|rgb[15]~15_I .operation_mode = "normal";
defparam \vga_ctrl:vga_ctrl_inst|rgb[15]~15_I .synch_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[15]~15_I .register_cascade_mode = "off";
defparam \vga_ctrl:vga_ctrl_inst|rgb[15]~15_I .sum_lutc_input = "datac";
defparam \vga_ctrl:vga_ctrl_inst|rgb[15]~15_I .lut_mask = "0088";
defparam \vga_ctrl:vga_ctrl_inst|rgb[15]~15_I .output_mode = "comb_only";

assign ov5640_rst_n = vcc;

assign ov5640_pwdn = gnd;

assign sccb_scl = \ov5640_top:ov5640_top_inst|i2c_ctrl:i2c_ctrl_inst|Selector21~5 ;

assign sdram_clk = \clk_gen:clk_gen_inst|altpll:altpll_component|_clk1 ;

assign sdram_cke = vcc;

assign sdram_cs_n = gnd;

assign sdram_ras_n = \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector5~2 ;

assign sdram_cas_n = \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6~2 ;

assign sdram_we_n = \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~4 ;

assign sdram_ba[0] = \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector9~1 ;

assign sdram_ba[1] = \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector8~1 ;

assign sdram_addr[0] = \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22~1 ;

assign sdram_addr[1] = \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector21~1 ;

assign sdram_addr[2] = \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector20~1 ;

assign sdram_addr[3] = \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector19~1 ;

assign sdram_addr[4] = \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector18~1 ;

assign sdram_addr[5] = \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector17~1 ;

assign sdram_addr[6] = \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector16~1 ;

assign sdram_addr[7] = \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15~1 ;

assign sdram_addr[8] = \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector14~1 ;

assign sdram_addr[9] = \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector13~1 ;

assign sdram_addr[10] = \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector12~1 ;

assign sdram_addr[11] = \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector11~1 ;

assign sdram_addr[12] = \sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector10~1 ;

assign vga_hs = ~ \vga_ctrl:vga_ctrl_inst|LessThan0~0 ;

assign vga_vs = ~ \vga_ctrl:vga_ctrl_inst|LessThan1~0 ;

assign vga_rgb[0] = \vga_ctrl:vga_ctrl_inst|rgb[0]~0 ;

assign vga_rgb[1] = \vga_ctrl:vga_ctrl_inst|rgb[1]~1 ;

assign vga_rgb[2] = \vga_ctrl:vga_ctrl_inst|rgb[2]~2 ;

assign vga_rgb[3] = \vga_ctrl:vga_ctrl_inst|rgb[3]~3 ;

assign vga_rgb[4] = \vga_ctrl:vga_ctrl_inst|rgb[4]~4 ;

assign vga_rgb[5] = \vga_ctrl:vga_ctrl_inst|rgb[5]~5 ;

assign vga_rgb[6] = \vga_ctrl:vga_ctrl_inst|rgb[6]~6 ;

assign vga_rgb[7] = \vga_ctrl:vga_ctrl_inst|rgb[7]~7 ;

assign vga_rgb[8] = \vga_ctrl:vga_ctrl_inst|rgb[8]~8 ;

assign vga_rgb[9] = \vga_ctrl:vga_ctrl_inst|rgb[9]~9 ;

assign vga_rgb[10] = \vga_ctrl:vga_ctrl_inst|rgb[10]~10 ;

assign vga_rgb[11] = \vga_ctrl:vga_ctrl_inst|rgb[11]~11 ;

assign vga_rgb[12] = \vga_ctrl:vga_ctrl_inst|rgb[12]~12 ;

assign vga_rgb[13] = \vga_ctrl:vga_ctrl_inst|rgb[13]~13 ;

assign vga_rgb[14] = \vga_ctrl:vga_ctrl_inst|rgb[14]~14 ;

assign vga_rgb[15] = \vga_ctrl:vga_ctrl_inst|rgb[15]~15 ;

assign xclk = \clk_gen:clk_gen_inst|altpll:altpll_component|_clk3 ;

endmodule
