static void T_1 F_1 ( void )\r\n{\r\nvoid T_2 * V_1 ;\r\nF_2 ( V_2 ) ;\r\nF_3 ( 1000 ) ;\r\nF_4 ( V_2 ) ;\r\nV_1 = F_5 ( V_3 , V_4 ) ;\r\nF_6 ( 0xf0000 , V_1 + V_5 ) ;\r\nF_6 ( 0x20c00 , V_1 + V_6 ) ;\r\nF_7 ( V_1 ) ;\r\nF_3 ( 900 ) ;\r\nV_7 [ 0 ] . V_8 = V_9 ;\r\nV_7 [ 0 ] . V_10 = V_9 + V_11 - 1 ;\r\nF_8 ( & V_12 ) ;\r\nV_13 [ 0 ] . V_8 = V_14 ;\r\nV_13 [ 0 ] . V_10 = V_14 + V_15 - 1 ;\r\nV_16 . V_17 . V_18 = & V_19 ;\r\nF_8 ( & V_16 ) ;\r\n}\r\nstatic void T_1 F_9 ( void )\r\n{\r\nvoid T_2 * V_1 ;\r\nF_4 ( V_20 ) ;\r\nF_2 ( V_21 ) ;\r\nF_3 ( 1000 ) ;\r\nF_2 ( V_20 ) ;\r\nF_4 ( V_21 ) ;\r\nV_1 = F_5 ( V_22 , V_23 ) ;\r\nF_6 ( 0x3 , V_1 + V_6 ) ;\r\nF_7 ( V_1 ) ;\r\nV_7 [ 0 ] . V_8 = V_24 ;\r\nV_7 [ 0 ] . V_10 = V_24 + V_25 - 1 ;\r\nF_8 ( & V_12 ) ;\r\n}\r\nstatic void T_1 F_10 ( void )\r\n{\r\nF_2 ( V_26 ) ;\r\nF_3 ( 10 ) ;\r\nF_4 ( V_27 ) ;\r\nF_3 ( 10 ) ;\r\nF_4 ( V_28 ) ;\r\nF_3 ( 10 ) ;\r\nV_13 [ 0 ] . V_8 = V_29 ;\r\nV_13 [ 0 ] . V_10 = V_29 + V_30 - 1 ;\r\nV_16 . V_17 . V_18 = & V_31 ;\r\nF_8 ( & V_16 ) ;\r\n}\r\nstatic void T_1 F_11 ( void )\r\n{\r\nF_2 ( V_32 ) ;\r\nF_3 ( 10 ) ;\r\nF_4 ( V_33 ) ;\r\nF_3 ( 10 ) ;\r\nF_4 ( V_34 ) ;\r\nF_3 ( 10 ) ;\r\nV_13 [ 0 ] . V_8 = V_35 ;\r\nV_13 [ 0 ] . V_10 = V_35 + V_36 - 1 ;\r\nV_16 . V_17 . V_18 = & V_31 ;\r\nF_8 ( & V_16 ) ;\r\n}\r\nstatic void T_1 F_12 ( void )\r\n{\r\nF_2 ( V_37 ) ;\r\nF_3 ( 10 ) ;\r\nF_4 ( V_38 ) ;\r\nF_3 ( 10 ) ;\r\nF_4 ( V_39 ) ;\r\nF_3 ( 10 ) ;\r\nV_13 [ 0 ] . V_8 = V_40 ;\r\nV_13 [ 0 ] . V_10 = V_40 + V_41 - 1 ;\r\nV_16 . V_17 . V_18 = & V_31 ;\r\nF_8 ( & V_16 ) ;\r\n}\r\nvoid T_1 F_13 ( void )\r\n{\r\nif ( F_14 () )\r\nF_1 () ;\r\nelse if ( F_15 () )\r\nF_9 () ;\r\nelse if ( F_16 () || F_17 () )\r\nF_10 () ;\r\nelse if ( F_18 () )\r\nF_11 () ;\r\nelse if ( F_19 () )\r\nF_12 () ;\r\nelse\r\nF_20 () ;\r\n}
