Release 10.1.03 - libgen Xilinx EDK 10.1.03
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 

Output Directory (-od)		: E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\
Part (-p)			: virtex2p

Software Specification file	: system.mss
WARNING:MDT - Option "CORE_STATE" in
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\pcores\huffman_encode_testharnes
   s_v1_00_a\data\huffman_encode_testharness_v2_1_0.mpd line 22  is deprecated.
   Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:MDT - IPNAME:proc_sys_reset INSTANCE:reset_block -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 56 - deprecated
   core for architecture 'virtex2p'!

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x40000000-0x4000ffff) LEDs_4Bit	plb->plb2opb->opb
  (0x40020000-0x4002ffff) DIPSWs_4Bit	plb->plb2opb->opb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x7ea00000-0x7ea0ffff) huffman_encode_testharness_0	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1
  (0b0000010000-0b0000010011) ppc405_1	
  (0b0000100000-0b0000100011) ppc405_1	

Check platform address map ...

Computing clock values...

Overriding system level properties ...
INFO:MDT - IPNAME:jtagppc_0 INSTANCE:jtagppc_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\jtagppc_cntlr_v2_01_c\data\
   jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER C_NUM_PPC_USED
   value to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_PLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_PLB_NUM_SLAVES value to
   2
INFO:MDT - IPNAME:plb INSTANCE:plb_v34 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v34_v1_02_a\data\plb_v3
   4_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_PLB_MID_WIDTH value to
   1
INFO:MDT - IPNAME:opb INSTANCE:opb_v20 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v2
   0_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_NUM_MASTERS value to 1
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data
   \plb2opb_bridge_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   C_PLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:plb2opb INSTANCE:plb2opb_bridge -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb2opb_bridge_v1_01_a\data
   \plb2opb_bridge_v2_1_0.mpd line 50 - tool is overriding PARAMETER
   C_PLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\d
   ata\plb_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   c_num_masters value to 2
INFO:MDT - IPNAME:plb_bram_if_cntlr_1 INSTANCE:plb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_bram_if_cntlr_v1_00_b\d
   ata\plb_bram_if_cntlr_v2_1_0.mpd line 49 - tool is overriding PARAMETER
   c_plb_mid_width value to 1
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x20000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH value
   to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to 8

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v34 INSTANCE:plb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 72 - 2 master(s) :
2 slave(s)
IPNAME:opb_v20 INSTANCE:opb -
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mhs line 81 - 1 master(s) :
4 slave(s)

Check port drivers...

Performing Clock DRCs...

WARNING:MDT - standalone -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mss line 5 - deprecated
   os!
WARNING:MDT - standalone -
   E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mss line 13 - deprecated
   os!
WARNING:MDT - E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\system.mss line 26 -
   PARAMETER CORE_CLOCK_FREQ_HZ is deprecated !. .
   To avoid seeing this Warning again, please remove PARAMETER
   CORE_CLOCK_FREQ_HZ.
INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - opb
  - RS232_Uart_1
  - LEDs_4Bit
  - DIPSWs_4Bit
  - huffman_encode_testharness_0
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\Xilinx\10.1\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_0\libsrc\standalone_v1_00_a\
...

Copying files for driver opbarb_v1_02_a from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\opbarb_v1_02_a\src\ to
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_0\libsrc\opbarb_v1_02_a\ ...

Copying files for driver uartlite_v1_13_a from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_13_a\src\ to
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_0\libsrc\uartlite_v1_13_a\
...

Copying files for driver gpio_v2_12_a from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_12_a\src\ to
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_0\libsrc\gpio_v2_12_a\ ...

Copying files for driver huffman_encode_testharness_v1_00_a from
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\drivers\huffman_encode_testharness_
v1_00_a\src\ to
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_0\libsrc\huffman_encode_test
harness_v1_00_a\ ...

Copying files for driver cpu_ppc405_v1_10_b from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_10_b\src\ to
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_0\libsrc\cpu_ppc405_v1_10_b\
...

Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Libraries generated in
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
C:\Xilinx\10.1\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_1\libsrc\standalone_v1_00_a\
...

Copying files for driver cpu_ppc405_v1_10_b from
C:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\cpu_ppc405_v1_10_b\src\ to
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_1\libsrc\cpu_ppc405_v1_10_b\
...

Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Configuring make for target libs using:

make -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Libraries generated in
E:\work\FPGA_PROJECTS\BLOCKS\integer_divider\ppc405_1\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 
