head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.2
	binutils-2_24-branchpoint:1.2
	binutils-2_23_2:1.1.2.2
	binutils-2_23_1:1.1.2.1
	binutils-2_23:1.1.2.1
	binutils-2_23-branch:1.1.0.2
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2013.01.04.14.59.32;	author yufeng;	state Exp;
branches;
next	1.1;

1.1
date	2012.08.13.14.52.46;	author nickc;	state Exp;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2012.08.16.09.21.46;	author nickc;	state Exp;
branches;
next	1.1.2.2;

1.1.2.2
date	2013.02.12.14.37.23;	author yufeng;	state Exp;
branches;
next	;


desc
@@


1.2
log
@opcodes/

2013-01-04  Yufeng Zhang  <yufeng.zhang@@arm.com>

	* aarch64-opc.c (aarch64_print_operand): Change to print
	AARCH64_OPND_IMM_MOV in hexadecimal in the instruction and in decimal
	in comment.
	* aarch64-tbl.h (aarch64_opcode_table): Remove the 'F_PSEUDO' flag
	from the opcode entries of OP_MOV_IMM_LOG, OP_MOV_IMM_WIDEN and
	OP_MOV_IMM_WIDE.

gas/testsuite/

2013-01-04  Yufeng Zhang  <yufeng.zhang@@arm.com>

	* gas/aarch64/int-insns.d: Update.
	* gas/aarch64/mov.d: Update.
	* gas/aarch64/reloc-insn.d: Update.

ld/testsuite/

2013-01-04  Yufeng Zhang  <yufeng.zhang@@arm.com>

	* ld-aarch64/emit-relocs-264.d: Append the '-Mno-aliases' option to
	the objdump directive.
	* ld-aarch64/emit-relocs-266.d: Ditto.
	* ld-aarch64/emit-relocs-268.d: Ditto.
	* ld-aarch64/emit-relocs-269.d: Ditto.
	* ld-aarch64/emit-relocs-270.d: Ditto.
	* ld-aarch64/emit-relocs-271.d: Ditto.
	* ld-aarch64/emit-relocs-272.d: Ditto.
@
text
@#objdump: -dr

.*:     file format .*

Disassembly of section \.text:

0000000000000000 <.*>:
   0:	110003ef 	mov	w15, wsp
   4:	910003ef 	mov	x15, sp
   8:	110000ff 	mov	wsp, w7
   c:	910000ff 	mov	sp, x7
  10:	110003ff 	mov	wsp, wsp
  14:	910003ff 	mov	sp, sp
  18:	aa0f03e7 	mov	x7, x15
  1c:	2a0f03e7 	mov	w7, w15
  20:	52800b01 	mov	w1, #0x58                  	// #88
  24:	12800000 	mov	w0, #0xffffffff            	// #-1
  28:	b2607fe0 	mov	x0, #0xffffffff00000000    	// #-4294967296
  2c:	b2400fff 	mov	sp, #0xf                   	// #15
  30:	32000fff 	mov	wsp, #0xf                   	// #15
  34:	d28001ff 	mov	xzr, #0xf                   	// #15
  38:	528001ff 	mov	wzr, #0xf                   	// #15
  3c:	0e1c3de7 	mov	w7, v15\.s\[3\]
  40:	4e183fef 	mov	x15, v31\.d\[1\]
  44:	d2801fe0 	mov	x0, #0xff                  	// #255
  48:	320de400 	orr	w0, w0, #0x99999999
@


1.1
log
@Add support for 64-bit ARM architecture: AArch64
@
text
@d16 7
a22 7
  20:	52800b01 	movz	w1, #0x58
  24:	12800000 	movn	w0, #0x0
  28:	b2607fe0 	orr	x0, xzr, #0xffffffff00000000
  2c:	b2400fff 	orr	sp, xzr, #0xf
  30:	32000fff 	orr	wsp, wzr, #0xf
  34:	d28001ff 	movz	xzr, #0xf
  38:	528001ff 	movz	wzr, #0xf
d25 1
a25 1
  44:	d2801fe0 	movz	x0, #0xff
@


1.1.2.1
log
@Add support for 64-bit ARM architecture: aarch64
@
text
@@


1.1.2.2
log
@Fix the disassembler to display MOVZ and MOVN as MOV.

opcodes/

	* aarch64-opc.c (aarch64_print_operand): Change to print
	AARCH64_OPND_IMM_MOV in hexadecimal in the instruction and in decimal
	in comment.
	* aarch64-tbl.h (aarch64_opcode_table): Remove the 'F_PSEUDO' flag
	from the opcode entries of OP_MOV_IMM_LOG, OP_MOV_IMM_WIDEN and
	OP_MOV_IMM_WIDE.

gas/testsuite/

	* gas/aarch64/int-insns.d: Update.
	* gas/aarch64/mov.d: Update.
	* gas/aarch64/reloc-insn.d: Update.

ld/testsuite/

	* ld-aarch64/emit-relocs-264.d: Append the '-Mno-aliases' option to
	the objdump directive.
	* ld-aarch64/emit-relocs-266.d: Ditto.
	* ld-aarch64/emit-relocs-268.d: Ditto.
	* ld-aarch64/emit-relocs-269.d: Ditto.
	* ld-aarch64/emit-relocs-270.d: Ditto.
	* ld-aarch64/emit-relocs-271.d: Ditto.
	* ld-aarch64/emit-relocs-272.d: Ditto.
@
text
@d16 7
a22 7
  20:	52800b01 	mov	w1, #0x58                  	// #88
  24:	12800000 	mov	w0, #0xffffffff            	// #-1
  28:	b2607fe0 	mov	x0, #0xffffffff00000000    	// #-4294967296
  2c:	b2400fff 	mov	sp, #0xf                   	// #15
  30:	32000fff 	mov	wsp, #0xf                   	// #15
  34:	d28001ff 	mov	xzr, #0xf                   	// #15
  38:	528001ff 	mov	wzr, #0xf                   	// #15
d25 1
a25 1
  44:	d2801fe0 	mov	x0, #0xff                  	// #255
@


