<profile>

<section name = "Vitis HLS Report for 'load_dense_accoding_A'" level="0">
<item name = "Date">Mon Sep 15 18:59:10 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">spmm_prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1_fu_399">load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1, 18, 18, 72.000 ns, 72.000 ns, 18, 18, no</column>
<column name="grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3_fu_437">load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4_fu_443">load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_53_2">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 245, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 6, 629, 675, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 582, -</column>
<column name="Register">-, -, 448, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1_fu_399">load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1, 0, 0, 7, 63, 0</column>
<column name="grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3_fu_437">load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3, 0, 0, 35, 109, 0</column>
<column name="grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4_fu_443">load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4, 0, 0, 257, 210, 0</column>
<column name="mul_32ns_31ns_62_2_1_U95">mul_32ns_31ns_62_2_1, 0, 3, 165, 49, 0</column>
<column name="mul_32s_32s_32_2_1_U96">mul_32s_32s_32_2_1, 0, 3, 165, 49, 0</column>
<column name="mux_164_31_1_1_U92">mux_164_31_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_164_32_1_1_U93">mux_164_32_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_164_32_1_1_U94">mux_164_32_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln64_fu_724_p2">+, 0, 0, 71, 64, 64</column>
<column name="i_4_fu_761_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state19_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="cmp285_fu_484_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="cmp_i_fu_638_p2">icmp, 0, 0, 19, 31, 31</column>
<column name="icmp_ln53_fu_604_p2">icmp, 0, 0, 18, 28, 1</column>
<column name="icmp_ln56_fu_632_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln63_fu_703_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="empty_39_fu_578_p3">select, 0, 0, 31, 1, 31</column>
<column name="map_buf_3_load_cast_cast_fu_502_p3">select, 0, 0, 2, 1, 2</column>
<column name="map_buf_7_load_cast_cast_fu_526_p3">select, 0, 0, 3, 1, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">97, 20, 1, 20</column>
<column name="ap_sig_allocacmp_i_1_load">9, 2, 32, 64</column>
<column name="gmem1_blk_n_AR">9, 2, 1, 2</column>
<column name="grp_load_fu_469_p1">14, 3, 32, 96</column>
<column name="i_1_fu_174">14, 3, 32, 96</column>
<column name="m_axi_gmem1_ARADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem1_ARBURST">9, 2, 2, 4</column>
<column name="m_axi_gmem1_ARCACHE">9, 2, 4, 8</column>
<column name="m_axi_gmem1_ARID">9, 2, 1, 2</column>
<column name="m_axi_gmem1_ARLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem1_ARLOCK">9, 2, 2, 4</column>
<column name="m_axi_gmem1_ARPROT">9, 2, 3, 6</column>
<column name="m_axi_gmem1_ARQOS">9, 2, 4, 8</column>
<column name="m_axi_gmem1_ARREGION">9, 2, 4, 8</column>
<column name="m_axi_gmem1_ARSIZE">9, 2, 3, 6</column>
<column name="m_axi_gmem1_ARUSER">9, 2, 1, 2</column>
<column name="m_axi_gmem1_ARVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem1_RREADY">9, 2, 1, 2</column>
<column name="map_buf_0_loc_2_fu_178">9, 2, 32, 64</column>
<column name="map_buf_0_o">14, 3, 32, 96</column>
<column name="map_buf_0_o_ap_vld">14, 3, 1, 3</column>
<column name="map_buf_10_o">9, 2, 4, 8</column>
<column name="map_buf_10_o_ap_vld">9, 2, 1, 2</column>
<column name="map_buf_11_o">9, 2, 4, 8</column>
<column name="map_buf_11_o_ap_vld">9, 2, 1, 2</column>
<column name="map_buf_12_o">9, 2, 3, 6</column>
<column name="map_buf_12_o_ap_vld">9, 2, 1, 2</column>
<column name="map_buf_13_o">9, 2, 3, 6</column>
<column name="map_buf_13_o_ap_vld">9, 2, 1, 2</column>
<column name="map_buf_14_o">9, 2, 2, 4</column>
<column name="map_buf_14_o_ap_vld">9, 2, 1, 2</column>
<column name="map_buf_15_o">9, 2, 4, 8</column>
<column name="map_buf_15_o_ap_vld">9, 2, 1, 2</column>
<column name="map_buf_1_o">9, 2, 1, 2</column>
<column name="map_buf_1_o_ap_vld">9, 2, 1, 2</column>
<column name="map_buf_2_o">9, 2, 2, 4</column>
<column name="map_buf_2_o_ap_vld">9, 2, 1, 2</column>
<column name="map_buf_3_o">9, 2, 1, 2</column>
<column name="map_buf_3_o_ap_vld">9, 2, 1, 2</column>
<column name="map_buf_4_o">9, 2, 3, 6</column>
<column name="map_buf_4_o_ap_vld">9, 2, 1, 2</column>
<column name="map_buf_5_o">9, 2, 3, 6</column>
<column name="map_buf_5_o_ap_vld">9, 2, 1, 2</column>
<column name="map_buf_6_o">9, 2, 2, 4</column>
<column name="map_buf_6_o_ap_vld">9, 2, 1, 2</column>
<column name="map_buf_7_o">9, 2, 1, 2</column>
<column name="map_buf_7_o_ap_vld">9, 2, 1, 2</column>
<column name="map_buf_8_o">9, 2, 4, 8</column>
<column name="map_buf_8_o_ap_vld">9, 2, 1, 2</column>
<column name="map_buf_9_o">9, 2, 4, 8</column>
<column name="map_buf_9_o_ap_vld">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">19, 0, 19, 0</column>
<column name="cmp_i_reg_1001">1, 0, 1, 0</column>
<column name="grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1_fu_399_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3_fu_437_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4_fu_443_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_fu_174">32, 0, 32, 0</column>
<column name="i_1_load_reg_1010">32, 0, 32, 0</column>
<column name="icmp_ln56_reg_997">1, 0, 1, 0</column>
<column name="icmp_ln63_reg_1016">1, 0, 1, 0</column>
<column name="map_buf_0_loc_2_fu_178">32, 0, 32, 0</column>
<column name="map_buf_0_read_reg_786">32, 0, 32, 0</column>
<column name="map_buf_10_load_cast_reg_942">4, 0, 32, 28</column>
<column name="map_buf_11_load_cast_reg_948">4, 0, 32, 28</column>
<column name="map_buf_12_load_cast_cast_cast_reg_954">4, 0, 32, 28</column>
<column name="map_buf_13_load_cast_cast_cast_reg_960">4, 0, 32, 28</column>
<column name="map_buf_14_load_cast_cast_cast_reg_966">4, 0, 32, 28</column>
<column name="map_buf_1_load_cast_reg_888">1, 0, 32, 31</column>
<column name="map_buf_2_load_cast_reg_894">2, 0, 32, 30</column>
<column name="map_buf_3_load_cast_cast_reg_900">2, 0, 32, 30</column>
<column name="map_buf_4_load_cast_reg_906">3, 0, 32, 29</column>
<column name="map_buf_5_load_cast_reg_912">3, 0, 32, 29</column>
<column name="map_buf_6_load_cast_cast_reg_918">3, 0, 32, 29</column>
<column name="map_buf_7_load_cast_cast_reg_924">3, 0, 32, 29</column>
<column name="map_buf_8_load_cast_reg_930">4, 0, 32, 28</column>
<column name="map_buf_9_load_cast_reg_936">4, 0, 32, 28</column>
<column name="mul_ln64_reg_1025">62, 0, 62, 0</column>
<column name="targetBlock_reg_1006">1, 0, 1, 0</column>
<column name="trunc_ln53_reg_983">4, 0, 4, 0</column>
<column name="trunc_ln64_reg_1041">20, 0, 20, 0</column>
<column name="trunc_ln66_reg_1046">3, 0, 3, 0</column>
<column name="trunc_ln7_reg_1030">62, 0, 62, 0</column>
<column name="x_col_V_reg_992">31, 0, 31, 0</column>
<column name="zext_ln53_1_reg_978">31, 0, 32, 1</column>
<column name="zext_ln53_reg_972">4, 0, 32, 28</column>
<column name="zext_ln64_reg_883">32, 0, 62, 30</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_dense_accoding_A, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_dense_accoding_A, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_dense_accoding_A, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_dense_accoding_A, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_dense_accoding_A, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_dense_accoding_A, return value</column>
<column name="p_read">in, 31, ap_none, p_read, scalar</column>
<column name="p_read1">in, 31, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 31, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 31, ap_none, p_read3, scalar</column>
<column name="p_read4">in, 31, ap_none, p_read4, scalar</column>
<column name="p_read5">in, 31, ap_none, p_read5, scalar</column>
<column name="p_read6">in, 31, ap_none, p_read6, scalar</column>
<column name="p_read7">in, 31, ap_none, p_read7, scalar</column>
<column name="p_read8">in, 31, ap_none, p_read8, scalar</column>
<column name="p_read9">in, 31, ap_none, p_read9, scalar</column>
<column name="p_read10">in, 31, ap_none, p_read10, scalar</column>
<column name="p_read11">in, 31, ap_none, p_read11, scalar</column>
<column name="p_read12">in, 31, ap_none, p_read12, scalar</column>
<column name="p_read13">in, 31, ap_none, p_read13, scalar</column>
<column name="p_read14">in, 31, ap_none, p_read14, scalar</column>
<column name="p_read15">in, 31, ap_none, p_read15, scalar</column>
<column name="dense_ptr_0_address1">out, 17, ap_memory, dense_ptr_0, array</column>
<column name="dense_ptr_0_ce1">out, 1, ap_memory, dense_ptr_0, array</column>
<column name="dense_ptr_0_we1">out, 1, ap_memory, dense_ptr_0, array</column>
<column name="dense_ptr_0_d1">out, 32, ap_memory, dense_ptr_0, array</column>
<column name="dense_ptr_1_address1">out, 17, ap_memory, dense_ptr_1, array</column>
<column name="dense_ptr_1_ce1">out, 1, ap_memory, dense_ptr_1, array</column>
<column name="dense_ptr_1_we1">out, 1, ap_memory, dense_ptr_1, array</column>
<column name="dense_ptr_1_d1">out, 32, ap_memory, dense_ptr_1, array</column>
<column name="dense_ptr_2_address1">out, 17, ap_memory, dense_ptr_2, array</column>
<column name="dense_ptr_2_ce1">out, 1, ap_memory, dense_ptr_2, array</column>
<column name="dense_ptr_2_we1">out, 1, ap_memory, dense_ptr_2, array</column>
<column name="dense_ptr_2_d1">out, 32, ap_memory, dense_ptr_2, array</column>
<column name="dense_ptr_3_address1">out, 17, ap_memory, dense_ptr_3, array</column>
<column name="dense_ptr_3_ce1">out, 1, ap_memory, dense_ptr_3, array</column>
<column name="dense_ptr_3_we1">out, 1, ap_memory, dense_ptr_3, array</column>
<column name="dense_ptr_3_d1">out, 32, ap_memory, dense_ptr_3, array</column>
<column name="dense_ptr_4_address1">out, 17, ap_memory, dense_ptr_4, array</column>
<column name="dense_ptr_4_ce1">out, 1, ap_memory, dense_ptr_4, array</column>
<column name="dense_ptr_4_we1">out, 1, ap_memory, dense_ptr_4, array</column>
<column name="dense_ptr_4_d1">out, 32, ap_memory, dense_ptr_4, array</column>
<column name="dense_ptr_5_address1">out, 17, ap_memory, dense_ptr_5, array</column>
<column name="dense_ptr_5_ce1">out, 1, ap_memory, dense_ptr_5, array</column>
<column name="dense_ptr_5_we1">out, 1, ap_memory, dense_ptr_5, array</column>
<column name="dense_ptr_5_d1">out, 32, ap_memory, dense_ptr_5, array</column>
<column name="dense_ptr_6_address1">out, 17, ap_memory, dense_ptr_6, array</column>
<column name="dense_ptr_6_ce1">out, 1, ap_memory, dense_ptr_6, array</column>
<column name="dense_ptr_6_we1">out, 1, ap_memory, dense_ptr_6, array</column>
<column name="dense_ptr_6_d1">out, 32, ap_memory, dense_ptr_6, array</column>
<column name="dense_ptr_7_address1">out, 17, ap_memory, dense_ptr_7, array</column>
<column name="dense_ptr_7_ce1">out, 1, ap_memory, dense_ptr_7, array</column>
<column name="dense_ptr_7_we1">out, 1, ap_memory, dense_ptr_7, array</column>
<column name="dense_ptr_7_d1">out, 32, ap_memory, dense_ptr_7, array</column>
<column name="map_buf_0_i">in, 32, ap_ovld, map_buf_0, pointer</column>
<column name="map_buf_0_o">out, 32, ap_ovld, map_buf_0, pointer</column>
<column name="map_buf_0_o_ap_vld">out, 1, ap_ovld, map_buf_0, pointer</column>
<column name="map_buf_1_i">in, 1, ap_ovld, map_buf_1, pointer</column>
<column name="map_buf_1_o">out, 1, ap_ovld, map_buf_1, pointer</column>
<column name="map_buf_1_o_ap_vld">out, 1, ap_ovld, map_buf_1, pointer</column>
<column name="map_buf_2_i">in, 2, ap_ovld, map_buf_2, pointer</column>
<column name="map_buf_2_o">out, 2, ap_ovld, map_buf_2, pointer</column>
<column name="map_buf_2_o_ap_vld">out, 1, ap_ovld, map_buf_2, pointer</column>
<column name="map_buf_3_i">in, 1, ap_ovld, map_buf_3, pointer</column>
<column name="map_buf_3_o">out, 1, ap_ovld, map_buf_3, pointer</column>
<column name="map_buf_3_o_ap_vld">out, 1, ap_ovld, map_buf_3, pointer</column>
<column name="map_buf_4_i">in, 3, ap_ovld, map_buf_4, pointer</column>
<column name="map_buf_4_o">out, 3, ap_ovld, map_buf_4, pointer</column>
<column name="map_buf_4_o_ap_vld">out, 1, ap_ovld, map_buf_4, pointer</column>
<column name="map_buf_5_i">in, 3, ap_ovld, map_buf_5, pointer</column>
<column name="map_buf_5_o">out, 3, ap_ovld, map_buf_5, pointer</column>
<column name="map_buf_5_o_ap_vld">out, 1, ap_ovld, map_buf_5, pointer</column>
<column name="map_buf_6_i">in, 2, ap_ovld, map_buf_6, pointer</column>
<column name="map_buf_6_o">out, 2, ap_ovld, map_buf_6, pointer</column>
<column name="map_buf_6_o_ap_vld">out, 1, ap_ovld, map_buf_6, pointer</column>
<column name="map_buf_7_i">in, 1, ap_ovld, map_buf_7, pointer</column>
<column name="map_buf_7_o">out, 1, ap_ovld, map_buf_7, pointer</column>
<column name="map_buf_7_o_ap_vld">out, 1, ap_ovld, map_buf_7, pointer</column>
<column name="map_buf_8_i">in, 4, ap_ovld, map_buf_8, pointer</column>
<column name="map_buf_8_o">out, 4, ap_ovld, map_buf_8, pointer</column>
<column name="map_buf_8_o_ap_vld">out, 1, ap_ovld, map_buf_8, pointer</column>
<column name="map_buf_9_i">in, 4, ap_ovld, map_buf_9, pointer</column>
<column name="map_buf_9_o">out, 4, ap_ovld, map_buf_9, pointer</column>
<column name="map_buf_9_o_ap_vld">out, 1, ap_ovld, map_buf_9, pointer</column>
<column name="map_buf_10_i">in, 4, ap_ovld, map_buf_10, pointer</column>
<column name="map_buf_10_o">out, 4, ap_ovld, map_buf_10, pointer</column>
<column name="map_buf_10_o_ap_vld">out, 1, ap_ovld, map_buf_10, pointer</column>
<column name="map_buf_11_i">in, 4, ap_ovld, map_buf_11, pointer</column>
<column name="map_buf_11_o">out, 4, ap_ovld, map_buf_11, pointer</column>
<column name="map_buf_11_o_ap_vld">out, 1, ap_ovld, map_buf_11, pointer</column>
<column name="map_buf_12_i">in, 3, ap_ovld, map_buf_12, pointer</column>
<column name="map_buf_12_o">out, 3, ap_ovld, map_buf_12, pointer</column>
<column name="map_buf_12_o_ap_vld">out, 1, ap_ovld, map_buf_12, pointer</column>
<column name="map_buf_13_i">in, 3, ap_ovld, map_buf_13, pointer</column>
<column name="map_buf_13_o">out, 3, ap_ovld, map_buf_13, pointer</column>
<column name="map_buf_13_o_ap_vld">out, 1, ap_ovld, map_buf_13, pointer</column>
<column name="map_buf_14_i">in, 2, ap_ovld, map_buf_14, pointer</column>
<column name="map_buf_14_o">out, 2, ap_ovld, map_buf_14, pointer</column>
<column name="map_buf_14_o_ap_vld">out, 1, ap_ovld, map_buf_14, pointer</column>
<column name="map_buf_15_i">in, 4, ap_ovld, map_buf_15, pointer</column>
<column name="map_buf_15_o">out, 4, ap_ovld, map_buf_15, pointer</column>
<column name="map_buf_15_o_ap_vld">out, 1, ap_ovld, map_buf_15, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RFIFONUM">in, 9, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="B">in, 64, ap_none, B, scalar</column>
<column name="K">in, 32, ap_none, K, scalar</column>
</table>
</item>
</section>
</profile>
