m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dU:/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src
Ealu32
Z0 w1605191011
Z1 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src
Z5 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ALU32.vhd
Z6 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ALU32.vhd
l0
L14
VgDc_oJkSOf:3b;3PL^cHR0
!s100 oW^2cYN8MY<0M5>Tfh1U10
Z7 OP;C;10.4a;61
32
Z8 !s110 1606104962
!i10b 1
Z9 !s108 1606104962.000000
Z10 !s90 -reportprogress|300|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ALU32.vhd|
Z11 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ALU32.vhd|
!i113 1
Z12 o-work work -O0
Z13 tExplicit 1
Astructure
R1
R2
R3
DEx4 work 5 alu32 0 22 gDc_oJkSOf:3b;3PL^cHR0
l61
L27
VGL]0E79Qk>FN^TSYR6kPP3
!s100 cc^zU?hS`8IeQ[BQNh@YY1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eandg
R0
R2
R3
R4
Z14 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg.vhd
Z15 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg.vhd
l0
L15
VgWF@;SZ_T80PT72BUQNno1
!s100 8F`Iz2kGnLJBKjWCAaFna3
R7
32
R8
!i10b 1
R9
Z16 !s90 -reportprogress|300|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg.vhd|
Z17 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
DEx4 work 4 andg 0 22 gWF@;SZ_T80PT72BUQNno1
l23
L21
VHF03DbJm?gF<F6oUO80151
!s100 :bRS]@l0GWk5=<6Po`F1f0
R7
32
R8
!i10b 1
R9
R16
R17
!i113 1
R12
R13
Eandg2
R0
R2
R3
R4
Z18 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg2.vhd
Z19 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg2.vhd
l0
L23
VkENG^`gSRYSE_]a5lVP[<3
!s100 YT?bGzEmcFo:DlnoC^B4_0
R7
32
Z20 !s110 1606104963
!i10b 1
R9
Z21 !s90 -reportprogress|300|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg2.vhd|
Z22 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/andg2.vhd|
!i113 1
R12
R13
Adataflow
R2
R3
DEx4 work 5 andg2 0 22 kENG^`gSRYSE_]a5lVP[<3
l32
L31
VeESY::K5feQNg=:fY:4?62
!s100 I`@Z@UBObS]<7m8bPgKUS1
R7
32
R20
!i10b 1
R9
R21
R22
!i113 1
R12
R13
Ebarrelshifter
R0
Z23 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R2
R3
R4
Z24 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd
Z25 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd
l0
L5
VZAWJHNm<5^hVLbX>hzVYY3
!s100 Z_UhO`R7>Rkbb>=64nK`]1
R7
32
R20
!i10b 1
Z26 !s108 1606104963.000000
Z27 !s90 -reportprogress|300|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd|
Z28 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BarrelShifter.vhd|
!i113 1
R12
R13
Astructural
R23
R2
R3
DEx4 work 13 barrelshifter 0 22 ZAWJHNm<5^hVLbX>hzVYY3
l35
L16
Vn:l=40O;WXTRS4a?VG]]C0
!s100 _0Jf@7I@?[_>0L?2VGi622
R7
32
R20
!i10b 1
R26
R27
R28
!i113 1
R12
R13
Ebranchlogic
R0
R1
R2
R3
R4
Z29 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BranchLogic.vhd
Z30 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BranchLogic.vhd
l0
L8
Ve[AGD=Y`Kc=MObBFcb9m82
!s100 3o=h4o^jVBN9J9ZKMFj@R1
R7
32
R20
!i10b 1
R26
Z31 !s90 -reportprogress|300|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BranchLogic.vhd|
Z32 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/BranchLogic.vhd|
!i113 1
R12
R13
Abehavioural
R1
R2
R3
DEx4 work 11 branchlogic 0 22 e[AGD=Y`Kc=MObBFcb9m82
l25
L18
VcCk5SF^K?=5O:CENFDd8h0
!s100 :mBEMg^;8k2lfPAY?5?zL2
R7
32
R20
!i10b 1
R26
R31
R32
!i113 1
R12
R13
Eclm
R0
R1
R2
R3
R4
Z33 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd
Z34 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd
l0
L5
VFBW_n<9jl7iAZcZ@5h5HH1
!s100 `GgIz@h[>IPon89eDUb263
R7
32
R20
!i10b 1
R26
Z35 !s90 -reportprogress|300|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd|
Z36 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/CLM.vhd|
!i113 1
R12
R13
Adataflow
R1
R2
R3
DEx4 work 3 clm 0 22 FBW_n<9jl7iAZcZ@5h5HH1
l28
L24
VBBJcUzXX@^z1o<7T:;zGQ2
!s100 QC2gjf1]?DWQTN:2d3]AT0
R7
32
R20
!i10b 1
R26
R35
R36
!i113 1
R12
R13
Edecoder_5_32
R0
R23
R2
R3
R4
Z37 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/decoder_5_32.vhd
Z38 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/decoder_5_32.vhd
l0
L5
VA3j`zT<SQ`h:l<KgVmQP61
!s100 Yn]gjXSKE[OXG6Ta<=OZa3
R7
32
R20
!i10b 1
R26
Z39 !s90 -reportprogress|300|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/decoder_5_32.vhd|
Z40 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/decoder_5_32.vhd|
!i113 1
R12
R13
Amixed
R23
R2
R3
DEx4 work 12 decoder_5_32 0 22 A3j`zT<SQ`h:l<KgVmQP61
l13
L11
V31W4c35MB<OH2VXa;Q7P22
!s100 R0[Xje^emzjfH9g0U6d5M3
R7
32
R20
!i10b 1
R26
R39
R40
!i113 1
R12
R13
Edff
R0
R2
R3
R4
Z41 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/dff.vhd
Z42 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/dff.vhd
l0
L21
VbWh5d04YSYd9EzFG@1T4X0
!s100 mT_OLTf8f1nD0BMVi`22Q3
R7
32
R20
!i10b 1
R26
Z43 !s90 -reportprogress|300|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/dff.vhd|
Z44 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/dff.vhd|
!i113 1
R12
R13
Amixed
R2
R3
DEx4 work 3 dff 0 22 bWh5d04YSYd9EzFG@1T4X0
l35
L31
V59fak4n7Nk0WI8]k8Wd_03
!s100 j3C[YCFRW8M@3<JaVm8?<1
R7
32
R20
!i10b 1
R26
R43
R44
!i113 1
R12
R13
Eex_mem
Z45 w1606065125
R2
R3
R4
Z46 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ex_mem.vhd
Z47 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ex_mem.vhd
l0
L6
Ve:CI8LBGIFbj^1^6dIhPR2
!s100 RZfH0Q2E]NRz@]Rh62CSn2
R7
32
Z48 !s110 1606104964
!i10b 1
R26
Z49 !s90 -reportprogress|300|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ex_mem.vhd|
Z50 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/ex_mem.vhd|
!i113 1
R12
R13
Astructure
R2
R3
DEx4 work 6 ex_mem 0 22 e:CI8LBGIFbj^1^6dIhPR2
l54
L31
VdZf2AjgF1A9BO5Yd4n_U52
!s100 PkT8eVF7G`eOJD=czcX4[3
R7
32
R48
!i10b 1
R26
R49
R50
!i113 1
R12
R13
Eextender
R0
R23
R2
R3
R4
Z51 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/extender.vhd
Z52 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/extender.vhd
l0
L7
VUm<I1A^5]hIHIeY=fbaFC0
!s100 TU02``HMZYhhmdl]4;65?0
R7
32
R48
!i10b 1
Z53 !s108 1606104964.000000
Z54 !s90 -reportprogress|300|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/extender.vhd|
Z55 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/extender.vhd|
!i113 1
R12
R13
Abehavioural
R23
R2
R3
DEx4 work 8 extender 0 22 Um<I1A^5]hIHIeY=fbaFC0
l17
L16
VFS8>g5N9DNYz2SWGaW^8M3
!s100 lR=;^mK4YUzY9M^mDcJo<0
R7
32
R48
!i10b 1
R53
R54
R55
!i113 1
R12
R13
Efa_struct
R0
R2
R3
R4
Z56 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/FA_struct.vhd
Z57 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/FA_struct.vhd
l0
L4
V5C<E>@h[dCd>godSC^IU31
!s100 gYUQ721zEEjl]jijXJ_oz2
R7
32
R48
!i10b 1
R53
Z58 !s90 -reportprogress|300|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/FA_struct.vhd|
Z59 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/FA_struct.vhd|
!i113 1
R12
R13
Astructure
R2
R3
DEx4 work 9 fa_struct 0 22 5C<E>@h[dCd>godSC^IU31
l38
L12
V@@=1O7F42kXL?;GzBnYfj0
!s100 [Uf>HjICR@4GC3nj5dWnP3
R7
32
R48
!i10b 1
R53
R58
R59
!i113 1
R12
R13
Eid_ex
Z60 w1606065092
R2
R3
R4
Z61 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/id_ex.vhd
Z62 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/id_ex.vhd
l0
L6
VX2ScSP_;JYN34d3NDJk3?1
!s100 HZ07^nONEz]A>I?zXFa1B2
R7
32
R48
!i10b 1
R53
Z63 !s90 -reportprogress|300|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/id_ex.vhd|
Z64 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/id_ex.vhd|
!i113 1
R12
R13
Astructure
R2
R3
DEx4 work 5 id_ex 0 22 X2ScSP_;JYN34d3NDJk3?1
l82
L40
VIczl:i81R]zgTE4Ai4bOQ0
!s100 f@_1n@7PF<D;Y<JEFHN>33
R7
32
R48
!i10b 1
R53
R63
R64
!i113 1
R12
R13
Eif_id
Z65 w1606064212
R2
R3
R4
Z66 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/if_id.vhd
Z67 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/if_id.vhd
l0
L6
V8X@8;RF70`3oC`o8L5MMg2
!s100 ?fZjZeEXCLB?25?80DACW1
R7
32
R48
!i10b 1
R53
Z68 !s90 -reportprogress|300|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/if_id.vhd|
Z69 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/if_id.vhd|
!i113 1
R12
R13
Astructure
R2
R3
DEx4 work 5 if_id 0 22 8X@8;RF70`3oC`o8L5MMg2
l44
L20
VOlEV`jAf[jY2k21z7ooN_2
!s100 C9nSSK0MgM7lkhi4GC7K?2
R7
32
R48
!i10b 1
R53
R68
R69
!i113 1
R12
R13
Einvg
R0
R2
R3
R4
Z70 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/invg.vhd
Z71 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/invg.vhd
l0
L23
V1_]Wn`]5f;JVHKiD9[c>i1
!s100 _XK?_^5z0Rm1<k12?;5R?2
R7
32
Z72 !s110 1606104965
!i10b 1
Z73 !s108 1606104965.000000
Z74 !s90 -reportprogress|300|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/invg.vhd|
Z75 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/invg.vhd|
!i113 1
R12
R13
Adataflow
R2
R3
DEx4 work 4 invg 0 22 1_]Wn`]5f;JVHKiD9[c>i1
l31
L30
V8B]MHoUcDFKI2<coS@dii1
!s100 bk7I76o8e1LURdoZEQb8H0
R7
32
R72
!i10b 1
R73
R74
R75
!i113 1
R12
R13
Emem
R0
R23
R2
R3
R4
Z76 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem.vhd
Z77 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem.vhd
l0
L8
VPW3iN7DIE3zQ4o9`E]VcP2
!s100 fRlcaiTJZJ1H;nZh;8=LI3
R7
32
R72
!i10b 1
R73
Z78 !s90 -reportprogress|300|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem.vhd|
Z79 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem.vhd|
!i113 1
R12
R13
Artl
R23
R2
R3
DEx4 work 3 mem 0 22 PW3iN7DIE3zQ4o9`E]VcP2
l37
L27
V>Vg6hJ<Z_[483KaOia<>C3
!s100 OI8_3><BhDkT3l3n8`OXd3
R7
32
R72
!i10b 1
R73
R78
R79
!i113 1
R12
R13
Emem_wb
Z80 w1606065698
R2
R3
R4
Z81 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem_wb.vhd
Z82 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem_wb.vhd
l0
L6
Vm9m[S7_zajU8JbSVjTeBA3
!s100 <J=;VOLZmGYzo9]_bHSE]2
R7
32
Z83 !s110 1606105426
!i10b 1
Z84 !s108 1606105426.000000
Z85 !s90 -reportprogress|300|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem_wb.vhd|
Z86 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mem_wb.vhd|
!i113 1
R12
R13
Astructure
R2
R3
DEx4 work 6 mem_wb 0 22 m9m[S7_zajU8JbSVjTeBA3
l52
L29
VAL73l9dB_Gk8S@dGTjSnb1
!s100 g];oRFKzXCbV4GAW=@^2M0
R7
32
R83
!i10b 1
R84
R85
R86
!i113 1
R12
R13
Emips_alu
R0
R23
R2
R3
R4
Z87 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_ALU.vhd
Z88 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_ALU.vhd
l0
L5
V=`<WQ3S1D_nDQL[]aB@z23
!s100 d]WK_F6aX_j8b8lZNz6MH1
R7
32
R72
!i10b 1
R73
Z89 !s90 -reportprogress|300|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_ALU.vhd|
Z90 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_ALU.vhd|
!i113 1
R12
R13
Abehaviour
R23
R2
R3
DEx4 work 8 mips_alu 0 22 =`<WQ3S1D_nDQL[]aB@z23
l51
L17
VQ4OiYC_7]dFBh953G[bin1
!s100 2LPcdBHLn9lnNn_dg1<H=0
R7
32
R72
!i10b 1
R73
R89
R90
!i113 1
R12
R13
Emips_processor
Z91 w1606105609
R2
R3
R4
Z92 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd
Z93 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd
l0
L20
V[FYeR7]d?16TkzZnD`ecG2
!s100 ^i1^b5_W1>L_al]g]Ha6H1
R7
32
Z94 !s110 1606105620
!i10b 1
Z95 !s108 1606105620.000000
Z96 !s90 -reportprogress|300|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd|
Z97 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MIPS_Processor.vhd|
!i113 1
R12
R13
Astructure
R2
R3
Z98 DEx4 work 14 mips_processor 0 22 [FYeR7]d?16TkzZnD`ecG2
l342
L32
V9=61=Bc7RbkL<oMNU9ci83
!s100 aYJm`k0EzlFa^QVQWM`8c1
R7
32
R94
!i10b 1
R95
R96
R97
!i113 1
R12
R13
Emux21_structn
R0
R2
R3
R4
Z99 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MUX21_structN.vhd
Z100 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MUX21_structN.vhd
l0
L4
VEj`d<=c:P02k`k;:RUQfe1
!s100 6Ph7GWNW^AoVd6M?_Td530
R7
32
Z101 !s110 1606104966
!i10b 1
Z102 !s108 1606104966.000000
Z103 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MUX21_structN.vhd|
Z104 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/MUX21_structN.vhd|
!i113 1
R12
R13
Astructure
R2
R3
DEx4 work 13 mux21_structn 0 22 Ej`d<=c:P02k`k;:RUQfe1
l35
L11
V<S5R15MQ=cXb:7e;^U:ZY0
!s100 RcQNZT^z<DKYB8Z<KJFkO3
R7
32
R101
!i10b 1
R102
R103
R104
!i113 1
R12
R13
Emux32to1
R0
R23
R2
R3
R4
Z105 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux32to1.vhd
Z106 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux32to1.vhd
l0
L6
V8jJZL645O>8I60M@i_EKZ1
!s100 BhUiOVoOS[eOoXE3Qn_le1
R7
32
Z107 !s110 1606104967
!i10b 1
R102
Z108 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux32to1.vhd|
Z109 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux32to1.vhd|
!i113 1
R12
R13
Amixed
R23
R2
R3
DEx4 work 8 mux32to1 0 22 8jJZL645O>8I60M@i_EKZ1
l19
L14
VSS5:I1ZYMLcKoU3`=JeLm2
!s100 WKW9>3YaAIm;`V_lPoE`K3
R7
32
R107
!i10b 1
R102
R108
R109
!i113 1
R12
R13
Emux_2to1
R0
R2
R3
R4
Z110 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux_2to1.vhd
Z111 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux_2to1.vhd
l0
L4
VAnNdG7PQl4N[7mHzLlIjH1
!s100 =nGg`zPUWT>4R^>hMzX?71
R7
32
R101
!i10b 1
R102
Z112 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux_2to1.vhd|
Z113 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/mux_2to1.vhd|
!i113 1
R12
R13
Abehaviour
R2
R3
DEx4 work 8 mux_2to1 0 22 AnNdG7PQl4N[7mHzLlIjH1
l14
L13
VZ<:_:8ic97AS[aX:4;lD;2
!s100 c<Gjj=HN[fZ^z[[SM5eG02
R7
32
R101
!i10b 1
R102
R112
R113
!i113 1
R12
R13
Enandg
R0
R2
R3
R4
Z114 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/nandg.vhd
Z115 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/nandg.vhd
l0
L15
V;bAfK4K5X1gHocVbc7[@<2
!s100 M6NmII34B@m<jb[VVXWWO1
R7
32
R107
!i10b 1
Z116 !s108 1606104967.000000
Z117 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/nandg.vhd|
Z118 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/nandg.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
DEx4 work 5 nandg 0 22 ;bAfK4K5X1gHocVbc7[@<2
l23
L21
V:k`Y6S75Sk[^QU]iDmeaE0
!s100 fXPTAJ<<C:fi6QJ4ML3mg3
R7
32
R107
!i10b 1
R116
R117
R118
!i113 1
R12
R13
Enbitr
R0
R2
R3
R4
Z119 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/nbitR.vhd
Z120 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/nbitR.vhd
l0
L15
V>3C8B[aHQSP[O0XR;8H]00
!s100 =Fgh@JQKUocNeZn]za>mO1
R7
32
R107
!i10b 1
R116
Z121 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/nbitR.vhd|
Z122 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/nbitR.vhd|
!i113 1
R12
R13
Astructure
R2
R3
DEx4 work 5 nbitr 0 22 >3C8B[aHQSP[O0XR;8H]00
l36
L25
Vz]a?VG<:IgT3dmD1^Cg162
!s100 [i_Db;>Go_YH[;FZ7>44]3
R7
32
R107
!i10b 1
R116
R121
R122
!i113 1
R12
R13
Enorg
R0
R2
R3
R4
Z123 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/norg.vhd
Z124 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/norg.vhd
l0
L15
V8YFV[2QdHKTdYGY8=Z49m0
!s100 <b;a6@WgTQbb^D9E_zM_M3
R7
32
R107
!i10b 1
R116
Z125 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/norg.vhd|
Z126 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/norg.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
DEx4 work 4 norg 0 22 8YFV[2QdHKTdYGY8=Z49m0
l23
L21
VIdC62LT[iiHMTSOLHC:FO1
!s100 o=LJ4>?1NH;4X?7jffoj=1
R7
32
R107
!i10b 1
R116
R125
R126
!i113 1
R12
R13
Eonebitalu
R0
R1
R2
R3
R4
Z127 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd
Z128 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd
l0
L15
V1JFXbCVa5JITB:cmliC>]2
!s100 J^6;<2KSTGEQnACV`KQEn1
R7
32
R107
!i10b 1
R116
Z129 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd|
Z130 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU.vhd|
!i113 1
R12
R13
Adataflow
R1
R2
R3
DEx4 work 9 onebitalu 0 22 1JFXbCVa5JITB:cmliC>]2
l45
L30
VJOMjzDU]5:gCaX=NozL?J0
!s100 8naTA7ienQ6ohGLkejdJK0
R7
32
R107
!i10b 1
R116
R129
R130
!i113 1
R12
R13
Eonebitalu_withset
R0
R1
R2
R3
R4
Z131 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU_withSet.vhd
Z132 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU_withSet.vhd
l0
L15
VkgX>YWV5V?^WaG=a8ilT62
!s100 I@4T`i7bZ]oSomSO9N4FM2
R7
32
Z133 !s110 1606104968
!i10b 1
R116
Z134 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU_withSet.vhd|
Z135 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/oneBitALU_withSet.vhd|
!i113 1
R12
R13
Adataflow
R1
R2
R3
DEx4 work 17 onebitalu_withset 0 22 kgX>YWV5V?^WaG=a8ilT62
l45
L31
Vd=79MVZ2ZCEc?z>cb<gOg1
!s100 f@Jh^o4IKZLOdT^OEX0HB3
R7
32
R133
!i10b 1
R116
R134
R135
!i113 1
R12
R13
Eorg
R0
R2
R3
R4
Z136 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org.vhd
Z137 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org.vhd
l0
L15
VCe=ffOFYmOkb>?PIh5oAN3
!s100 CoDKN;4N9M79YE2Rd61hn0
R7
32
R133
!i10b 1
Z138 !s108 1606104968.000000
Z139 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org.vhd|
Z140 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
DEx4 work 3 org 0 22 Ce=ffOFYmOkb>?PIh5oAN3
l23
L21
V`ZX3TWHfIem_<UM@HI;1`2
!s100 jW<]O8W`DjNDCzBUZ5=Hm3
R7
32
R133
!i10b 1
R138
R139
R140
!i113 1
R12
R13
Eorg2
R0
R2
R3
R4
Z141 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org2.vhd
Z142 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org2.vhd
l0
L23
VJRk_J;=P2[3FhjKXmTI_61
!s100 bGQ1F9eW^Q17OoL9h4g7z2
R7
32
R133
!i10b 1
R138
Z143 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org2.vhd|
Z144 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/org2.vhd|
!i113 1
R12
R13
Adataflow
R2
R3
DEx4 work 4 org2 0 22 JRk_J;=P2[3FhjKXmTI_61
l32
L31
V[d?3d16EeHadTLlcll1cS1
!s100 h5_AzR3TdRA0a_K=dQ>mI2
R7
32
R133
!i10b 1
R138
R143
R144
!i113 1
R12
R13
Epc_reg
R0
R2
R3
R4
Z145 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/PC_reg.vhd
Z146 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/PC_reg.vhd
l0
L12
V>L:iAj6XQ]gUCMm`8OlNf3
!s100 l]EFC4XcoKVIb2jk8a^Q00
R7
32
R133
!i10b 1
R138
Z147 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/PC_reg.vhd|
Z148 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/PC_reg.vhd|
!i113 1
R12
R13
Amixed
R2
R3
DEx4 work 6 pc_reg 0 22 >L:iAj6XQ]gUCMm`8OlNf3
l26
L22
V?PQCKCkLCX10HG]`1X@[o0
!s100 Hge;aX]9]oJE8_kCLKddg0
R7
32
R133
!i10b 1
R138
R147
R148
!i113 1
R12
R13
Eq1a
R0
R2
R3
R4
Z149 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Q1A.vhd
Z150 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Q1A.vhd
l0
L4
V5U;c61F<?E9]=5NAH7=9[2
!s100 14CXkT;E7VaEmOcmHME:@3
R7
32
R133
!i10b 1
R138
Z151 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Q1A.vhd|
Z152 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Q1A.vhd|
!i113 1
R12
R13
Astructure
R2
R3
DEx4 work 3 q1a 0 22 5U;c61F<?E9]=5NAH7=9[2
l18
L10
VD84ca;bj;;zcb0MY^f=_i2
!s100 ]=`AA1@R^CS1JQ9M:kDhe2
R7
32
R133
!i10b 1
R138
R151
R152
!i113 1
R12
R13
Ereg29
R0
R2
R3
R4
Z153 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Reg29.vhd
Z154 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Reg29.vhd
l0
L12
VM[gz0`L=l6o`6SfMeT:Ck0
!s100 PJBna>kme]z`nVlTkbM7k1
R7
32
Z155 !s110 1606104969
!i10b 1
Z156 !s108 1606104969.000000
Z157 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Reg29.vhd|
Z158 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Reg29.vhd|
!i113 1
R12
R13
Amixed
R2
R3
DEx4 work 5 reg29 0 22 M[gz0`L=l6o`6SfMeT:Ck0
l26
L22
VVL:4nimSaK4>VK:2GQ<l03
!s100 Y07MF4KGi0`jPmT;iho]_0
R7
32
R155
!i10b 1
R156
R157
R158
!i113 1
R12
R13
Eregfile
R0
R23
R2
R3
R4
Z159 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/regfile.vhd
Z160 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/regfile.vhd
l0
L5
VO09;=^33=7ikze`V51z`_3
!s100 WE?Tb<=P?[JXE9;Gj5dEZ2
R7
32
R155
!i10b 1
R156
Z161 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/regfile.vhd|
Z162 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/regfile.vhd|
!i113 1
R12
R13
Abehavior
R23
R2
R3
DEx4 work 7 regfile 0 22 O09;=^33=7ikze`V51z`_3
l58
L17
V^TCcXo_f4OnffHYiC?=d92
!s100 1R:A<fP9ef;SkJJfKiL342
R7
32
R155
!i10b 1
R156
R161
R162
!i113 1
R12
R13
Eregister_1bit
Z163 w1605195122
R2
R3
R4
Z164 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_1bit.vhd
Z165 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_1bit.vhd
l0
L12
Vb3[Mg6TX4>aPG7XE>^WoK3
!s100 XDf7MFb6Z1VA]`YkSg:990
R7
32
R155
!i10b 1
R156
Z166 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_1bit.vhd|
Z167 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_1bit.vhd|
!i113 1
R12
R13
Amixed
R2
R3
DEx4 work 13 register_1bit 0 22 b3[Mg6TX4>aPG7XE>^WoK3
l25
L21
VU>[AAkQ;N3BKj`fQdQR<Y2
!s100 o7cQ>9NRELgbPC`7^mdNm3
R7
32
R155
!i10b 1
R156
R166
R167
!i113 1
R12
R13
Eregister_nbits
R0
R2
R3
R4
Z168 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_Nbits.vhd
Z169 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_Nbits.vhd
l0
L12
V_]1XRNdHlHmPaG@=O7R_P3
!s100 `TQ4iITQa;?@mkag=J?MJ2
R7
32
R155
!i10b 1
R156
Z170 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_Nbits.vhd|
Z171 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/Register_Nbits.vhd|
!i113 1
R12
R13
Amixed
R2
R3
DEx4 work 14 register_nbits 0 22 _]1XRNdHlHmPaG@=O7R_P3
l26
L22
VJe3<9:URcl`9X3^eA^4S>3
!s100 OITO<>>`F]^g8ei:C_FFY0
R7
32
R155
!i10b 1
R156
R170
R171
!i113 1
R12
R13
Etb_simplifiedmipsprocessor
R0
DPx3 std 3 env 0 22 d?`1ck@NdeD@H3RZG7FgZ2
DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R2
R3
R4
8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/tb_SimplifiedMIPSProcessor.vhd
FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/tb_SimplifiedMIPSProcessor.vhd
l0
L25
VzRb7JIbJF:>SGT;Pdi=Ej3
!s100 U@Wch0EJRK5@:W:0E@<RU1
R7
32
R155
!i10b 1
R156
!s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/tb_SimplifiedMIPSProcessor.vhd|
!s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/tb_SimplifiedMIPSProcessor.vhd|
!i113 1
R12
R13
Exorg
R0
R2
R3
R4
Z172 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg.vhd
Z173 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg.vhd
l0
L15
V>Y22kUgJLQaZB^OC?27fP2
!s100 1<YDa<a=Mz3;=bk_@557N1
R7
32
Z174 !s110 1606104970
!i10b 1
Z175 !s108 1606104970.000000
Z176 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg.vhd|
Z177 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
DEx4 work 4 xorg 0 22 >Y22kUgJLQaZB^OC?27fP2
l23
L21
VY==?4nNijel`BQWDOR?Qi3
!s100 J`TUHZ=o_>4kNV5[HK=VY0
R7
32
R174
!i10b 1
R175
R176
R177
!i113 1
R12
R13
Exorg2
R0
R2
R3
R4
Z178 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg2.vhd
Z179 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg2.vhd
l0
L23
VK@e^LV@NIoQEFG<>mYGML0
!s100 [hI[mXFH4_j16U;>U1Lfn2
R7
32
R174
!i10b 1
R175
Z180 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg2.vhd|
Z181 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/xorg2.vhd|
!i113 1
R12
R13
Adataflow
R2
R3
DEx4 work 5 xorg2 0 22 K@e^LV@NIoQEFG<>mYGML0
l32
L31
VNhjJam]<eOn>h_SB`YlEa0
!s100 Z6[FAPS4fBLB`F?OO<AY72
R7
32
R174
!i10b 1
R175
R180
R181
!i113 1
R12
R13
Ezero
R0
R2
R3
R4
Z182 8C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/zero.vhd
Z183 FC:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/zero.vhd
l0
L15
Va`4<V=a<Z_mWfR2M5m05@2
!s100 MzIHz8X@:F]M1:IQ0KHD82
R7
32
R174
!i10b 1
R175
Z184 !s90 -reportprogress|30|-work|work|C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/zero.vhd|
Z185 !s107 C:/Projects/SRM/Example/MIPS_PROCESSOR/Pipelined Processor/PipeLine Tests/ModelSimWork/src/zero.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
DEx4 work 4 zero 0 22 a`4<V=a<Z_mWfR2M5m05@2
l22
L20
VOBhFgO8SRDW_[Oi79i7S70
!s100 ;RXlhDKl4mfVaJZ^o2[oF2
R7
32
R174
!i10b 1
R175
R184
R185
!i113 1
R12
R13
