// Seed: 4024921030
module module_0 ();
  wor id_2;
  assign id_2 = 1;
endmodule
module module_0 (
    input wor id_0,
    output tri0 id_1,
    output supply1 id_2,
    input wire id_3,
    input wand id_4,
    output tri0 id_5,
    input wand id_6
    , id_17,
    input tri1 module_1,
    output uwire id_8,
    input tri id_9,
    input logic id_10,
    output logic id_11,
    output tri0 id_12,
    output tri id_13,
    output wire id_14,
    input tri0 id_15
);
  initial begin
    if (id_15 > id_17) id_11 <= id_10;
  end
  tri1 id_18 = 1'd0;
  assign id_5 = id_4;
  module_0();
endmodule
