-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Crypto_SUB_MOD is
port (
    ap_ready : OUT STD_LOGIC;
    input1_val : IN STD_LOGIC_VECTOR (31 downto 0);
    input2_val : IN STD_LOGIC_VECTOR (31 downto 0);
    MOD_INDEX : IN STD_LOGIC_VECTOR (1 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of Crypto_SUB_MOD is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_40002001 : STD_LOGIC_VECTOR (30 downto 0) := "1000000000000000010000000000001";
    constant ap_const_lv31_40012001 : STD_LOGIC_VECTOR (30 downto 0) := "1000000000000010010000000000001";
    constant ap_const_lv31_40020001 : STD_LOGIC_VECTOR (30 downto 0) := "1000000000000100000000000000001";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal sub_ln53_fu_40_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln56_cast_fu_54_p5 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln56_fu_66_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_46_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln56_fu_70_p2 : STD_LOGIC_VECTOR (31 downto 0);

    component Crypto_mux_3_2_31_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (30 downto 0);
        din2 : IN STD_LOGIC_VECTOR (30 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;



begin
    mux_3_2_31_1_0_U48 : component Crypto_mux_3_2_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 31,
        din2_WIDTH => 31,
        din3_WIDTH => 2,
        dout_WIDTH => 31)
    port map (
        din0 => ap_const_lv31_40002001,
        din1 => ap_const_lv31_40012001,
        din2 => ap_const_lv31_40020001,
        din3 => MOD_INDEX,
        dout => zext_ln56_cast_fu_54_p5);




    add_ln56_fu_70_p2 <= std_logic_vector(unsigned(zext_ln56_fu_66_p1) + unsigned(sub_ln53_fu_40_p2));
    ap_ready <= ap_const_logic_1;
    ap_return <= 
        add_ln56_fu_70_p2 when (tmp_fu_46_p3(0) = '1') else 
        sub_ln53_fu_40_p2;
    sub_ln53_fu_40_p2 <= std_logic_vector(unsigned(input1_val) - unsigned(input2_val));
    tmp_fu_46_p3 <= sub_ln53_fu_40_p2(31 downto 31);
    zext_ln56_fu_66_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln56_cast_fu_54_p5),32));
end behav;
