{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688334568210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688334568211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 02 18:49:28 2023 " "Processing started: Sun Jul 02 18:49:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688334568211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688334568211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_prj -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_prj -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688334568211 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1688334568678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/lab5/src/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/lab5/src/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../src/half_adder.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688334568731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688334568731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/lab5/src/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/lab5/src/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../src/full_adder.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688334568736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688334568736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/lab5/src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/lab5/src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688334568740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688334568740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/lab5/src/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/lab5/src/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../src/mux4.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688334568744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688334568744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/lab5/src/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/lab5/src/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../src/mux2.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688334568749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688334568749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/lab5/src/logic_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/lab5/src/logic_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_module " "Found entity 1: logic_module" {  } { { "../src/logic_module.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/logic_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688334568754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688334568754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/lab5/src/flag_circuit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/lab5/src/flag_circuit.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_circuit " "Found entity 1: flag_circuit" {  } { { "../src/flag_circuit.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/flag_circuit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688334568759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688334568759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/lab5/src/arithmetic_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/lab5/src/arithmetic_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_module " "Found entity 1: arithmetic_module" {  } { { "../src/arithmetic_module.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/arithmetic_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688334568764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688334568764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/luand/f/ufsc/20231/ldh/lab5/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/luand/f/ufsc/20231/ldh/lab5/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688334568768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688334568768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1688334568805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_module logic_module:MOD_1 " "Elaborating entity \"logic_module\" for hierarchy \"logic_module:MOD_1\"" {  } { { "../src/alu.v" "MOD_1" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688334568833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 logic_module:MOD_1\|mux4:L_MUX " "Elaborating entity \"mux4\" for hierarchy \"logic_module:MOD_1\|mux4:L_MUX\"" {  } { { "../src/logic_module.v" "L_MUX" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/logic_module.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688334568846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_module arithmetic_module:MOD_0 " "Elaborating entity \"arithmetic_module\" for hierarchy \"arithmetic_module:MOD_0\"" {  } { { "../src/alu.v" "MOD_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/alu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688334568859 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 arithmetic_module.v(13) " "Verilog HDL assignment warning at arithmetic_module.v(13): truncated value with size 32 to match size of target (16)" {  } { { "../src/arithmetic_module.v" "" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/arithmetic_module.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688334568860 "|alu|arithmetic_module:MOD_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arithmetic_module:MOD_0\|adder:ADDER " "Elaborating entity \"adder\" for hierarchy \"arithmetic_module:MOD_0\|adder:ADDER\"" {  } { { "../src/arithmetic_module.v" "ADDER" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/arithmetic_module.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688334568876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder arithmetic_module:MOD_0\|adder:ADDER\|full_adder:gen_adder\[0\].FA " "Elaborating entity \"full_adder\" for hierarchy \"arithmetic_module:MOD_0\|adder:ADDER\|full_adder:gen_adder\[0\].FA\"" {  } { { "../src/adder.v" "gen_adder\[0\].FA" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/adder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688334568892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder arithmetic_module:MOD_0\|adder:ADDER\|full_adder:gen_adder\[0\].FA\|half_adder:HA_0 " "Elaborating entity \"half_adder\" for hierarchy \"arithmetic_module:MOD_0\|adder:ADDER\|full_adder:gen_adder\[0\].FA\|half_adder:HA_0\"" {  } { { "../src/full_adder.v" "HA_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/full_adder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688334568897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:MUX_0 " "Elaborating entity \"mux2\" for hierarchy \"mux2:MUX_0\"" {  } { { "../src/alu.v" "MUX_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/alu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688334568983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_circuit flag_circuit:FC_0 " "Elaborating entity \"flag_circuit\" for hierarchy \"flag_circuit:FC_0\"" {  } { { "../src/alu.v" "FC_0" { Text "C:/Users/luand/f/ufsc/20231/ldh/lab5/src/alu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688334568994 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1688334569686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1688334570020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688334570020 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1688334570075 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1688334570075 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1688334570075 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1688334570075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688334570109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 02 18:49:30 2023 " "Processing ended: Sun Jul 02 18:49:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688334570109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688334570109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688334570109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688334570109 ""}
