

================================================================
== Vivado HLS Report for 'toplevel'
================================================================
* Date:           Wed May 09 02:41:27 2018

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        particle_sim_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    3|  6576003|    4|  6576004|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+---------+----------+-----------+-----------+-----------+----------+
        |                          |    Latency    | Iteration|  Initiation Interval  |    Trip   |          |
        |         Loop Name        | min |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------------+-----+---------+----------+-----------+-----------+-----------+----------+
        |- updateParticleLoop      |    0|  6576000| 96 ~ 548 |          -|          -| 0 ~ 12000 |    no    |
        | + calculateVelocityLoop  |   64|      488|        77|          4|          1|  0 ~ 104  |    yes   |
        +--------------------------+-----+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    621|
|FIFO             |        -|      -|      -|      -|
|Instance         |        2|     10|   2590|   4082|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|   1381|
|Register         |        -|      -|   1854|     99|
+-----------------+---------+-------+-------+-------+
|Total            |        2|     10|   4444|   6183|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|     12|     12|     35|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |                   Instance                   |                   Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |toplevel_AXILiteS_s_axi_U                     |toplevel_AXILiteS_s_axi                    |        0|      0|  150|  232|
    |toplevel_MAXI_m_axi_U                         |toplevel_MAXI_m_axi                        |        2|      0|  512|  580|
    |toplevel_fadd_32ns_32ns_32_5_full_dsp_U1      |toplevel_fadd_32ns_32ns_32_5_full_dsp      |        0|      2|  205|  390|
    |toplevel_faddfsub_32ns_32ns_32_5_full_dsp_U0  |toplevel_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |toplevel_fcmp_32ns_32ns_1_1_U5                |toplevel_fcmp_32ns_32ns_1_1                |        0|      0|   66|  239|
    |toplevel_fdiv_32ns_32ns_32_16_U4              |toplevel_fdiv_32ns_32ns_32_16              |        0|      0|  761|  994|
    |toplevel_fmul_32ns_32ns_32_4_max_dsp_U2       |toplevel_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |toplevel_fmul_32ns_32ns_32_4_max_dsp_U3       |toplevel_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|  143|  321|
    |toplevel_fsqrt_32ns_32ns_32_12_U6             |toplevel_fsqrt_32ns_32ns_32_12             |        0|      0|  405|  615|
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |Total                                         |                                           |        2|     10| 2590| 4082|
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_860_p2        |     +    |      0|  0|  32|          32|           3|
    |j_1_fu_794_p2        |     +    |      0|  0|  32|           2|          32|
    |loopend_1_fu_733_p2  |     +    |      0|  0|  16|          16|          32|
    |ram2_sum3_fu_538_p2  |     +    |      0|  0|  33|          33|          33|
    |ram2_sum4_fu_469_p2  |     +    |      0|  0|  33|          33|          33|
    |ram2_sum5_fu_513_p2  |     +    |      0|  0|  33|          33|          33|
    |ram2_sum6_fu_754_p2  |     +    |      0|  0|  33|          33|          33|
    |ram2_sum7_fu_779_p2  |     +    |      0|  0|  33|          33|          33|
    |ram2_sum8_fu_804_p2  |     +    |      0|  0|  33|          33|          33|
    |ram2_sum_fu_488_p2   |     +    |      0|  0|  33|          33|          33|
    |tmp_25_fu_744_p2     |     +    |      0|  0|  32|           1|          32|
    |tmp_27_fu_769_p2     |     +    |      0|  0|  32|           2|          32|
    |tmp_21_fu_727_p2     |     -    |      0|  0|  16|          32|          32|
    |ap_sig_1034          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1407          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_1416          |    and   |      0|  0|   1|           1|           1|
    |ap_sig_653           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_792           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_801           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_818           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_945           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_953           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_961           |    and   |      0|  0|   1|           1|           1|
    |ap_sig_970           |    and   |      0|  0|   1|           1|           1|
    |tmp_15_fu_589_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_32_fu_630_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_45_fu_671_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_50_fu_712_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_56_fu_854_p2     |    and   |      0|  0|   1|           1|           1|
    |notlhs1_fu_694_p2    |   icmp   |      0|  0|   3|           8|           2|
    |notlhs2_fu_836_p2    |   icmp   |      0|  0|   3|           8|           2|
    |notlhs7_fu_612_p2    |   icmp   |      0|  0|   3|           8|           2|
    |notlhs9_fu_653_p2    |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_571_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notrhs1_fu_659_p2    |   icmp   |      0|  0|   8|          23|           1|
    |notrhs2_fu_700_p2    |   icmp   |      0|  0|   8|          23|           1|
    |notrhs3_fu_842_p2    |   icmp   |      0|  0|   8|          23|           1|
    |notrhs8_fu_618_p2    |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_577_p2     |   icmp   |      0|  0|   8|          23|           1|
    |tmp_24_fu_739_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_fu_454_p2        |   icmp   |      0|  0|  11|          32|          32|
    |tmp_28_fu_624_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_2_fu_528_p2      |    or    |      0|  0|  44|          32|           1|
    |tmp_43_fu_665_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_48_fu_706_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_4_fu_459_p2      |    or    |      0|  0|  44|          32|           2|
    |tmp_54_fu_848_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_6_fu_503_p2      |    or    |      0|  0|  44|          32|           2|
    |tmp_7_fu_583_p2      |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 621|         652|         499|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |MAXI_ARADDR                              |   64|          8|   32|        256|
    |MAXI_AWADDR                              |   32|          5|   32|        160|
    |MAXI_WDATA                               |   64|          8|   32|        256|
    |MAXI_blk_n_AR                            |    1|          2|    1|          2|
    |MAXI_blk_n_AW                            |    1|          2|    1|          2|
    |MAXI_blk_n_B                             |    1|          2|    1|          2|
    |MAXI_blk_n_R                             |    1|          2|    1|          2|
    |MAXI_blk_n_W                             |    1|          2|    1|          2|
    |ap_NS_fsm                                |  147|         67|    1|         67|
    |ap_reg_phiprechg_p_pn1_reg_282pp0_it13   |   32|          2|   32|         64|
    |ap_reg_phiprechg_p_pn1_reg_282pp0_it14   |   32|          2|   32|         64|
    |ap_reg_phiprechg_p_pn_reg_272pp0_it13    |   32|          2|   32|         64|
    |ap_reg_phiprechg_p_pn_reg_272pp0_it14    |   32|          2|   32|         64|
    |ap_reg_phiprechg_tmp_39_reg_314pp0_it16  |   32|          2|   32|         64|
    |ap_reg_phiprechg_tmp_40_reg_326pp0_it16  |   32|          2|   32|         64|
    |ap_reg_ppiten_pp0_it1                    |    1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it17                   |    1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it19                   |    1|          2|    1|          2|
    |ap_sig_ioackin_MAXI_ARREADY              |    1|          2|    1|          2|
    |ap_sig_ioackin_MAXI_AWREADY              |    1|          2|    1|          2|
    |ap_sig_ioackin_MAXI_WREADY               |    1|          2|    1|          2|
    |grp_fu_338_opcode                        |    2|          3|    2|          6|
    |grp_fu_338_p0                            |   32|          6|   32|        192|
    |grp_fu_338_p1                            |   32|          7|   32|        224|
    |grp_fu_352_p0                            |   32|          4|   32|        128|
    |grp_fu_352_p1                            |   32|          4|   32|        128|
    |grp_fu_356_p0                            |   32|          4|   32|        128|
    |grp_fu_356_p1                            |   32|          3|   32|         96|
    |grp_fu_362_p0                            |   32|          4|   32|        128|
    |grp_fu_367_opcode                        |    5|          4|    5|         20|
    |grp_fu_367_p0                            |   32|          6|   32|        192|
    |grp_fu_367_p1                            |   32|          6|   32|        192|
    |i_reg_150                                |   32|          2|   32|         64|
    |j_phi_fu_264_p4                          |   32|          2|   32|         64|
    |j_reg_260                                |   32|          2|   32|         64|
    |tmp_10_reg_162                           |   32|          2|   32|         64|
    |tmp_11_reg_174                           |   32|          2|   32|         64|
    |tmp_13_reg_186                           |   32|          2|   32|         64|
    |tmp_14_reg_198                           |   32|          2|   32|         64|
    |tmp_16_reg_210                           |   32|          2|   32|         64|
    |tmp_17_reg_223                           |   32|          2|   32|         64|
    |tmp_19_phi_fu_239_p4                     |   32|          2|   32|         64|
    |tmp_19_reg_236                           |   32|          2|   32|         64|
    |tmp_20_reg_248                           |   32|          2|   32|         64|
    |tmp_22_phi_fu_295_p4                     |   32|          2|   32|         64|
    |tmp_22_reg_292                           |   32|          2|   32|         64|
    |tmp_23_phi_fu_306_p4                     |   32|          2|   32|         64|
    |tmp_23_reg_303                           |   32|          2|   32|         64|
    |tmp_39_phi_fu_318_p4                     |   32|          2|   32|         64|
    |tmp_40_phi_fu_330_p4                     |   32|          2|   32|         64|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    | 1381|        209| 1171|       3731|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |MAXI_addr_1_reg_970                      |  32|   0|   32|          0|
    |MAXI_addr_2_reg_981                      |  32|   0|   32|          0|
    |MAXI_addr_reg_964                        |  32|   0|   32|          0|
    |ap_CS_fsm                                |  66|   0|   66|          0|
    |ap_reg_ioackin_MAXI_ARREADY              |   1|   0|    1|          0|
    |ap_reg_ioackin_MAXI_AWREADY              |   1|   0|    1|          0|
    |ap_reg_ioackin_MAXI_WREADY               |   1|   0|    1|          0|
    |ap_reg_phiprechg_p_pn1_reg_282pp0_it13   |  32|   0|   32|          0|
    |ap_reg_phiprechg_p_pn1_reg_282pp0_it14   |  32|   0|   32|          0|
    |ap_reg_phiprechg_p_pn_reg_272pp0_it13    |  32|   0|   32|          0|
    |ap_reg_phiprechg_p_pn_reg_272pp0_it14    |  32|   0|   32|          0|
    |ap_reg_phiprechg_tmp_39_reg_314pp0_it16  |  32|   0|   32|          0|
    |ap_reg_phiprechg_tmp_39_reg_314pp0_it17  |  32|   0|   32|          0|
    |ap_reg_phiprechg_tmp_40_reg_326pp0_it16  |  32|   0|   32|          0|
    |ap_reg_phiprechg_tmp_40_reg_326pp0_it17  |  32|   0|   32|          0|
    |ap_reg_ppiten_pp0_it0                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it13                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it14                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it15                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it16                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it17                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it18                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it19                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                    |   1|   0|    1|          0|
    |d_reg_1002                               |  32|   0|   32|          0|
    |exp_reg_997                              |  32|   0|   32|          0|
    |i_reg_150                                |  32|   0|   32|          0|
    |j_1_reg_976                              |  32|   0|   32|          0|
    |j_reg_260                                |  32|   0|   32|          0|
    |loopend_1_reg_955                        |  32|   0|   32|          0|
    |loopend_reg_882                          |  30|   0|   32|          2|
    |numA_0_data_reg                          |  32|   0|   32|          0|
    |numA_0_vld_reg                           |   0|   0|    1|          1|
    |numP_0_data_reg                          |  32|   0|   32|          0|
    |numP_0_vld_reg                           |   0|   0|    1|          1|
    |numberAttractors                         |  32|   0|   32|          0|
    |p_pn1_reg_282                            |  32|   0|   32|          0|
    |p_pn_reg_272                             |  32|   0|   32|          0|
    |pvx_reg_890                              |  32|   0|   32|          0|
    |pvy_reg_902                              |  32|   0|   32|          0|
    |px_reg_896                               |  32|   0|   32|          0|
    |py_read_reg_914                          |  32|   0|   32|          0|
    |py_reg_908                               |  32|   0|   32|          0|
    |reg_383                                  |  32|   0|   32|          0|
    |reg_390                                  |  32|   0|   32|          0|
    |reg_395                                  |  32|   0|   32|          0|
    |reg_403                                  |  32|   0|   32|          0|
    |reg_413                                  |  32|   0|   32|          0|
    |tmp_10_reg_162                           |  32|   0|   32|          0|
    |tmp_11_reg_174                           |  32|   0|   32|          0|
    |tmp_12_reg_919                           |   1|   0|    1|          0|
    |tmp_13_reg_186                           |  32|   0|   32|          0|
    |tmp_14_reg_198                           |  32|   0|   32|          0|
    |tmp_15_reg_924                           |   1|   0|    1|          0|
    |tmp_16_reg_210                           |  32|   0|   32|          0|
    |tmp_17_reg_223                           |  32|   0|   32|          0|
    |tmp_19_reg_236                           |  32|   0|   32|          0|
    |tmp_1_reg_866                            |  30|   0|   30|          0|
    |tmp_20_reg_248                           |  32|   0|   32|          0|
    |tmp_22_reg_292                           |  32|   0|   32|          0|
    |tmp_23_reg_303                           |  32|   0|   32|          0|
    |tmp_24_reg_960                           |   1|   0|    1|          0|
    |tmp_29_reg_928                           |   1|   0|    1|          0|
    |tmp_30_reg_987                           |  32|   0|   32|          0|
    |tmp_31_reg_992                           |  32|   0|   32|          0|
    |tmp_32_reg_933                           |   1|   0|    1|          0|
    |tmp_34_reg_1029                          |  32|   0|   32|          0|
    |tmp_35_reg_1034                          |  32|   0|   32|          0|
    |tmp_37_reg_1054                          |  32|   0|   32|          0|
    |tmp_38_reg_1059                          |  32|   0|   32|          0|
    |tmp_44_reg_937                           |   1|   0|    1|          0|
    |tmp_45_reg_942                           |   1|   0|    1|          0|
    |tmp_49_reg_946                           |   1|   0|    1|          0|
    |tmp_50_reg_951                           |   1|   0|    1|          0|
    |tmp_56_reg_1009                          |   1|   0|    1|          0|
    |tmp_57_reg_1013                          |   1|   0|    1|          0|
    |tmp_62_cast_reg_871                      |  30|   0|   33|          3|
    |x_norm_1_reg_1049                        |  32|   0|   32|          0|
    |x_norm_reg_1017                          |  32|   0|   32|          0|
    |y_norm_1_reg_1044                        |  32|   0|   32|          0|
    |y_norm_reg_1023                          |  32|   0|   32|          0|
    |reg_395                                  |   0|  32|   32|          0|
    |reg_403                                  |   0|  32|   32|          0|
    |reg_413                                  |   0|  32|   32|          0|
    |tmp_24_reg_960                           |   0|   1|    1|          0|
    |tmp_56_reg_1009                          |   0|   1|    1|          0|
    |tmp_57_reg_1013                          |   0|   1|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1854|  99| 1960|          7|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |   toplevel   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   toplevel   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   toplevel   | return value |
|m_axi_MAXI_AWVALID      | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWREADY      |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWADDR       | out |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWID         | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWLEN        | out |    8|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWSIZE       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWBURST      | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWLOCK       | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWCACHE      | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWPROT       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWQOS        | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWREGION     | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_AWUSER       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WVALID       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WREADY       |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WDATA        | out |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WSTRB        | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WLAST        | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WID          | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_WUSER        | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARVALID      | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARREADY      |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARADDR       | out |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARID         | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARLEN        | out |    8|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARSIZE       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARBURST      | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARLOCK       | out |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARCACHE      | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARPROT       | out |    3|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARQOS        | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARREGION     | out |    4|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_ARUSER       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RVALID       |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RREADY       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RDATA        |  in |   32|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RLAST        |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RID          |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RUSER        |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_RRESP        |  in |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BVALID       |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BREADY       | out |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BRESP        |  in |    2|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BID          |  in |    1|    m_axi   |     MAXI     |    pointer   |
|m_axi_MAXI_BUSER        |  in |    1|    m_axi   |     MAXI     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

