Analysis & Synthesis report for Rhody_System
Thu Dec 16 22:43:03 2021
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Rhody_System|random:Pseudo_Random|SV
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated|altsyncram_t453:altsyncram1
 17. Source assignments for data_mem:Data_Memory|altsyncram:altsyncram_component|altsyncram_p604:auto_generated
 18. Source assignments for stack_mem:Stack_Memory|altsyncram:altsyncram_component|altsyncram_p604:auto_generated
 19. Source assignments for sys_rom:SYS_ROM|altsyncram:altsyncram_component|altsyncram_mb24:auto_generated
 20. Source assignments for vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component|altsyncram_7v14:auto_generated
 21. Source assignments for vga1:Video_VGA1|vramt:VRAM_text|altsyncram:altsyncram_component|altsyncram_5p14:auto_generated
 22. Source assignments for vga1:Video_VGA1|VROM:font_table|altsyncram:altsyncram_component|altsyncram_2b34:auto_generated
 23. Parameter Settings for User Entity Instance: Rhody_CPU_pipe_BP:the_cpu|alu:Rhody_ALU|add_sub:lpm_add_sub_component|lpm_add_sub:LPM_ADD_SUB_component
 24. Parameter Settings for User Entity Instance: prog_rom:Program_ROM|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: data_mem:Data_Memory|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: stack_mem:Stack_Memory|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: sys_rom:SYS_ROM|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: vga1:Video_VGA1|vramt:VRAM_text|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: vga1:Video_VGA1|VROM:font_table|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: vga1:Video_VGA1|vgapll:pll|vgapll_0002:vgapll_inst|altera_pll:altera_pll_i
 32. Parameter Settings for User Entity Instance: timer:System_Timer0
 33. altsyncram Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "vga1:Video_VGA1|vramt:VRAM_text"
 35. Port Connectivity Checks: "vga1:Video_VGA1|vramg:VRAM_graphics"
 36. In-System Memory Content Editor Settings
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 16 22:43:03 2021       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; Rhody_System                                ;
; Top-level Entity Name           ; Rhody_System                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1752                                        ;
; Total pins                      ; 86                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,225,600                                   ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Rhody_System       ; Rhody_System       ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processors 5-6         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; IO/sevenseg.vhd                                                    ; yes             ; User VHDL File                               ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/sevenseg.vhd                                                    ;             ;
; Rhody_System.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd                                                   ;             ;
; IO/vga1.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vga1.vhd                                                        ;             ;
; IO/gpio.vhd                                                        ; yes             ; User VHDL File                               ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/gpio.vhd                                                        ;             ;
; IO/timer.vhd                                                       ; yes             ; User VHDL File                               ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/timer.vhd                                                       ;             ;
; IO/random.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/random.vhd                                                      ;             ;
; IO/i2c_touch_config.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/i2c_touch_config.v                                              ;             ;
; ALU.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/ALU.vhd                                                            ;             ;
; Rhody_CLI.hex                                                      ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CLI.hex                                                      ;             ;
; Library.hex                                                        ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/Library.hex                                                        ;             ;
; prog_rom.vhd                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/prog_rom.vhd                                                       ;             ;
; data_mem.vhd                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/data_mem.vhd                                                       ;             ;
; stack_mem.vhd                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/stack_mem.vhd                                                      ;             ;
; sys_rom.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/sys_rom.vhd                                                        ;             ;
; add_sub.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/add_sub.vhd                                                        ;             ;
; IO/VROM.vhd                                                        ; yes             ; User Wizard-Generated File                   ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/VROM.vhd                                                        ;             ;
; IO/ascii_char_rom.mif                                              ; yes             ; User Memory Initialization File              ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/ascii_char_rom.mif                                              ;             ;
; IO/vgapll.vhd                                                      ; yes             ; User Wizard-Generated File                   ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vgapll.vhd                                                      ; vgapll      ;
; IO/vgapll/vgapll_0002.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vgapll/vgapll_0002.v                                            ; vgapll      ;
; IO/vramg.vhd                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vramg.vhd                                                       ;             ;
; IO/vramt.vhd                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vramt.vhd                                                       ;             ;
; Rhody_CPU_pipe_BP_v3-0.vhd                                         ; yes             ; User VHDL File                               ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd                                         ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                  ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/addcore.inc                                                      ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/look_add.inc                                                     ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                                                     ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                                     ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                          ;             ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                   ;             ;
; db/add_sub_8lh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/add_sub_8lh.tdf                                                 ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                     ;             ;
; db/altsyncram_8j44.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_8j44.tdf                                             ;             ;
; db/altsyncram_t453.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_t453.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                   ;             ;
; db/altsyncram_p604.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_p604.tdf                                             ;             ;
; db/altsyncram_mb24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_mb24.tdf                                             ;             ;
; db/altsyncram_7v14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_7v14.tdf                                             ;             ;
; db/decode_1na.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/decode_1na.tdf                                                  ;             ;
; db/decode_q2a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/decode_q2a.tdf                                                  ;             ;
; db/mux_fhb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/mux_fhb.tdf                                                     ;             ;
; db/altsyncram_5p14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_5p14.tdf                                             ;             ;
; db/altsyncram_2b34.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_2b34.tdf                                             ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v                                                     ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                      ; altera_sld  ;
; db/ip/slda2022fcc/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/ip/slda2022fcc/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                 ;             ;
; Rhody_CPU_pipe_BP.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP.vhd                                              ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                   ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc                                                  ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                              ;             ;
; db/lpm_divide_lbm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/lpm_divide_lbm.tdf                                              ;             ;
; db/sign_div_unsign_rlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/sign_div_unsign_rlh.tdf                                         ;             ;
; db/alt_u_div_sve.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/alt_u_div_sve.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 3759           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 4788           ;
;     -- 7 input functions                    ; 39             ;
;     -- 6 input functions                    ; 2580           ;
;     -- 5 input functions                    ; 481            ;
;     -- 4 input functions                    ; 436            ;
;     -- <=3 input functions                  ; 1252           ;
;                                             ;                ;
; Dedicated logic registers                   ; 1752           ;
;                                             ;                ;
; I/O pins                                    ; 86             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 3225600        ;
;                                             ;                ;
; Total DSP Blocks                            ; 4              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2041           ;
; Total fan-out                               ; 44569          ;
; Average fan-out                             ; 6.15           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Rhody_System                                                                                                                           ; 4788 (290)          ; 1752 (10)                 ; 3225600           ; 4          ; 86   ; 0            ; |Rhody_System                                                                                                                                                                                                                                                                                                                                            ; Rhody_System                      ; work         ;
;    |Rhody_CPU_pipe_BP:the_cpu|                                                                                                          ; 3272 (3028)         ; 744 (744)                 ; 0                 ; 4          ; 0    ; 0            ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu                                                                                                                                                                                                                                                                                                                  ; Rhody_CPU_pipe_BP                 ; work         ;
;       |alu:Rhody_ALU|                                                                                                                   ; 244 (210)           ; 0 (0)                     ; 0                 ; 3          ; 0    ; 0            ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|alu:Rhody_ALU                                                                                                                                                                                                                                                                                                    ; alu                               ; work         ;
;          |add_sub:lpm_add_sub_component|                                                                                                ; 34 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|alu:Rhody_ALU|add_sub:lpm_add_sub_component                                                                                                                                                                                                                                                                      ; add_sub                           ; work         ;
;             |lpm_add_sub:LPM_ADD_SUB_component|                                                                                         ; 34 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|alu:Rhody_ALU|add_sub:lpm_add_sub_component|lpm_add_sub:LPM_ADD_SUB_component                                                                                                                                                                                                                                    ; lpm_add_sub                       ; work         ;
;                |add_sub_8lh:auto_generated|                                                                                             ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|alu:Rhody_ALU|add_sub:lpm_add_sub_component|lpm_add_sub:LPM_ADD_SUB_component|add_sub_8lh:auto_generated                                                                                                                                                                                                         ; add_sub_8lh                       ; work         ;
;    |data_mem:Data_Memory|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Rhody_System|data_mem:Data_Memory                                                                                                                                                                                                                                                                                                                       ; data_mem                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Rhody_System|data_mem:Data_Memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;          |altsyncram_p604:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Rhody_System|data_mem:Data_Memory|altsyncram:altsyncram_component|altsyncram_p604:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_p604                   ; work         ;
;    |gpio:GPIO_interface|                                                                                                                ; 44 (16)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|gpio:GPIO_interface                                                                                                                                                                                                                                                                                                                        ; gpio                              ; work         ;
;       |sevenseg:display0|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|gpio:GPIO_interface|sevenseg:display0                                                                                                                                                                                                                                                                                                      ; sevenseg                          ; work         ;
;       |sevenseg:display1|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|gpio:GPIO_interface|sevenseg:display1                                                                                                                                                                                                                                                                                                      ; sevenseg                          ; work         ;
;       |sevenseg:display2|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|gpio:GPIO_interface|sevenseg:display2                                                                                                                                                                                                                                                                                                      ; sevenseg                          ; work         ;
;       |sevenseg:display3|                                                                                                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|gpio:GPIO_interface|sevenseg:display3                                                                                                                                                                                                                                                                                                      ; sevenseg                          ; work         ;
;    |prog_rom:Program_ROM|                                                                                                               ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |Rhody_System|prog_rom:Program_ROM                                                                                                                                                                                                                                                                                                                       ; prog_rom                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |Rhody_System|prog_rom:Program_ROM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                       ; altsyncram                        ; work         ;
;          |altsyncram_8j44:auto_generated|                                                                                               ; 50 (0)              ; 67 (0)                    ; 65536             ; 0          ; 0    ; 0            ; |Rhody_System|prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_8j44                   ; work         ;
;             |altsyncram_t453:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |Rhody_System|prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated|altsyncram_t453:altsyncram1                                                                                                                                                                                                                            ; altsyncram_t453                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 50 (33)             ; 67 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                           ; sld_rom_sr                        ; work         ;
;    |random:Pseudo_Random|                                                                                                               ; 582 (582)           ; 686 (686)                 ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|random:Pseudo_Random                                                                                                                                                                                                                                                                                                                       ; random                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 98 (1)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 97 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 97 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 97 (1)              ; 86 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 96 (0)              ; 81 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 96 (63)             ; 81 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |stack_mem:Stack_Memory|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Rhody_System|stack_mem:Stack_Memory                                                                                                                                                                                                                                                                                                                     ; stack_mem                         ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Rhody_System|stack_mem:Stack_Memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;          |altsyncram_p604:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |Rhody_System|stack_mem:Stack_Memory|altsyncram:altsyncram_component|altsyncram_p604:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_p604                   ; work         ;
;    |sys_rom:SYS_ROM|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Rhody_System|sys_rom:SYS_ROM                                                                                                                                                                                                                                                                                                                            ; sys_rom                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Rhody_System|sys_rom:SYS_ROM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;          |altsyncram_mb24:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Rhody_System|sys_rom:SYS_ROM|altsyncram:altsyncram_component|altsyncram_mb24:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_mb24                   ; work         ;
;    |timer:System_Timer0|                                                                                                                ; 40 (40)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|timer:System_Timer0                                                                                                                                                                                                                                                                                                                        ; timer                             ; work         ;
;    |vga1:Video_VGA1|                                                                                                                    ; 412 (67)            ; 81 (69)                   ; 3094528           ; 0          ; 0    ; 0            ; |Rhody_System|vga1:Video_VGA1                                                                                                                                                                                                                                                                                                                            ; vga1                              ; work         ;
;       |VROM:font_table|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Rhody_System|vga1:Video_VGA1|VROM:font_table                                                                                                                                                                                                                                                                                                            ; VROM                              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Rhody_System|vga1:Video_VGA1|VROM:font_table|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_2b34:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Rhody_System|vga1:Video_VGA1|VROM:font_table|altsyncram:altsyncram_component|altsyncram_2b34:auto_generated                                                                                                                                                                                                                                             ; altsyncram_2b34                   ; work         ;
;       |vgapll:pll|                                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|vga1:Video_VGA1|vgapll:pll                                                                                                                                                                                                                                                                                                                 ; vgapll                            ; vgapll       ;
;          |vgapll_0002:vgapll_inst|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|vga1:Video_VGA1|vgapll:pll|vgapll_0002:vgapll_inst                                                                                                                                                                                                                                                                                         ; vgapll_0002                       ; vgapll       ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|vga1:Video_VGA1|vgapll:pll|vgapll_0002:vgapll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                 ; altera_pll                        ; work         ;
;       |vramg:VRAM_graphics|                                                                                                             ; 345 (0)             ; 12 (0)                    ; 3072000           ; 0          ; 0    ; 0            ; |Rhody_System|vga1:Video_VGA1|vramg:VRAM_graphics                                                                                                                                                                                                                                                                                                        ; vramg                             ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 345 (0)             ; 12 (0)                    ; 3072000           ; 0          ; 0    ; 0            ; |Rhody_System|vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_7v14:auto_generated|                                                                                            ; 345 (0)             ; 12 (12)                   ; 3072000           ; 0          ; 0    ; 0            ; |Rhody_System|vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component|altsyncram_7v14:auto_generated                                                                                                                                                                                                                                         ; altsyncram_7v14                   ; work         ;
;                |decode_1na:decode3|                                                                                                     ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component|altsyncram_7v14:auto_generated|decode_1na:decode3                                                                                                                                                                                                                      ; decode_1na                        ; work         ;
;                |decode_q2a:rden_decode_a|                                                                                               ; 63 (63)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component|altsyncram_7v14:auto_generated|decode_q2a:rden_decode_a                                                                                                                                                                                                                ; decode_q2a                        ; work         ;
;                |decode_q2a:rden_decode_b|                                                                                               ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component|altsyncram_7v14:auto_generated|decode_q2a:rden_decode_b                                                                                                                                                                                                                ; decode_q2a                        ; work         ;
;                |mux_fhb:mux4|                                                                                                           ; 126 (126)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component|altsyncram_7v14:auto_generated|mux_fhb:mux4                                                                                                                                                                                                                            ; mux_fhb                           ; work         ;
;                |mux_fhb:mux5|                                                                                                           ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhody_System|vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component|altsyncram_7v14:auto_generated|mux_fhb:mux5                                                                                                                                                                                                                            ; mux_fhb                           ; work         ;
;       |vramt:VRAM_text|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 14336             ; 0          ; 0    ; 0            ; |Rhody_System|vga1:Video_VGA1|vramt:VRAM_text                                                                                                                                                                                                                                                                                                            ; vramt                             ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 14336             ; 0          ; 0    ; 0            ; |Rhody_System|vga1:Video_VGA1|vramt:VRAM_text|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;             |altsyncram_5p14:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 14336             ; 0          ; 0    ; 0            ; |Rhody_System|vga1:Video_VGA1|vramt:VRAM_text|altsyncram:altsyncram_component|altsyncram_5p14:auto_generated                                                                                                                                                                                                                                             ; altsyncram_5p14                   ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-------------------------+
; Name                                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                     ;
+----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-------------------------+
; data_mem:Data_Memory|altsyncram:altsyncram_component|altsyncram_p604:auto_generated|ALTSYNCRAM                             ; AUTO ; Single Port    ; 512          ; 32           ; --           ; --           ; 16384   ; None                    ;
; prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated|altsyncram_t453:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536   ; Rhody_CLI.hex           ;
; stack_mem:Stack_Memory|altsyncram:altsyncram_component|altsyncram_p604:auto_generated|ALTSYNCRAM                           ; AUTO ; Single Port    ; 512          ; 32           ; --           ; --           ; 16384   ; None                    ;
; sys_rom:SYS_ROM|altsyncram:altsyncram_component|altsyncram_mb24:auto_generated|ALTSYNCRAM                                  ; AUTO ; ROM            ; 1024         ; 32           ; --           ; --           ; 32768   ; Library.hex             ;
; vga1:Video_VGA1|VROM:font_table|altsyncram:altsyncram_component|altsyncram_2b34:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM            ; 1024         ; 8            ; --           ; --           ; 8192    ; ./IO/ascii_char_rom.mif ;
; vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component|altsyncram_7v14:auto_generated|ALTSYNCRAM              ; AUTO ; True Dual Port ; 512000       ; 6            ; 512000       ; 6            ; 3072000 ; None                    ;
; vga1:Video_VGA1|vramt:VRAM_text|altsyncram:altsyncram_component|altsyncram_5p14:auto_generated|ALTSYNCRAM                  ; AUTO ; True Dual Port ; 2048         ; 7            ; 2048         ; 7            ; 14336   ; None                    ;
+----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+-------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 2           ;
; Independent 18x18 plus 36         ; 1           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 4           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 2           ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Rhody_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Rhody_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Rhody_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Rhody_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Rhody_System|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |Rhody_System|data_mem:Data_Memory                                                                                                                                                                                                                                                ; data_mem.vhd    ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |Rhody_System|prog_rom:Program_ROM                                                                                                                                                                                                                                                ; prog_rom.vhd    ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |Rhody_System|stack_mem:Stack_Memory                                                                                                                                                                                                                                              ; stack_mem.vhd   ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |Rhody_System|sys_rom:SYS_ROM                                                                                                                                                                                                                                                     ; sys_rom.vhd     ;
; Altera ; LPM_ADD_SUB  ; 20.1    ; N/A          ; N/A          ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|alu:Rhody_ALU|add_sub:lpm_add_sub_component                                                                                                                                                                                               ; add_sub.vhd     ;
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |Rhody_System|vga1:Video_VGA1|VROM:font_table                                                                                                                                                                                                                                     ; IO/VROM.vhd     ;
; Altera ; altera_pll   ; 21.1    ; N/A          ; N/A          ; |Rhody_System|vga1:Video_VGA1|vgapll:pll                                                                                                                                                                                                                                          ; IO/vgapll.vhd   ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |Rhody_System|vga1:Video_VGA1|vramg:VRAM_graphics                                                                                                                                                                                                                                 ; IO/vramg.vhd    ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |Rhody_System|vga1:Video_VGA1|vramt:VRAM_text                                                                                                                                                                                                                                     ; IO/vramt.vhd    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |Rhody_System|random:Pseudo_Random|SV                                            ;
+--------+--------+-------+--------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name   ; SV.s10 ; SV.s9 ; SV.s8a ; SV.s8 ; SV.s7 ; SV.s6 ; SV.s5 ; SV.s4 ; SV.s3 ; SV.s2 ; SV.s1 ;
+--------+--------+-------+--------+-------+-------+-------+-------+-------+-------+-------+-------+
; SV.s1  ; 0      ; 0     ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; SV.s2  ; 0      ; 0     ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; SV.s3  ; 0      ; 0     ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; SV.s4  ; 0      ; 0     ; 0      ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; SV.s5  ; 0      ; 0     ; 0      ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; SV.s6  ; 0      ; 0     ; 0      ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; SV.s7  ; 0      ; 0     ; 0      ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; SV.s8  ; 0      ; 0     ; 0      ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; SV.s8a ; 0      ; 0     ; 1      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; SV.s9  ; 0      ; 1     ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; SV.s10 ; 1      ; 0     ; 0      ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+--------+--------+-------+--------+-------+-------+-------+-------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+----------------------------------------+----------------------------------------------+
; Register name                          ; Reason for Removal                           ;
+----------------------------------------+----------------------------------------------+
; gpio:GPIO_interface|gpio_out[8..31]    ; Stuck at GND due to stuck port data_in       ;
; Rhody_CPU_pipe_BP:the_cpu|stage1       ; Merged with Rhody_CPU_pipe_BP:the_cpu|update ;
; Rhody_CPU_pipe_BP:the_cpu|stage3       ; Merged with Rhody_CPU_pipe_BP:the_cpu|update ;
; Rhody_CPU_pipe_BP:the_cpu|stage4       ; Merged with Rhody_CPU_pipe_BP:the_cpu|update ;
; Rhody_CPU_pipe_BP:the_cpu|stage2       ; Merged with Rhody_CPU_pipe_BP:the_cpu|update ;
; vga1:Video_VGA1|tb[1..7]               ; Merged with vga1:Video_VGA1|tb[0]            ;
; vga1:Video_VGA1|tg[0..7]               ; Merged with vga1:Video_VGA1|tb[0]            ;
; vga1:Video_VGA1|tr[0..7]               ; Merged with vga1:Video_VGA1|tb[0]            ;
; vga1:Video_VGA1|gr[2,4,6]              ; Merged with vga1:Video_VGA1|gr[0]            ;
; vga1:Video_VGA1|gg[2,4,6]              ; Merged with vga1:Video_VGA1|gg[0]            ;
; vga1:Video_VGA1|gb[2,4,6]              ; Merged with vga1:Video_VGA1|gb[0]            ;
; vga1:Video_VGA1|gr[3,5,7]              ; Merged with vga1:Video_VGA1|gr[1]            ;
; vga1:Video_VGA1|gg[3,5,7]              ; Merged with vga1:Video_VGA1|gg[1]            ;
; vga1:Video_VGA1|gb[3,5,7]              ; Merged with vga1:Video_VGA1|gb[1]            ;
; random:Pseudo_Random|SV.s8a            ; Stuck at GND due to stuck port data_in       ;
; Total Number of Removed Registers = 70 ;                                              ;
+----------------------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1752  ;
; Number of registers using Synchronous Clear  ; 62    ;
; Number of registers using Synchronous Load   ; 211   ;
; Number of registers using Asynchronous Clear ; 401   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1653  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; random:Pseudo_Random|state[0][4]                                                                                                                                                                                                                                                                                                ; 4       ;
; random:Pseudo_Random|state[0][0]                                                                                                                                                                                                                                                                                                ; 3       ;
; random:Pseudo_Random|state[0][10]                                                                                                                                                                                                                                                                                               ; 4       ;
; random:Pseudo_Random|state[0][8]                                                                                                                                                                                                                                                                                                ; 3       ;
; random:Pseudo_Random|state[0][12]                                                                                                                                                                                                                                                                                               ; 4       ;
; random:Pseudo_Random|state[0][5]                                                                                                                                                                                                                                                                                                ; 4       ;
; random:Pseudo_Random|state[0][6]                                                                                                                                                                                                                                                                                                ; 4       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[63]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[48]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[17]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[50]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[18]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[19]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[20]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[21]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[56]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[24]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[57]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[25]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[59]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[27]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[60]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[29]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[0]                                                                                                                                                                                                                                                                                                ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[1]                                                                                                                                                                                                                                                                                                ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[34]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[2]                                                                                                                                                                                                                                                                                                ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[35]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[3]                                                                                                                                                                                                                                                                                                ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[4]                                                                                                                                                                                                                                                                                                ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[39]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[10]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[43]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[11]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[45]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[13]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[46]                                                                                                                                                                                                                                                                                               ; 8       ;
; Rhody_CPU_pipe_BP:the_cpu|wvf[14]                                                                                                                                                                                                                                                                                               ; 8       ;
; vga1:Video_VGA1|hsync                                                                                                                                                                                                                                                                                                           ; 2       ;
; vga1:Video_VGA1|vsync                                                                                                                                                                                                                                                                                                           ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[0]                                                                                                                                                                                                                                                                                                 ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[19]                                                                                                                                                                                                                                                                                                ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[17]                                                                                                                                                                                                                                                                                                ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[18]                                                                                                                                                                                                                                                                                                ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[16]                                                                                                                                                                                                                                                                                                ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[6]                                                                                                                                                                                                                                                                                                 ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[10]                                                                                                                                                                                                                                                                                                ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[9]                                                                                                                                                                                                                                                                                                 ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[13]                                                                                                                                                                                                                                                                                                ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[12]                                                                                                                                                                                                                                                                                                ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[8]                                                                                                                                                                                                                                                                                                 ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[7]                                                                                                                                                                                                                                                                                                 ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[5]                                                                                                                                                                                                                                                                                                 ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[4]                                                                                                                                                                                                                                                                                                 ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[3]                                                                                                                                                                                                                                                                                                 ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[15]                                                                                                                                                                                                                                                                                                ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[14]                                                                                                                                                                                                                                                                                                ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[2]                                                                                                                                                                                                                                                                                                 ; 2       ;
; Rhody_CPU_pipe_BP:the_cpu|SP[1]                                                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 61                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|PSW[0]                                                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Rhody_System|prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Rhody_System|prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|operand1[3]                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|MDR_in[17]                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |Rhody_System|prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Rhody_System|timer:System_Timer0|count[1]                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Rhody_System|prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|a[1]                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Rhody_System|random:Pseudo_Random|index[3]                                                                                                                                                    ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|state[15][25]                                                                                                                                               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|state[14][17]                                                                                                                                               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|state[13][31]                                                                                                                                               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|state[12][10]                                                                                                                                               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|state[11][16]                                                                                                                                               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|state[10][8]                                                                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|state[9][3]                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|state[8][10]                                                                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|state[7][6]                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|state[6][21]                                                                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|state[5][28]                                                                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|state[4][14]                                                                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|state[3][1]                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|state[2][3]                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|state[1][26]                                                                                                                                                ;
; 7:1                ; 25 bits   ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|state[0][24]                                                                                                                                                ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|MDR_out[16]                                                                                                                                            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |Rhody_System|prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 9:1                ; 64 bits   ; 384 LEs       ; 256 LEs              ; 128 LEs                ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|totalX[53]                                                                                                                                             ;
; 8:1                ; 11 bits   ; 55 LEs        ; 0 LEs                ; 55 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|PC[30]                                                                                                                                                 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|PC[19]                                                                                                                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|PC[3]                                                                                                                                                  ;
; 11:1               ; 12 bits   ; 84 LEs        ; 24 LEs               ; 60 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|MAR[31]                                                                                                                                                ;
; 11:1               ; 20 bits   ; 140 LEs       ; 80 LEs               ; 60 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|MAR[7]                                                                                                                                                 ;
; 13:1               ; 13 bits   ; 104 LEs       ; 0 LEs                ; 104 LEs                ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|SP[25]                                                                                                                                                 ;
; 17:1               ; 11 bits   ; 121 LEs       ; 110 LEs              ; 11 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|c[29]                                                                                                                                                       ;
; 18:1               ; 15 bits   ; 180 LEs       ; 120 LEs              ; 60 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|register_file[7][19]                                                                                                                                   ;
; 18:1               ; 15 bits   ; 180 LEs       ; 120 LEs              ; 60 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|register_file[6][20]                                                                                                                                   ;
; 18:1               ; 15 bits   ; 180 LEs       ; 120 LEs              ; 60 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|register_file[5][25]                                                                                                                                   ;
; 18:1               ; 15 bits   ; 180 LEs       ; 120 LEs              ; 60 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|register_file[4][20]                                                                                                                                   ;
; 18:1               ; 15 bits   ; 180 LEs       ; 120 LEs              ; 60 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|register_file[3][29]                                                                                                                                   ;
; 18:1               ; 15 bits   ; 180 LEs       ; 120 LEs              ; 60 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|register_file[2][27]                                                                                                                                   ;
; 18:1               ; 15 bits   ; 180 LEs       ; 120 LEs              ; 60 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|register_file[1][28]                                                                                                                                   ;
; 18:1               ; 15 bits   ; 180 LEs       ; 120 LEs              ; 60 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|register_file[0][17]                                                                                                                                   ;
; 18:1               ; 21 bits   ; 252 LEs       ; 231 LEs              ; 21 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|c[15]                                                                                                                                                       ;
; 20:1               ; 16 bits   ; 208 LEs       ; 128 LEs              ; 80 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|register_file[7][2]                                                                                                                                    ;
; 20:1               ; 16 bits   ; 208 LEs       ; 128 LEs              ; 80 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|register_file[6][9]                                                                                                                                    ;
; 20:1               ; 16 bits   ; 208 LEs       ; 128 LEs              ; 80 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|register_file[5][5]                                                                                                                                    ;
; 20:1               ; 16 bits   ; 208 LEs       ; 128 LEs              ; 80 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|register_file[4][0]                                                                                                                                    ;
; 20:1               ; 16 bits   ; 208 LEs       ; 128 LEs              ; 80 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|register_file[3][11]                                                                                                                                   ;
; 20:1               ; 16 bits   ; 208 LEs       ; 128 LEs              ; 80 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|register_file[2][15]                                                                                                                                   ;
; 20:1               ; 16 bits   ; 208 LEs       ; 128 LEs              ; 80 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|register_file[1][14]                                                                                                                                   ;
; 20:1               ; 16 bits   ; 208 LEs       ; 128 LEs              ; 80 LEs                 ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|register_file[0][14]                                                                                                                                   ;
; 63:1               ; 6 bits    ; 252 LEs       ; 252 LEs              ; 0 LEs                  ; Yes        ; |Rhody_System|vga1:Video_VGA1|gg[0]                                                                                                                                                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Rhody_System|random:Pseudo_Random|state[0][0]                                                                                                                                                 ;
; 13:1               ; 19 bits   ; 152 LEs       ; 0 LEs                ; 152 LEs                ; Yes        ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|SP[7]                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Rhody_System|random:Pseudo_Random|SV                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|alu:Rhody_ALU|RotateRight0                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|alu:Rhody_ALU|RotateRight0                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Rhody_System|vga1:Video_VGA1|vcount                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|register_file                                                                                                                                          ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|Mux218                                                                                                                                                 ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|Mux25                                                                                                                                                  ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|Mux109                                                                                                                                                 ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|Mux88                                                                                                                                                  ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|Mux185                                                                                                                                                 ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|Mux159                                                                                                                                                 ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Rhody_System|vga1:Video_VGA1|r[1]                                                                                                                                                             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Rhody_System|Rhody_CPU_pipe_BP:the_cpu|alu:Rhody_ALU|alu_out[11]                                                                                                                              ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |Rhody_System|mem_in[13]                                                                                                                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Rhody_System|mem_in[5]                                                                                                                                                                        ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |Rhody_System|random:Pseudo_Random|Mux91                                                                                                                                                       ;
; 73:1               ; 5 bits    ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |Rhody_System|mem_in[4]                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated|altsyncram_t453:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for data_mem:Data_Memory|altsyncram:altsyncram_component|altsyncram_p604:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for stack_mem:Stack_Memory|altsyncram:altsyncram_component|altsyncram_p604:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for sys_rom:SYS_ROM|altsyncram:altsyncram_component|altsyncram_mb24:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component|altsyncram_7v14:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga1:Video_VGA1|vramt:VRAM_text|altsyncram:altsyncram_component|altsyncram_5p14:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga1:Video_VGA1|VROM:font_table|altsyncram:altsyncram_component|altsyncram_2b34:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rhody_CPU_pipe_BP:the_cpu|alu:Rhody_ALU|add_sub:lpm_add_sub_component|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                          ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                       ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                       ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                       ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                       ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                            ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                                                       ;
; USE_WYS                ; OFF         ; Untyped                                                                                                       ;
; STYLE                  ; FAST        ; Untyped                                                                                                       ;
; CBXI_PARAMETER         ; add_sub_8lh ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                ;
+------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prog_rom:Program_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; Rhody_CLI.hex        ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_8j44      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_mem:Data_Memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_p604      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: stack_mem:Stack_Memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Signed Integer                          ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                          ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_p604      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_rom:SYS_ROM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Signed Integer                   ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                   ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; Library.hex          ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_mb24      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                              ;
; WIDTH_A                            ; 6                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 512000               ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 6                    ; Signed Integer                                       ;
; WIDTHAD_B                          ; 19                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 512000               ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_7v14      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga1:Video_VGA1|vramt:VRAM_text|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                          ;
; WIDTH_A                            ; 7                    ; Signed Integer                                   ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 7                    ; Signed Integer                                   ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                   ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_5p14      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga1:Video_VGA1|VROM:font_table|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                          ;
+------------------------------------+-------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                       ;
; WIDTH_A                            ; 8                       ; Signed Integer                                ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                       ;
; WIDTH_B                            ; 1                       ; Signed Integer                                ;
; WIDTHAD_B                          ; 1                       ; Signed Integer                                ;
; NUMWORDS_B                         ; 0                       ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                       ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                       ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                       ;
; INIT_FILE                          ; ./IO/ascii_char_rom.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                       ; Signed Integer                                ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_2b34         ; Untyped                                       ;
+------------------------------------+-------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga1:Video_VGA1|vgapll:pll|vgapll_0002:vgapll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                    ;
+--------------------------------------+------------------------+---------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                  ;
; fractional_vco_multiplier            ; false                  ; String                                                  ;
; pll_type                             ; General                ; String                                                  ;
; pll_subtype                          ; General                ; String                                                  ;
; number_of_clocks                     ; 1                      ; Signed Integer                                          ;
; operation_mode                       ; direct                 ; String                                                  ;
; deserialization_factor               ; 4                      ; Signed Integer                                          ;
; data_rate                            ; 0                      ; Signed Integer                                          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                          ;
; output_clock_frequency0              ; 33.333333 MHz          ; String                                                  ;
; phase_shift0                         ; 0 ps                   ; String                                                  ;
; duty_cycle0                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                  ;
; phase_shift1                         ; 0 ps                   ; String                                                  ;
; duty_cycle1                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                  ;
; phase_shift2                         ; 0 ps                   ; String                                                  ;
; duty_cycle2                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                  ;
; phase_shift3                         ; 0 ps                   ; String                                                  ;
; duty_cycle3                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                  ;
; phase_shift4                         ; 0 ps                   ; String                                                  ;
; duty_cycle4                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                  ;
; phase_shift5                         ; 0 ps                   ; String                                                  ;
; duty_cycle5                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                  ;
; phase_shift6                         ; 0 ps                   ; String                                                  ;
; duty_cycle6                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                  ;
; phase_shift7                         ; 0 ps                   ; String                                                  ;
; duty_cycle7                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                  ;
; phase_shift8                         ; 0 ps                   ; String                                                  ;
; duty_cycle8                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                  ;
; phase_shift9                         ; 0 ps                   ; String                                                  ;
; duty_cycle9                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                  ;
; phase_shift10                        ; 0 ps                   ; String                                                  ;
; duty_cycle10                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                  ;
; phase_shift11                        ; 0 ps                   ; String                                                  ;
; duty_cycle11                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                  ;
; phase_shift12                        ; 0 ps                   ; String                                                  ;
; duty_cycle12                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                  ;
; phase_shift13                        ; 0 ps                   ; String                                                  ;
; duty_cycle13                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                  ;
; phase_shift14                        ; 0 ps                   ; String                                                  ;
; duty_cycle14                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                  ;
; phase_shift15                        ; 0 ps                   ; String                                                  ;
; duty_cycle15                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                  ;
; phase_shift16                        ; 0 ps                   ; String                                                  ;
; duty_cycle16                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                  ;
; phase_shift17                        ; 0 ps                   ; String                                                  ;
; duty_cycle17                         ; 50                     ; Signed Integer                                          ;
; clock_name_0                         ;                        ; String                                                  ;
; clock_name_1                         ;                        ; String                                                  ;
; clock_name_2                         ;                        ; String                                                  ;
; clock_name_3                         ;                        ; String                                                  ;
; clock_name_4                         ;                        ; String                                                  ;
; clock_name_5                         ;                        ; String                                                  ;
; clock_name_6                         ;                        ; String                                                  ;
; clock_name_7                         ;                        ; String                                                  ;
; clock_name_8                         ;                        ; String                                                  ;
; clock_name_global_0                  ; false                  ; String                                                  ;
; clock_name_global_1                  ; false                  ; String                                                  ;
; clock_name_global_2                  ; false                  ; String                                                  ;
; clock_name_global_3                  ; false                  ; String                                                  ;
; clock_name_global_4                  ; false                  ; String                                                  ;
; clock_name_global_5                  ; false                  ; String                                                  ;
; clock_name_global_6                  ; false                  ; String                                                  ;
; clock_name_global_7                  ; false                  ; String                                                  ;
; clock_name_global_8                  ; false                  ; String                                                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                          ;
; m_cnt_bypass_en                      ; false                  ; String                                                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                          ;
; n_cnt_bypass_en                      ; false                  ; String                                                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en0                     ; false                  ; String                                                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en1                     ; false                  ; String                                                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en2                     ; false                  ; String                                                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en3                     ; false                  ; String                                                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en4                     ; false                  ; String                                                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en5                     ; false                  ; String                                                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en6                     ; false                  ; String                                                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en7                     ; false                  ; String                                                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en8                     ; false                  ; String                                                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en9                     ; false                  ; String                                                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en10                    ; false                  ; String                                                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en11                    ; false                  ; String                                                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en12                    ; false                  ; String                                                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en13                    ; false                  ; String                                                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en14                    ; false                  ; String                                                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en15                    ; false                  ; String                                                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en16                    ; false                  ; String                                                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en17                    ; false                  ; String                                                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                          ;
; pll_vco_div                          ; 1                      ; Signed Integer                                          ;
; pll_slf_rst                          ; false                  ; String                                                  ;
; pll_bw_sel                           ; low                    ; String                                                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                  ;
; pll_cp_current                       ; 0                      ; Signed Integer                                          ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                          ;
; pll_fractional_division              ; 1                      ; Signed Integer                                          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                  ;
; mimic_fbclk_type                     ; gclk                   ; String                                                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                          ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                  ;
+--------------------------------------+------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer:System_Timer0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; speed          ; 50    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                   ;
; Entity Instance                           ; prog_rom:Program_ROM|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 32                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 0                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; data_mem:Data_Memory|altsyncram:altsyncram_component                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 32                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 0                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; stack_mem:Stack_Memory|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 32                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 0                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; sys_rom:SYS_ROM|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 32                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 0                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 6                                                                   ;
;     -- NUMWORDS_A                         ; 512000                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 6                                                                   ;
;     -- NUMWORDS_B                         ; 512000                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; vga1:Video_VGA1|vramt:VRAM_text|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 7                                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 7                                                                   ;
;     -- NUMWORDS_B                         ; 2048                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; vga1:Video_VGA1|VROM:font_table|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                 ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 0                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "vga1:Video_VGA1|vramt:VRAM_text" ;
+--------+-------+----------+---------------------------------+
; Port   ; Type  ; Severity ; Details                         ;
+--------+-------+----------+---------------------------------+
; wren_a ; Input ; Info     ; Stuck at GND                    ;
+--------+-------+----------+---------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "vga1:Video_VGA1|vramg:VRAM_graphics" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                        ;
; wren_a ; Input ; Info     ; Stuck at GND                        ;
+--------+-------+----------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                        ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                  ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; 0              ; PROG        ; 32    ; 2048  ; Read/Write ; prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1666                        ;
;     CLR               ; 49                          ;
;     ENA               ; 1168                        ;
;     ENA CLR           ; 185                         ;
;     ENA CLR SCLR      ; 32                          ;
;     ENA CLR SCLR SLD  ; 11                          ;
;     ENA CLR SLD       ; 91                          ;
;     ENA SCLR SLD      ; 12                          ;
;     ENA SLD           ; 96                          ;
;     plain             ; 22                          ;
; arriav_io_obuf        ; 5                           ;
; arriav_lcell_comb     ; 4690                        ;
;     arith             ; 517                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 118                         ;
;         2 data inputs ; 77                          ;
;         3 data inputs ; 44                          ;
;         4 data inputs ; 244                         ;
;         5 data inputs ; 32                          ;
;     extend            ; 38                          ;
;         7 data inputs ; 38                          ;
;     normal            ; 4135                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 61                          ;
;         2 data inputs ; 191                         ;
;         3 data inputs ; 711                         ;
;         4 data inputs ; 178                         ;
;         5 data inputs ; 429                         ;
;         6 data inputs ; 2564                        ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 113                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 521                         ;
;                       ;                             ;
; Max LUT depth         ; 13.30                       ;
; Average LUT depth     ; 5.44                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Thu Dec 16 22:42:00 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Rhody_System -c Rhody_System
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file io/sevenseg.vhd
    Info (12022): Found design unit 1: sevenseg-decoder File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/sevenseg.vhd Line: 10
    Info (12023): Found entity 1: sevenseg File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/sevenseg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rhody_system.vhd
    Info (12022): Found design unit 1: Rhody_System-DE1_SoC File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 20
    Info (12023): Found entity 1: Rhody_System File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file io/vga1.vhd
    Info (12022): Found design unit 1: vga1-vga File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vga1.vhd Line: 24
    Info (12023): Found entity 1: vga1 File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vga1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file io/vga2.vhd
    Info (12022): Found design unit 1: vga2-vga File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vga2.vhd Line: 22
    Info (12023): Found entity 1: vga2 File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vga2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file io/vga3.vhd
    Info (12022): Found design unit 1: vga3-vga File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vga3.vhd Line: 22
    Info (12023): Found entity 1: vga3 File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vga3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file io/gpio.vhd
    Info (12022): Found design unit 1: gpio-gpio File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/gpio.vhd Line: 16
    Info (12023): Found entity 1: gpio File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/gpio.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file io/timer.vhd
    Info (12022): Found design unit 1: timer-repeat File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/timer.vhd Line: 18
    Info (12023): Found entity 1: timer File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/timer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file io/random.vhd
    Info (12022): Found design unit 1: random-WELLRNG512 File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/random.vhd Line: 34
    Info (12023): Found entity 1: random File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/random.vhd Line: 5
Info (12021): Found 3 design units, including 3 entities, in source file io/i2c_touch_config.v
    Info (12023): Found entity 1: i2c_touch_config File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/i2c_touch_config.v Line: 2
    Info (12023): Found entity 2: i2c_master_byte_ctrl File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/i2c_touch_config.v Line: 360
    Info (12023): Found entity 3: i2c_master_bit_ctrl File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/i2c_touch_config.v Line: 640
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-alu_arch File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/ALU.vhd Line: 14
    Info (12023): Found entity 1: alu File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file io/debounce.vhd
    Info (12022): Found design unit 1: debounce-debounce File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/debounce.vhd Line: 14
    Info (12023): Found entity 1: debounce File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/debounce.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file prog_rom.vhd
    Info (12022): Found design unit 1: prog_rom-SYN File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/prog_rom.vhd Line: 53
    Info (12023): Found entity 1: prog_rom File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/prog_rom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhd
    Info (12022): Found design unit 1: data_mem-SYN File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/data_mem.vhd Line: 55
    Info (12023): Found entity 1: data_mem File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/data_mem.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file stack_mem.vhd
    Info (12022): Found design unit 1: stack_mem-SYN File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/stack_mem.vhd Line: 55
    Info (12023): Found entity 1: stack_mem File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/stack_mem.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file sys_rom.vhd
    Info (12022): Found design unit 1: sys_rom-SYN File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/sys_rom.vhd Line: 53
    Info (12023): Found entity 1: sys_rom File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/sys_rom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ext_mem.vhd
    Info (12022): Found design unit 1: ext_mem-SYN File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/ext_mem.vhd Line: 59
    Info (12023): Found entity 1: ext_mem File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/ext_mem.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file buf_mem.vhd
    Info (12022): Found design unit 1: buf_mem-SYN File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/buf_mem.vhd Line: 59
    Info (12023): Found entity 1: buf_mem File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/buf_mem.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file add_sub.vhd
    Info (12022): Found design unit 1: add_sub-SYN File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/add_sub.vhd Line: 56
    Info (12023): Found entity 1: add_sub File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/add_sub.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file io/krom.vhd
    Info (12022): Found design unit 1: krom-SYN File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/KROM.vhd Line: 53
    Info (12023): Found entity 1: KROM File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/KROM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file io/vrom.vhd
    Info (12022): Found design unit 1: vrom-SYN File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/VROM.vhd Line: 53
    Info (12023): Found entity 1: VROM File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/VROM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file io/vgapll.vhd
    Info (12022): Found design unit 1: vgapll-rtl File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vgapll.vhd Line: 19
    Info (12023): Found entity 1: vgapll File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vgapll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file io/vgapll/vgapll_0002.v
    Info (12023): Found entity 1: vgapll_0002 File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vgapll/vgapll_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file io/vramg.vhd
    Info (12022): Found design unit 1: vramg-SYN File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vramg.vhd Line: 60
    Info (12023): Found entity 1: vramg File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vramg.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file io/vramg1.vhd
    Info (12022): Found design unit 1: vramg1-SYN File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vramg1.vhd Line: 60
    Info (12023): Found entity 1: vramg1 File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vramg1.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file io/vramg2.vhd
    Info (12022): Found design unit 1: vramg2-SYN File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vramg2.vhd Line: 60
    Info (12023): Found entity 1: vramg2 File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vramg2.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file io/vramt.vhd
    Info (12022): Found design unit 1: vramt-SYN File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vramt.vhd Line: 60
    Info (12023): Found entity 1: vramt File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vramt.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file io/vramt1.vhd
    Info (12022): Found design unit 1: vramt1-SYN File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vramt1.vhd Line: 60
    Info (12023): Found entity 1: vramt1 File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vramt1.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file io/vrom1.vhd
    Info (12022): Found design unit 1: vrom1-SYN File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/VROM1.vhd Line: 53
    Info (12023): Found entity 1: VROM1 File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/VROM1.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file rhody_cpu_pipe_bp_v3-0.vhd
    Info (12022): Found design unit 1: Rhody_CPU_pipe_BP-Structural File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 18
    Info (12023): Found entity 1: Rhody_CPU_pipe_BP File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 5
Info (12127): Elaborating entity "Rhody_System" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Rhody_System.vhd(15): used implicit default value for signal "MTL_TOUCH_I2C_SCL" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at Rhody_System.vhd(25): used implicit default value for signal "kascii" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at Rhody_System.vhd(25): used implicit default value for signal "cr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 25
Warning (10036): Verilog HDL or VHDL warning at Rhody_System.vhd(30): object "en_time1" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at Rhody_System.vhd(31): object "en_ext" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 31
Warning (10036): Verilog HDL or VHDL warning at Rhody_System.vhd(31): object "en_buf" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 31
Warning (10036): Verilog HDL or VHDL warning at Rhody_System.vhd(37): object "en_tready" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at Rhody_System.vhd(37): object "en_tcount" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at Rhody_System.vhd(37): object "en_gesture" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at Rhody_System.vhd(37): object "en_x1" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at Rhody_System.vhd(37): object "en_y1" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 37
Warning (10036): Verilog HDL or VHDL warning at Rhody_System.vhd(38): object "en_x2" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at Rhody_System.vhd(38): object "en_y2" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at Rhody_System.vhd(38): object "en_x3" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at Rhody_System.vhd(38): object "en_y3" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at Rhody_System.vhd(38): object "en_x4" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at Rhody_System.vhd(38): object "en_y4" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at Rhody_System.vhd(38): object "en_x5" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at Rhody_System.vhd(38): object "en_y5" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 38
Warning (10873): Using initial value X (don't care) for net "GPIO_1[29]" at Rhody_System.vhd(13) File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 13
Warning (10873): Using initial value X (don't care) for net "GPIO_1[17..16]" at Rhody_System.vhd(13) File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 13
Warning (10873): Using initial value X (don't care) for net "GPIO_1[2]" at Rhody_System.vhd(13) File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 13
Warning (10873): Using initial value X (don't care) for net "GPIO_1[0]" at Rhody_System.vhd(13) File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 13
Info (12128): Elaborating entity "Rhody_CPU_pipe_BP" for hierarchy "Rhody_CPU_pipe_BP:the_cpu" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 112
Warning (10036): Verilog HDL or VHDL warning at Rhody_CPU_pipe_BP_v3-0.vhd(32): object "wva" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 32
Warning (10036): Verilog HDL or VHDL warning at Rhody_CPU_pipe_BP_v3-0.vhd(33): object "wvb" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at Rhody_CPU_pipe_BP_v3-0.vhd(34): object "wvc" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 34
Warning (10036): Verilog HDL or VHDL warning at Rhody_CPU_pipe_BP_v3-0.vhd(35): object "wvd" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at Rhody_CPU_pipe_BP_v3-0.vhd(36): object "wve" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at Rhody_CPU_pipe_BP_v3-0.vhd(38): object "wvg" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at Rhody_CPU_pipe_BP_v3-0.vhd(39): object "wvh" assigned a value but never read File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 39
Info (12128): Elaborating entity "alu" for hierarchy "Rhody_CPU_pipe_BP:the_cpu|alu:Rhody_ALU" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 457
Info (12128): Elaborating entity "add_sub" for hierarchy "Rhody_CPU_pipe_BP:the_cpu|alu:Rhody_ALU|add_sub:lpm_add_sub_component" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/ALU.vhd Line: 21
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Rhody_CPU_pipe_BP:the_cpu|alu:Rhody_ALU|add_sub:lpm_add_sub_component|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/add_sub.vhd Line: 87
Info (12130): Elaborated megafunction instantiation "Rhody_CPU_pipe_BP:the_cpu|alu:Rhody_ALU|add_sub:lpm_add_sub_component|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/add_sub.vhd Line: 87
Info (12133): Instantiated megafunction "Rhody_CPU_pipe_BP:the_cpu|alu:Rhody_ALU|add_sub:lpm_add_sub_component|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/add_sub.vhd Line: 87
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8lh.tdf
    Info (12023): Found entity 1: add_sub_8lh File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/add_sub_8lh.tdf Line: 26
Info (12128): Elaborating entity "add_sub_8lh" for hierarchy "Rhody_CPU_pipe_BP:the_cpu|alu:Rhody_ALU|add_sub:lpm_add_sub_component|lpm_add_sub:LPM_ADD_SUB_component|add_sub_8lh:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "prog_rom" for hierarchy "prog_rom:Program_ROM" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 151
Info (12128): Elaborating entity "altsyncram" for hierarchy "prog_rom:Program_ROM|altsyncram:altsyncram_component" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/prog_rom.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "prog_rom:Program_ROM|altsyncram:altsyncram_component" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/prog_rom.vhd Line: 60
Info (12133): Instantiated megafunction "prog_rom:Program_ROM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/prog_rom.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Rhody_CLI.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=PROG"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8j44.tdf
    Info (12023): Found entity 1: altsyncram_8j44 File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_8j44.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8j44" for hierarchy "prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t453.tdf
    Info (12023): Found entity 1: altsyncram_t453 File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_t453.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_t453" for hierarchy "prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated|altsyncram_t453:altsyncram1" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_8j44.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_8j44.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_8j44.tdf Line: 36
Info (12133): Instantiated megafunction "prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_8j44.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1347571527"
    Info (12134): Parameter "NUMWORDS" = "2048"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "11"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "prog_rom:Program_ROM|altsyncram:altsyncram_component|altsyncram_8j44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "data_mem" for hierarchy "data_mem:Data_Memory" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 159
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_mem:Data_Memory|altsyncram:altsyncram_component" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/data_mem.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "data_mem:Data_Memory|altsyncram:altsyncram_component" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/data_mem.vhd Line: 62
Info (12133): Instantiated megafunction "data_mem:Data_Memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/data_mem.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p604.tdf
    Info (12023): Found entity 1: altsyncram_p604 File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_p604.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p604" for hierarchy "data_mem:Data_Memory|altsyncram:altsyncram_component|altsyncram_p604:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "stack_mem" for hierarchy "stack_mem:Stack_Memory" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 199
Info (12128): Elaborating entity "sys_rom" for hierarchy "sys_rom:SYS_ROM" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 209
Info (12128): Elaborating entity "altsyncram" for hierarchy "sys_rom:SYS_ROM|altsyncram:altsyncram_component" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/sys_rom.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "sys_rom:SYS_ROM|altsyncram:altsyncram_component" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/sys_rom.vhd Line: 60
Info (12133): Instantiated megafunction "sys_rom:SYS_ROM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/sys_rom.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Library.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mb24.tdf
    Info (12023): Found entity 1: altsyncram_mb24 File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_mb24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mb24" for hierarchy "sys_rom:SYS_ROM|altsyncram:altsyncram_component|altsyncram_mb24:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "vga1" for hierarchy "vga1:Video_VGA1" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 224
Info (12128): Elaborating entity "vramg" for hierarchy "vga1:Video_VGA1|vramg:VRAM_graphics" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vga1.vhd Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vramg.vhd Line: 69
Info (12130): Elaborated megafunction instantiation "vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vramg.vhd Line: 69
Info (12133): Instantiated megafunction "vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vramg.vhd Line: 69
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512000"
    Info (12134): Parameter "numwords_b" = "512000"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_b" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "widthad_b" = "19"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7v14.tdf
    Info (12023): Found entity 1: altsyncram_7v14 File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_7v14.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_7v14" for hierarchy "vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component|altsyncram_7v14:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1na.tdf
    Info (12023): Found entity 1: decode_1na File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/decode_1na.tdf Line: 23
Info (12128): Elaborating entity "decode_1na" for hierarchy "vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component|altsyncram_7v14:auto_generated|decode_1na:decode2" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_7v14.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_q2a.tdf
    Info (12023): Found entity 1: decode_q2a File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/decode_q2a.tdf Line: 23
Info (12128): Elaborating entity "decode_q2a" for hierarchy "vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component|altsyncram_7v14:auto_generated|decode_q2a:rden_decode_a" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_7v14.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_fhb.tdf
    Info (12023): Found entity 1: mux_fhb File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/mux_fhb.tdf Line: 23
Info (12128): Elaborating entity "mux_fhb" for hierarchy "vga1:Video_VGA1|vramg:VRAM_graphics|altsyncram:altsyncram_component|altsyncram_7v14:auto_generated|mux_fhb:mux4" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_7v14.tdf Line: 54
Info (12128): Elaborating entity "vramt" for hierarchy "vga1:Video_VGA1|vramt:VRAM_text" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vga1.vhd Line: 67
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga1:Video_VGA1|vramt:VRAM_text|altsyncram:altsyncram_component" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vramt.vhd Line: 69
Info (12130): Elaborated megafunction instantiation "vga1:Video_VGA1|vramt:VRAM_text|altsyncram:altsyncram_component" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vramt.vhd Line: 69
Info (12133): Instantiated megafunction "vga1:Video_VGA1|vramt:VRAM_text|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vramt.vhd Line: 69
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "7"
    Info (12134): Parameter "width_b" = "7"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5p14.tdf
    Info (12023): Found entity 1: altsyncram_5p14 File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_5p14.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5p14" for hierarchy "vga1:Video_VGA1|vramt:VRAM_text|altsyncram:altsyncram_component|altsyncram_5p14:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "VROM" for hierarchy "vga1:Video_VGA1|VROM:font_table" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vga1.vhd Line: 82
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga1:Video_VGA1|VROM:font_table|altsyncram:altsyncram_component" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/VROM.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "vga1:Video_VGA1|VROM:font_table|altsyncram:altsyncram_component" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/VROM.vhd Line: 60
Info (12133): Instantiated megafunction "vga1:Video_VGA1|VROM:font_table|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/VROM.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./IO/ascii_char_rom.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2b34.tdf
    Info (12023): Found entity 1: altsyncram_2b34 File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/altsyncram_2b34.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2b34" for hierarchy "vga1:Video_VGA1|VROM:font_table|altsyncram:altsyncram_component|altsyncram_2b34:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "vgapll" for hierarchy "vga1:Video_VGA1|vgapll:pll" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vga1.vhd Line: 190
Info (12128): Elaborating entity "vgapll_0002" for hierarchy "vga1:Video_VGA1|vgapll:pll|vgapll_0002:vgapll_inst" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vgapll.vhd Line: 31
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga1:Video_VGA1|vgapll:pll|vgapll_0002:vgapll_inst|altera_pll:altera_pll_i" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vgapll/vgapll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga1:Video_VGA1|vgapll:pll|vgapll_0002:vgapll_inst|altera_pll:altera_pll_i" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vgapll/vgapll_0002.v Line: 85
Info (12133): Instantiated megafunction "vga1:Video_VGA1|vgapll:pll|vgapll_0002:vgapll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/vgapll/vgapll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "33.333333 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "gpio" for hierarchy "gpio:GPIO_interface" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 297
Info (12128): Elaborating entity "sevenseg" for hierarchy "gpio:GPIO_interface|sevenseg:display3" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/IO/gpio.vhd Line: 20
Info (12128): Elaborating entity "timer" for hierarchy "timer:System_Timer0" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 314
Info (12128): Elaborating entity "random" for hierarchy "random:Pseudo_Random" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 342
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.12.16.22:42:22 Progress: Loading slda2022fcc/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda2022fcc/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/ip/slda2022fcc/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/db/ip/slda2022fcc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "mem_in[31]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[30]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[29]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[28]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[27]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[26]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[25]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[24]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[23]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[22]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[21]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[20]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[19]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[18]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[17]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[16]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[15]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[14]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[13]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[12]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[11]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[10]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[9]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[8]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[7]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[6]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[5]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[4]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[3]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[2]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[1]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
    Warning (13048): Converted tri-state node "mem_in[0]" into a selector File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_CPU_pipe_BP_v3-0.vhd Line: 48
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 11
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 11
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 12
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 12
    Warning (13040): bidirectional pin "MTL_TOUCH_I2C_SDA" has no driver File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 16
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GPIO_1[0]" is stuck at GND File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 13
    Warning (13410): Pin "GPIO_1[2]" is stuck at GND File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 13
    Warning (13410): Pin "GPIO_1[16]" is stuck at GND File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 13
    Warning (13410): Pin "GPIO_1[17]" is stuck at GND File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 13
    Warning (13410): Pin "GPIO_1[29]" is stuck at GND File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 13
    Warning (13410): Pin "MTL_TOUCH_I2C_SCL" is stuck at GND File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 15
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file C:/Users/hallo/Documents/Quartus/SHA512_optimization/output_files/Rhody_System.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 7
    Warning (15610): No output dependent on input pin "MTL_TOUCH_INT_n" File: C:/Users/hallo/Documents/Quartus/SHA512_optimization/Rhody_System.vhd Line: 14
Info (21057): Implemented 6341 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 66 output pins
    Info (21060): Implemented 5 bidirectional pins
    Info (21061): Implemented 5724 logic cells
    Info (21064): Implemented 521 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings
    Info: Peak virtual memory: 5041 megabytes
    Info: Processing ended: Thu Dec 16 22:43:03 2021
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:01:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/hallo/Documents/Quartus/SHA512_optimization/output_files/Rhody_System.map.smsg.


