vhdl xil_defaultlib  \
"../../../../Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_axi_iic_0_0/sim/Zynq_Base_Phased_Array_axi_iic_0_0.vhd" \
"../../../../Zynq_Base_Phased_Array.srcs/sources_1/bd/Zynq_Base_Phased_Array/ip/Zynq_Base_Phased_Array_rst_ps7_0_50M_0/sim/Zynq_Base_Phased_Array_rst_ps7_0_50M_0.vhd" \

nosort
