#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa707c150d0 .scope module, "andOp" "andOp" 2 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "andOut"
v0x7fa707c16f40_0 .var "andOut", 0 0;
o0x10cbb7038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa707c25630_0 .net "branch", 0 0, o0x10cbb7038;  0 drivers
o0x10cbb7068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa707c256d0_0 .net "zero", 0 0, o0x10cbb7068;  0 drivers
E_0x7fa707c15bd0 .event edge, v0x7fa707c25630_0, v0x7fa707c256d0_0;
S_0x7fa707c03340 .scope module, "syscall" "syscall" 3 6;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscallControl"
    .port_info 1 /INPUT 32 "v0"
    .port_info 2 /INPUT 32 "a0"
o0x10cbb7128 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa707c257f0_0 .net "a0", 31 0, o0x10cbb7128;  0 drivers
o0x10cbb7158 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa707c258b0_0 .net "syscallControl", 0 0, o0x10cbb7158;  0 drivers
o0x10cbb7188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa707c25950_0 .net "v0", 31 0, o0x10cbb7188;  0 drivers
E_0x7fa707c257b0 .event edge, v0x7fa707c258b0_0, v0x7fa707c25950_0, v0x7fa707c257f0_0;
S_0x7fa707c11280 .scope module, "testbench" "testbench" 4 22;
 .timescale 0 0;
o0x10cbbb1a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fa707c30180 .functor AND 1, v0x7fa707c25dd0_0, o0x10cbbb1a8, C4<1>, C4<1>;
v0x7fa707c2d9e0_0 .net "Zero", 0 0, v0x7fa707c25dd0_0;  1 drivers
v0x7fa707c2da70_0 .net *"_s20", 0 0, L_0x7fa707c30180;  1 drivers
L_0x10cbe90e0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7fa707c2db10_0 .net/2u *"_s6", 31 0, L_0x10cbe90e0;  1 drivers
v0x7fa707c2dbd0_0 .net "a0", 31 0, L_0x7fa707c2f920;  1 drivers
v0x7fa707c2dc90_0 .net "aluMuxOut", 31 0, v0x7fa707c2acd0_0;  1 drivers
v0x7fa707c2dda0_0 .net "aluResult", 31 0, v0x7fa707c25e70_0;  1 drivers
v0x7fa707c2de30_0 .net "andOut", 0 0, o0x10cbbb1a8;  0 drivers
v0x7fa707c2dec0_0 .net "branchAdderOut", 31 0, v0x7fa707c267c0_0;  1 drivers
v0x7fa707c2df90_0 .net "branch_mux_out", 31 0, v0x7fa707c2b260_0;  1 drivers
v0x7fa707c2e0a0_0 .var "clock", 0 0;
RS_0x10cbb77b8 .resolv tri, v0x7fa707c27350_0, L_0x7fa707c300e0;
v0x7fa707c2e130_0 .net8 "controlSig", 10 0, RS_0x10cbb77b8;  2 drivers
v0x7fa707c2e1c0_0 .net "currPC", 31 0, v0x7fa707c2bcc0_0;  1 drivers
v0x7fa707c2e250_0 .net "inst", 31 0, v0x7fa707c291f0_0;  1 drivers
v0x7fa707c2e360_0 .net "jalControl", 0 0, v0x7fa707c274a0_0;  1 drivers
v0x7fa707c2e3f0_0 .net "jrControl", 0 0, v0x7fa707c27540_0;  1 drivers
v0x7fa707c2e4c0_0 .net "jrMux_out", 31 0, v0x7fa707c29760_0;  1 drivers
v0x7fa707c2e590_0 .net "jumpAddr", 31 0, L_0x7fa707c2f530;  1 drivers
v0x7fa707c2e760_0 .net "nextPC", 31 0, v0x7fa707c2b800_0;  1 drivers
v0x7fa707c2e7f0_0 .net "pcPlus4", 31 0, L_0x7fa707c2ef00;  1 drivers
v0x7fa707c2e900_0 .net "ra", 31 0, L_0x7fa707c2f9d0;  1 drivers
v0x7fa707c2e990_0 .net "readData1", 31 0, v0x7fa707c2c710_0;  1 drivers
v0x7fa707c2ea20_0 .net "readData2", 31 0, v0x7fa707c2c7c0_0;  1 drivers
v0x7fa707c2eab0_0 .net "readData_mem", 31 0, v0x7fa707c28d40_0;  1 drivers
v0x7fa707c2eb80_0 .net "signExtendedValue", 31 0, v0x7fa707c2d8f0_0;  1 drivers
v0x7fa707c2ec10_0 .net "syscallControl", 0 0, v0x7fa707c275e0_0;  1 drivers
v0x7fa707c2eca0_0 .net "v0", 31 0, L_0x7fa707c2f870;  1 drivers
v0x7fa707c2ed30_0 .net "writeData", 31 0, v0x7fa707c2a730_0;  1 drivers
v0x7fa707c2ee00_0 .net "writeReg", 4 0, v0x7fa707c2d4f0_0;  1 drivers
L_0x7fa707c2f650 .part RS_0x10cbb77b8, 10, 1;
L_0x7fa707c2f730 .part v0x7fa707c291f0_0, 16, 5;
L_0x7fa707c2f7d0 .part v0x7fa707c291f0_0, 11, 5;
L_0x7fa707c2faa0 .arith/sum 32, v0x7fa707c2bcc0_0, L_0x10cbe90e0;
L_0x7fa707c2fbc0 .part v0x7fa707c291f0_0, 21, 5;
L_0x7fa707c2fd90 .part v0x7fa707c291f0_0, 16, 5;
L_0x7fa707c2fe30 .part RS_0x10cbb77b8, 2, 1;
L_0x7fa707c2fed0 .part RS_0x10cbb77b8, 1, 1;
L_0x7fa707c2fff0 .part RS_0x10cbb77b8, 3, 3;
L_0x7fa707c300e0 .part/pv L_0x7fa707c30180, 8, 1, 11;
L_0x7fa707c30270 .part RS_0x10cbb77b8, 9, 1;
L_0x7fa707c30370 .part RS_0x10cbb77b8, 0, 1;
L_0x7fa707c30510 .part RS_0x10cbb77b8, 7, 1;
L_0x7fa707c305b0 .part RS_0x10cbb77b8, 6, 1;
S_0x7fa707c25a60 .scope module, "ALUBlock" "alu" 4 73, 5 4 0, S_0x7fa707c11280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1"
    .port_info 1 /INPUT 32 "data2"
    .port_info 2 /INPUT 3 "ALUOp"
    .port_info 3 /OUTPUT 32 "address"
    .port_info 4 /OUTPUT 1 "Zero"
v0x7fa707c25d10_0 .net "ALUOp", 2 0, L_0x7fa707c2fff0;  1 drivers
v0x7fa707c25dd0_0 .var "Zero", 0 0;
v0x7fa707c25e70_0 .var "address", 31 0;
v0x7fa707c25f30_0 .net "data1", 31 0, v0x7fa707c2c710_0;  alias, 1 drivers
v0x7fa707c25fe0_0 .net "data2", 31 0, v0x7fa707c2acd0_0;  alias, 1 drivers
E_0x7fa707c25cd0 .event edge, v0x7fa707c25d10_0, v0x7fa707c25f30_0, v0x7fa707c25fe0_0, v0x7fa707c25e70_0;
S_0x7fa707c26150 .scope module, "add4PC" "add4" 4 55, 6 5 0, S_0x7fa707c11280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "PCplus4"
v0x7fa707c26300_0 .net "PCplus4", 31 0, L_0x7fa707c2ef00;  alias, 1 drivers
L_0x10cbe9008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fa707c263b0_0 .net/2u *"_s0", 31 0, L_0x10cbe9008;  1 drivers
v0x7fa707c26460_0 .net "currPC", 31 0, v0x7fa707c2bcc0_0;  alias, 1 drivers
L_0x7fa707c2ef00 .arith/sum 32, v0x7fa707c2bcc0_0, L_0x10cbe9008;
S_0x7fa707c26550 .scope module, "branchAddressAdder" "adder" 4 69, 7 6 0, S_0x7fa707c11280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pcPlus4"
    .port_info 1 /INPUT 32 "signExtImmediate"
    .port_info 2 /OUTPUT 32 "out"
v0x7fa707c267c0_0 .var "out", 31 0;
v0x7fa707c26880_0 .net "pcPlus4", 31 0, L_0x7fa707c2ef00;  alias, 1 drivers
v0x7fa707c26940_0 .net "signExtImmediate", 31 0, v0x7fa707c2d8f0_0;  alias, 1 drivers
E_0x7fa707c26790 .event edge, v0x7fa707c26300_0, v0x7fa707c26940_0;
S_0x7fa707c26a40 .scope module, "controlBlock" "control" 4 61, 8 6 0, S_0x7fa707c11280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /OUTPUT 1 "syscallControl"
    .port_info 2 /OUTPUT 1 "jrControl"
    .port_info 3 /OUTPUT 1 "jalControl"
    .port_info 4 /OUTPUT 11 "controlSig"
v0x7fa707c26cf0_0 .var "ALUOp", 2 0;
v0x7fa707c26db0_0 .var "ALUsrc", 0 0;
v0x7fa707c26e50_0 .var "Branch", 0 0;
v0x7fa707c26ee0_0 .var "Jump", 0 0;
v0x7fa707c26f80_0 .var "MemRead", 0 0;
v0x7fa707c27060_0 .var "MemToReg", 0 0;
v0x7fa707c27100_0 .var "MemWrite", 0 0;
v0x7fa707c271a0_0 .var "RegDst", 0 0;
v0x7fa707c27240_0 .var "RegWrite", 0 0;
v0x7fa707c27350_0 .var "controlSig", 10 0;
v0x7fa707c273f0_0 .net "inst", 31 0, v0x7fa707c291f0_0;  alias, 1 drivers
v0x7fa707c274a0_0 .var "jalControl", 0 0;
v0x7fa707c27540_0 .var "jrControl", 0 0;
v0x7fa707c275e0_0 .var "syscallControl", 0 0;
E_0x7fa707c26ca0 .event edge, v0x7fa707c273f0_0;
S_0x7fa707c27700 .scope module, "dataMemory" "dataMem" 4 81, 9 6 0, S_0x7fa707c11280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "memWrite"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /OUTPUT 32 "readData"
v0x7fa707c279c0_0 .net "address", 31 0, v0x7fa707c25e70_0;  alias, 1 drivers
v0x7fa707c27a70_0 .net "clock", 0 0, v0x7fa707c2e0a0_0;  1 drivers
v0x7fa707c27b00_0 .net "memRead", 0 0, L_0x7fa707c30510;  1 drivers
v0x7fa707c27bb0_0 .net "memWrite", 0 0, L_0x7fa707c30370;  1 drivers
v0x7fa707c27c50 .array "memory", 536870655 536870911, 31 0;
v0x7fa707c28d40_0 .var "readData", 31 0;
v0x7fa707c28df0_0 .net "writeData", 31 0, v0x7fa707c2c7c0_0;  alias, 1 drivers
E_0x7fa707c27940 .event negedge, v0x7fa707c27a70_0;
v0x7fa707c27c50_0 .array/port v0x7fa707c27c50, 0;
v0x7fa707c27c50_1 .array/port v0x7fa707c27c50, 1;
E_0x7fa707c27990/0 .event edge, v0x7fa707c27b00_0, v0x7fa707c25e70_0, v0x7fa707c27c50_0, v0x7fa707c27c50_1;
v0x7fa707c27c50_2 .array/port v0x7fa707c27c50, 2;
v0x7fa707c27c50_3 .array/port v0x7fa707c27c50, 3;
v0x7fa707c27c50_4 .array/port v0x7fa707c27c50, 4;
v0x7fa707c27c50_5 .array/port v0x7fa707c27c50, 5;
E_0x7fa707c27990/1 .event edge, v0x7fa707c27c50_2, v0x7fa707c27c50_3, v0x7fa707c27c50_4, v0x7fa707c27c50_5;
v0x7fa707c27c50_6 .array/port v0x7fa707c27c50, 6;
v0x7fa707c27c50_7 .array/port v0x7fa707c27c50, 7;
v0x7fa707c27c50_8 .array/port v0x7fa707c27c50, 8;
v0x7fa707c27c50_9 .array/port v0x7fa707c27c50, 9;
E_0x7fa707c27990/2 .event edge, v0x7fa707c27c50_6, v0x7fa707c27c50_7, v0x7fa707c27c50_8, v0x7fa707c27c50_9;
v0x7fa707c27c50_10 .array/port v0x7fa707c27c50, 10;
v0x7fa707c27c50_11 .array/port v0x7fa707c27c50, 11;
v0x7fa707c27c50_12 .array/port v0x7fa707c27c50, 12;
v0x7fa707c27c50_13 .array/port v0x7fa707c27c50, 13;
E_0x7fa707c27990/3 .event edge, v0x7fa707c27c50_10, v0x7fa707c27c50_11, v0x7fa707c27c50_12, v0x7fa707c27c50_13;
v0x7fa707c27c50_14 .array/port v0x7fa707c27c50, 14;
v0x7fa707c27c50_15 .array/port v0x7fa707c27c50, 15;
v0x7fa707c27c50_16 .array/port v0x7fa707c27c50, 16;
v0x7fa707c27c50_17 .array/port v0x7fa707c27c50, 17;
E_0x7fa707c27990/4 .event edge, v0x7fa707c27c50_14, v0x7fa707c27c50_15, v0x7fa707c27c50_16, v0x7fa707c27c50_17;
v0x7fa707c27c50_18 .array/port v0x7fa707c27c50, 18;
v0x7fa707c27c50_19 .array/port v0x7fa707c27c50, 19;
v0x7fa707c27c50_20 .array/port v0x7fa707c27c50, 20;
v0x7fa707c27c50_21 .array/port v0x7fa707c27c50, 21;
E_0x7fa707c27990/5 .event edge, v0x7fa707c27c50_18, v0x7fa707c27c50_19, v0x7fa707c27c50_20, v0x7fa707c27c50_21;
v0x7fa707c27c50_22 .array/port v0x7fa707c27c50, 22;
v0x7fa707c27c50_23 .array/port v0x7fa707c27c50, 23;
v0x7fa707c27c50_24 .array/port v0x7fa707c27c50, 24;
v0x7fa707c27c50_25 .array/port v0x7fa707c27c50, 25;
E_0x7fa707c27990/6 .event edge, v0x7fa707c27c50_22, v0x7fa707c27c50_23, v0x7fa707c27c50_24, v0x7fa707c27c50_25;
v0x7fa707c27c50_26 .array/port v0x7fa707c27c50, 26;
v0x7fa707c27c50_27 .array/port v0x7fa707c27c50, 27;
v0x7fa707c27c50_28 .array/port v0x7fa707c27c50, 28;
v0x7fa707c27c50_29 .array/port v0x7fa707c27c50, 29;
E_0x7fa707c27990/7 .event edge, v0x7fa707c27c50_26, v0x7fa707c27c50_27, v0x7fa707c27c50_28, v0x7fa707c27c50_29;
v0x7fa707c27c50_30 .array/port v0x7fa707c27c50, 30;
v0x7fa707c27c50_31 .array/port v0x7fa707c27c50, 31;
v0x7fa707c27c50_32 .array/port v0x7fa707c27c50, 32;
v0x7fa707c27c50_33 .array/port v0x7fa707c27c50, 33;
E_0x7fa707c27990/8 .event edge, v0x7fa707c27c50_30, v0x7fa707c27c50_31, v0x7fa707c27c50_32, v0x7fa707c27c50_33;
v0x7fa707c27c50_34 .array/port v0x7fa707c27c50, 34;
v0x7fa707c27c50_35 .array/port v0x7fa707c27c50, 35;
v0x7fa707c27c50_36 .array/port v0x7fa707c27c50, 36;
v0x7fa707c27c50_37 .array/port v0x7fa707c27c50, 37;
E_0x7fa707c27990/9 .event edge, v0x7fa707c27c50_34, v0x7fa707c27c50_35, v0x7fa707c27c50_36, v0x7fa707c27c50_37;
v0x7fa707c27c50_38 .array/port v0x7fa707c27c50, 38;
v0x7fa707c27c50_39 .array/port v0x7fa707c27c50, 39;
v0x7fa707c27c50_40 .array/port v0x7fa707c27c50, 40;
v0x7fa707c27c50_41 .array/port v0x7fa707c27c50, 41;
E_0x7fa707c27990/10 .event edge, v0x7fa707c27c50_38, v0x7fa707c27c50_39, v0x7fa707c27c50_40, v0x7fa707c27c50_41;
v0x7fa707c27c50_42 .array/port v0x7fa707c27c50, 42;
v0x7fa707c27c50_43 .array/port v0x7fa707c27c50, 43;
v0x7fa707c27c50_44 .array/port v0x7fa707c27c50, 44;
v0x7fa707c27c50_45 .array/port v0x7fa707c27c50, 45;
E_0x7fa707c27990/11 .event edge, v0x7fa707c27c50_42, v0x7fa707c27c50_43, v0x7fa707c27c50_44, v0x7fa707c27c50_45;
v0x7fa707c27c50_46 .array/port v0x7fa707c27c50, 46;
v0x7fa707c27c50_47 .array/port v0x7fa707c27c50, 47;
v0x7fa707c27c50_48 .array/port v0x7fa707c27c50, 48;
v0x7fa707c27c50_49 .array/port v0x7fa707c27c50, 49;
E_0x7fa707c27990/12 .event edge, v0x7fa707c27c50_46, v0x7fa707c27c50_47, v0x7fa707c27c50_48, v0x7fa707c27c50_49;
v0x7fa707c27c50_50 .array/port v0x7fa707c27c50, 50;
v0x7fa707c27c50_51 .array/port v0x7fa707c27c50, 51;
v0x7fa707c27c50_52 .array/port v0x7fa707c27c50, 52;
v0x7fa707c27c50_53 .array/port v0x7fa707c27c50, 53;
E_0x7fa707c27990/13 .event edge, v0x7fa707c27c50_50, v0x7fa707c27c50_51, v0x7fa707c27c50_52, v0x7fa707c27c50_53;
v0x7fa707c27c50_54 .array/port v0x7fa707c27c50, 54;
v0x7fa707c27c50_55 .array/port v0x7fa707c27c50, 55;
v0x7fa707c27c50_56 .array/port v0x7fa707c27c50, 56;
v0x7fa707c27c50_57 .array/port v0x7fa707c27c50, 57;
E_0x7fa707c27990/14 .event edge, v0x7fa707c27c50_54, v0x7fa707c27c50_55, v0x7fa707c27c50_56, v0x7fa707c27c50_57;
v0x7fa707c27c50_58 .array/port v0x7fa707c27c50, 58;
v0x7fa707c27c50_59 .array/port v0x7fa707c27c50, 59;
v0x7fa707c27c50_60 .array/port v0x7fa707c27c50, 60;
v0x7fa707c27c50_61 .array/port v0x7fa707c27c50, 61;
E_0x7fa707c27990/15 .event edge, v0x7fa707c27c50_58, v0x7fa707c27c50_59, v0x7fa707c27c50_60, v0x7fa707c27c50_61;
v0x7fa707c27c50_62 .array/port v0x7fa707c27c50, 62;
v0x7fa707c27c50_63 .array/port v0x7fa707c27c50, 63;
v0x7fa707c27c50_64 .array/port v0x7fa707c27c50, 64;
v0x7fa707c27c50_65 .array/port v0x7fa707c27c50, 65;
E_0x7fa707c27990/16 .event edge, v0x7fa707c27c50_62, v0x7fa707c27c50_63, v0x7fa707c27c50_64, v0x7fa707c27c50_65;
v0x7fa707c27c50_66 .array/port v0x7fa707c27c50, 66;
v0x7fa707c27c50_67 .array/port v0x7fa707c27c50, 67;
v0x7fa707c27c50_68 .array/port v0x7fa707c27c50, 68;
v0x7fa707c27c50_69 .array/port v0x7fa707c27c50, 69;
E_0x7fa707c27990/17 .event edge, v0x7fa707c27c50_66, v0x7fa707c27c50_67, v0x7fa707c27c50_68, v0x7fa707c27c50_69;
v0x7fa707c27c50_70 .array/port v0x7fa707c27c50, 70;
v0x7fa707c27c50_71 .array/port v0x7fa707c27c50, 71;
v0x7fa707c27c50_72 .array/port v0x7fa707c27c50, 72;
v0x7fa707c27c50_73 .array/port v0x7fa707c27c50, 73;
E_0x7fa707c27990/18 .event edge, v0x7fa707c27c50_70, v0x7fa707c27c50_71, v0x7fa707c27c50_72, v0x7fa707c27c50_73;
v0x7fa707c27c50_74 .array/port v0x7fa707c27c50, 74;
v0x7fa707c27c50_75 .array/port v0x7fa707c27c50, 75;
v0x7fa707c27c50_76 .array/port v0x7fa707c27c50, 76;
v0x7fa707c27c50_77 .array/port v0x7fa707c27c50, 77;
E_0x7fa707c27990/19 .event edge, v0x7fa707c27c50_74, v0x7fa707c27c50_75, v0x7fa707c27c50_76, v0x7fa707c27c50_77;
v0x7fa707c27c50_78 .array/port v0x7fa707c27c50, 78;
v0x7fa707c27c50_79 .array/port v0x7fa707c27c50, 79;
v0x7fa707c27c50_80 .array/port v0x7fa707c27c50, 80;
v0x7fa707c27c50_81 .array/port v0x7fa707c27c50, 81;
E_0x7fa707c27990/20 .event edge, v0x7fa707c27c50_78, v0x7fa707c27c50_79, v0x7fa707c27c50_80, v0x7fa707c27c50_81;
v0x7fa707c27c50_82 .array/port v0x7fa707c27c50, 82;
v0x7fa707c27c50_83 .array/port v0x7fa707c27c50, 83;
v0x7fa707c27c50_84 .array/port v0x7fa707c27c50, 84;
v0x7fa707c27c50_85 .array/port v0x7fa707c27c50, 85;
E_0x7fa707c27990/21 .event edge, v0x7fa707c27c50_82, v0x7fa707c27c50_83, v0x7fa707c27c50_84, v0x7fa707c27c50_85;
v0x7fa707c27c50_86 .array/port v0x7fa707c27c50, 86;
v0x7fa707c27c50_87 .array/port v0x7fa707c27c50, 87;
v0x7fa707c27c50_88 .array/port v0x7fa707c27c50, 88;
v0x7fa707c27c50_89 .array/port v0x7fa707c27c50, 89;
E_0x7fa707c27990/22 .event edge, v0x7fa707c27c50_86, v0x7fa707c27c50_87, v0x7fa707c27c50_88, v0x7fa707c27c50_89;
v0x7fa707c27c50_90 .array/port v0x7fa707c27c50, 90;
v0x7fa707c27c50_91 .array/port v0x7fa707c27c50, 91;
v0x7fa707c27c50_92 .array/port v0x7fa707c27c50, 92;
v0x7fa707c27c50_93 .array/port v0x7fa707c27c50, 93;
E_0x7fa707c27990/23 .event edge, v0x7fa707c27c50_90, v0x7fa707c27c50_91, v0x7fa707c27c50_92, v0x7fa707c27c50_93;
v0x7fa707c27c50_94 .array/port v0x7fa707c27c50, 94;
v0x7fa707c27c50_95 .array/port v0x7fa707c27c50, 95;
v0x7fa707c27c50_96 .array/port v0x7fa707c27c50, 96;
v0x7fa707c27c50_97 .array/port v0x7fa707c27c50, 97;
E_0x7fa707c27990/24 .event edge, v0x7fa707c27c50_94, v0x7fa707c27c50_95, v0x7fa707c27c50_96, v0x7fa707c27c50_97;
v0x7fa707c27c50_98 .array/port v0x7fa707c27c50, 98;
v0x7fa707c27c50_99 .array/port v0x7fa707c27c50, 99;
v0x7fa707c27c50_100 .array/port v0x7fa707c27c50, 100;
v0x7fa707c27c50_101 .array/port v0x7fa707c27c50, 101;
E_0x7fa707c27990/25 .event edge, v0x7fa707c27c50_98, v0x7fa707c27c50_99, v0x7fa707c27c50_100, v0x7fa707c27c50_101;
v0x7fa707c27c50_102 .array/port v0x7fa707c27c50, 102;
v0x7fa707c27c50_103 .array/port v0x7fa707c27c50, 103;
v0x7fa707c27c50_104 .array/port v0x7fa707c27c50, 104;
v0x7fa707c27c50_105 .array/port v0x7fa707c27c50, 105;
E_0x7fa707c27990/26 .event edge, v0x7fa707c27c50_102, v0x7fa707c27c50_103, v0x7fa707c27c50_104, v0x7fa707c27c50_105;
v0x7fa707c27c50_106 .array/port v0x7fa707c27c50, 106;
v0x7fa707c27c50_107 .array/port v0x7fa707c27c50, 107;
v0x7fa707c27c50_108 .array/port v0x7fa707c27c50, 108;
v0x7fa707c27c50_109 .array/port v0x7fa707c27c50, 109;
E_0x7fa707c27990/27 .event edge, v0x7fa707c27c50_106, v0x7fa707c27c50_107, v0x7fa707c27c50_108, v0x7fa707c27c50_109;
v0x7fa707c27c50_110 .array/port v0x7fa707c27c50, 110;
v0x7fa707c27c50_111 .array/port v0x7fa707c27c50, 111;
v0x7fa707c27c50_112 .array/port v0x7fa707c27c50, 112;
v0x7fa707c27c50_113 .array/port v0x7fa707c27c50, 113;
E_0x7fa707c27990/28 .event edge, v0x7fa707c27c50_110, v0x7fa707c27c50_111, v0x7fa707c27c50_112, v0x7fa707c27c50_113;
v0x7fa707c27c50_114 .array/port v0x7fa707c27c50, 114;
v0x7fa707c27c50_115 .array/port v0x7fa707c27c50, 115;
v0x7fa707c27c50_116 .array/port v0x7fa707c27c50, 116;
v0x7fa707c27c50_117 .array/port v0x7fa707c27c50, 117;
E_0x7fa707c27990/29 .event edge, v0x7fa707c27c50_114, v0x7fa707c27c50_115, v0x7fa707c27c50_116, v0x7fa707c27c50_117;
v0x7fa707c27c50_118 .array/port v0x7fa707c27c50, 118;
v0x7fa707c27c50_119 .array/port v0x7fa707c27c50, 119;
v0x7fa707c27c50_120 .array/port v0x7fa707c27c50, 120;
v0x7fa707c27c50_121 .array/port v0x7fa707c27c50, 121;
E_0x7fa707c27990/30 .event edge, v0x7fa707c27c50_118, v0x7fa707c27c50_119, v0x7fa707c27c50_120, v0x7fa707c27c50_121;
v0x7fa707c27c50_122 .array/port v0x7fa707c27c50, 122;
v0x7fa707c27c50_123 .array/port v0x7fa707c27c50, 123;
v0x7fa707c27c50_124 .array/port v0x7fa707c27c50, 124;
v0x7fa707c27c50_125 .array/port v0x7fa707c27c50, 125;
E_0x7fa707c27990/31 .event edge, v0x7fa707c27c50_122, v0x7fa707c27c50_123, v0x7fa707c27c50_124, v0x7fa707c27c50_125;
v0x7fa707c27c50_126 .array/port v0x7fa707c27c50, 126;
v0x7fa707c27c50_127 .array/port v0x7fa707c27c50, 127;
v0x7fa707c27c50_128 .array/port v0x7fa707c27c50, 128;
v0x7fa707c27c50_129 .array/port v0x7fa707c27c50, 129;
E_0x7fa707c27990/32 .event edge, v0x7fa707c27c50_126, v0x7fa707c27c50_127, v0x7fa707c27c50_128, v0x7fa707c27c50_129;
v0x7fa707c27c50_130 .array/port v0x7fa707c27c50, 130;
v0x7fa707c27c50_131 .array/port v0x7fa707c27c50, 131;
v0x7fa707c27c50_132 .array/port v0x7fa707c27c50, 132;
v0x7fa707c27c50_133 .array/port v0x7fa707c27c50, 133;
E_0x7fa707c27990/33 .event edge, v0x7fa707c27c50_130, v0x7fa707c27c50_131, v0x7fa707c27c50_132, v0x7fa707c27c50_133;
v0x7fa707c27c50_134 .array/port v0x7fa707c27c50, 134;
v0x7fa707c27c50_135 .array/port v0x7fa707c27c50, 135;
v0x7fa707c27c50_136 .array/port v0x7fa707c27c50, 136;
v0x7fa707c27c50_137 .array/port v0x7fa707c27c50, 137;
E_0x7fa707c27990/34 .event edge, v0x7fa707c27c50_134, v0x7fa707c27c50_135, v0x7fa707c27c50_136, v0x7fa707c27c50_137;
v0x7fa707c27c50_138 .array/port v0x7fa707c27c50, 138;
v0x7fa707c27c50_139 .array/port v0x7fa707c27c50, 139;
v0x7fa707c27c50_140 .array/port v0x7fa707c27c50, 140;
v0x7fa707c27c50_141 .array/port v0x7fa707c27c50, 141;
E_0x7fa707c27990/35 .event edge, v0x7fa707c27c50_138, v0x7fa707c27c50_139, v0x7fa707c27c50_140, v0x7fa707c27c50_141;
v0x7fa707c27c50_142 .array/port v0x7fa707c27c50, 142;
v0x7fa707c27c50_143 .array/port v0x7fa707c27c50, 143;
v0x7fa707c27c50_144 .array/port v0x7fa707c27c50, 144;
v0x7fa707c27c50_145 .array/port v0x7fa707c27c50, 145;
E_0x7fa707c27990/36 .event edge, v0x7fa707c27c50_142, v0x7fa707c27c50_143, v0x7fa707c27c50_144, v0x7fa707c27c50_145;
v0x7fa707c27c50_146 .array/port v0x7fa707c27c50, 146;
v0x7fa707c27c50_147 .array/port v0x7fa707c27c50, 147;
v0x7fa707c27c50_148 .array/port v0x7fa707c27c50, 148;
v0x7fa707c27c50_149 .array/port v0x7fa707c27c50, 149;
E_0x7fa707c27990/37 .event edge, v0x7fa707c27c50_146, v0x7fa707c27c50_147, v0x7fa707c27c50_148, v0x7fa707c27c50_149;
v0x7fa707c27c50_150 .array/port v0x7fa707c27c50, 150;
v0x7fa707c27c50_151 .array/port v0x7fa707c27c50, 151;
v0x7fa707c27c50_152 .array/port v0x7fa707c27c50, 152;
v0x7fa707c27c50_153 .array/port v0x7fa707c27c50, 153;
E_0x7fa707c27990/38 .event edge, v0x7fa707c27c50_150, v0x7fa707c27c50_151, v0x7fa707c27c50_152, v0x7fa707c27c50_153;
v0x7fa707c27c50_154 .array/port v0x7fa707c27c50, 154;
v0x7fa707c27c50_155 .array/port v0x7fa707c27c50, 155;
v0x7fa707c27c50_156 .array/port v0x7fa707c27c50, 156;
v0x7fa707c27c50_157 .array/port v0x7fa707c27c50, 157;
E_0x7fa707c27990/39 .event edge, v0x7fa707c27c50_154, v0x7fa707c27c50_155, v0x7fa707c27c50_156, v0x7fa707c27c50_157;
v0x7fa707c27c50_158 .array/port v0x7fa707c27c50, 158;
v0x7fa707c27c50_159 .array/port v0x7fa707c27c50, 159;
v0x7fa707c27c50_160 .array/port v0x7fa707c27c50, 160;
v0x7fa707c27c50_161 .array/port v0x7fa707c27c50, 161;
E_0x7fa707c27990/40 .event edge, v0x7fa707c27c50_158, v0x7fa707c27c50_159, v0x7fa707c27c50_160, v0x7fa707c27c50_161;
v0x7fa707c27c50_162 .array/port v0x7fa707c27c50, 162;
v0x7fa707c27c50_163 .array/port v0x7fa707c27c50, 163;
v0x7fa707c27c50_164 .array/port v0x7fa707c27c50, 164;
v0x7fa707c27c50_165 .array/port v0x7fa707c27c50, 165;
E_0x7fa707c27990/41 .event edge, v0x7fa707c27c50_162, v0x7fa707c27c50_163, v0x7fa707c27c50_164, v0x7fa707c27c50_165;
v0x7fa707c27c50_166 .array/port v0x7fa707c27c50, 166;
v0x7fa707c27c50_167 .array/port v0x7fa707c27c50, 167;
v0x7fa707c27c50_168 .array/port v0x7fa707c27c50, 168;
v0x7fa707c27c50_169 .array/port v0x7fa707c27c50, 169;
E_0x7fa707c27990/42 .event edge, v0x7fa707c27c50_166, v0x7fa707c27c50_167, v0x7fa707c27c50_168, v0x7fa707c27c50_169;
v0x7fa707c27c50_170 .array/port v0x7fa707c27c50, 170;
v0x7fa707c27c50_171 .array/port v0x7fa707c27c50, 171;
v0x7fa707c27c50_172 .array/port v0x7fa707c27c50, 172;
v0x7fa707c27c50_173 .array/port v0x7fa707c27c50, 173;
E_0x7fa707c27990/43 .event edge, v0x7fa707c27c50_170, v0x7fa707c27c50_171, v0x7fa707c27c50_172, v0x7fa707c27c50_173;
v0x7fa707c27c50_174 .array/port v0x7fa707c27c50, 174;
v0x7fa707c27c50_175 .array/port v0x7fa707c27c50, 175;
v0x7fa707c27c50_176 .array/port v0x7fa707c27c50, 176;
v0x7fa707c27c50_177 .array/port v0x7fa707c27c50, 177;
E_0x7fa707c27990/44 .event edge, v0x7fa707c27c50_174, v0x7fa707c27c50_175, v0x7fa707c27c50_176, v0x7fa707c27c50_177;
v0x7fa707c27c50_178 .array/port v0x7fa707c27c50, 178;
v0x7fa707c27c50_179 .array/port v0x7fa707c27c50, 179;
v0x7fa707c27c50_180 .array/port v0x7fa707c27c50, 180;
v0x7fa707c27c50_181 .array/port v0x7fa707c27c50, 181;
E_0x7fa707c27990/45 .event edge, v0x7fa707c27c50_178, v0x7fa707c27c50_179, v0x7fa707c27c50_180, v0x7fa707c27c50_181;
v0x7fa707c27c50_182 .array/port v0x7fa707c27c50, 182;
v0x7fa707c27c50_183 .array/port v0x7fa707c27c50, 183;
v0x7fa707c27c50_184 .array/port v0x7fa707c27c50, 184;
v0x7fa707c27c50_185 .array/port v0x7fa707c27c50, 185;
E_0x7fa707c27990/46 .event edge, v0x7fa707c27c50_182, v0x7fa707c27c50_183, v0x7fa707c27c50_184, v0x7fa707c27c50_185;
v0x7fa707c27c50_186 .array/port v0x7fa707c27c50, 186;
v0x7fa707c27c50_187 .array/port v0x7fa707c27c50, 187;
v0x7fa707c27c50_188 .array/port v0x7fa707c27c50, 188;
v0x7fa707c27c50_189 .array/port v0x7fa707c27c50, 189;
E_0x7fa707c27990/47 .event edge, v0x7fa707c27c50_186, v0x7fa707c27c50_187, v0x7fa707c27c50_188, v0x7fa707c27c50_189;
v0x7fa707c27c50_190 .array/port v0x7fa707c27c50, 190;
v0x7fa707c27c50_191 .array/port v0x7fa707c27c50, 191;
v0x7fa707c27c50_192 .array/port v0x7fa707c27c50, 192;
v0x7fa707c27c50_193 .array/port v0x7fa707c27c50, 193;
E_0x7fa707c27990/48 .event edge, v0x7fa707c27c50_190, v0x7fa707c27c50_191, v0x7fa707c27c50_192, v0x7fa707c27c50_193;
v0x7fa707c27c50_194 .array/port v0x7fa707c27c50, 194;
v0x7fa707c27c50_195 .array/port v0x7fa707c27c50, 195;
v0x7fa707c27c50_196 .array/port v0x7fa707c27c50, 196;
v0x7fa707c27c50_197 .array/port v0x7fa707c27c50, 197;
E_0x7fa707c27990/49 .event edge, v0x7fa707c27c50_194, v0x7fa707c27c50_195, v0x7fa707c27c50_196, v0x7fa707c27c50_197;
v0x7fa707c27c50_198 .array/port v0x7fa707c27c50, 198;
v0x7fa707c27c50_199 .array/port v0x7fa707c27c50, 199;
v0x7fa707c27c50_200 .array/port v0x7fa707c27c50, 200;
v0x7fa707c27c50_201 .array/port v0x7fa707c27c50, 201;
E_0x7fa707c27990/50 .event edge, v0x7fa707c27c50_198, v0x7fa707c27c50_199, v0x7fa707c27c50_200, v0x7fa707c27c50_201;
v0x7fa707c27c50_202 .array/port v0x7fa707c27c50, 202;
v0x7fa707c27c50_203 .array/port v0x7fa707c27c50, 203;
v0x7fa707c27c50_204 .array/port v0x7fa707c27c50, 204;
v0x7fa707c27c50_205 .array/port v0x7fa707c27c50, 205;
E_0x7fa707c27990/51 .event edge, v0x7fa707c27c50_202, v0x7fa707c27c50_203, v0x7fa707c27c50_204, v0x7fa707c27c50_205;
v0x7fa707c27c50_206 .array/port v0x7fa707c27c50, 206;
v0x7fa707c27c50_207 .array/port v0x7fa707c27c50, 207;
v0x7fa707c27c50_208 .array/port v0x7fa707c27c50, 208;
v0x7fa707c27c50_209 .array/port v0x7fa707c27c50, 209;
E_0x7fa707c27990/52 .event edge, v0x7fa707c27c50_206, v0x7fa707c27c50_207, v0x7fa707c27c50_208, v0x7fa707c27c50_209;
v0x7fa707c27c50_210 .array/port v0x7fa707c27c50, 210;
v0x7fa707c27c50_211 .array/port v0x7fa707c27c50, 211;
v0x7fa707c27c50_212 .array/port v0x7fa707c27c50, 212;
v0x7fa707c27c50_213 .array/port v0x7fa707c27c50, 213;
E_0x7fa707c27990/53 .event edge, v0x7fa707c27c50_210, v0x7fa707c27c50_211, v0x7fa707c27c50_212, v0x7fa707c27c50_213;
v0x7fa707c27c50_214 .array/port v0x7fa707c27c50, 214;
v0x7fa707c27c50_215 .array/port v0x7fa707c27c50, 215;
v0x7fa707c27c50_216 .array/port v0x7fa707c27c50, 216;
v0x7fa707c27c50_217 .array/port v0x7fa707c27c50, 217;
E_0x7fa707c27990/54 .event edge, v0x7fa707c27c50_214, v0x7fa707c27c50_215, v0x7fa707c27c50_216, v0x7fa707c27c50_217;
v0x7fa707c27c50_218 .array/port v0x7fa707c27c50, 218;
v0x7fa707c27c50_219 .array/port v0x7fa707c27c50, 219;
v0x7fa707c27c50_220 .array/port v0x7fa707c27c50, 220;
v0x7fa707c27c50_221 .array/port v0x7fa707c27c50, 221;
E_0x7fa707c27990/55 .event edge, v0x7fa707c27c50_218, v0x7fa707c27c50_219, v0x7fa707c27c50_220, v0x7fa707c27c50_221;
v0x7fa707c27c50_222 .array/port v0x7fa707c27c50, 222;
v0x7fa707c27c50_223 .array/port v0x7fa707c27c50, 223;
v0x7fa707c27c50_224 .array/port v0x7fa707c27c50, 224;
v0x7fa707c27c50_225 .array/port v0x7fa707c27c50, 225;
E_0x7fa707c27990/56 .event edge, v0x7fa707c27c50_222, v0x7fa707c27c50_223, v0x7fa707c27c50_224, v0x7fa707c27c50_225;
v0x7fa707c27c50_226 .array/port v0x7fa707c27c50, 226;
v0x7fa707c27c50_227 .array/port v0x7fa707c27c50, 227;
v0x7fa707c27c50_228 .array/port v0x7fa707c27c50, 228;
v0x7fa707c27c50_229 .array/port v0x7fa707c27c50, 229;
E_0x7fa707c27990/57 .event edge, v0x7fa707c27c50_226, v0x7fa707c27c50_227, v0x7fa707c27c50_228, v0x7fa707c27c50_229;
v0x7fa707c27c50_230 .array/port v0x7fa707c27c50, 230;
v0x7fa707c27c50_231 .array/port v0x7fa707c27c50, 231;
v0x7fa707c27c50_232 .array/port v0x7fa707c27c50, 232;
v0x7fa707c27c50_233 .array/port v0x7fa707c27c50, 233;
E_0x7fa707c27990/58 .event edge, v0x7fa707c27c50_230, v0x7fa707c27c50_231, v0x7fa707c27c50_232, v0x7fa707c27c50_233;
v0x7fa707c27c50_234 .array/port v0x7fa707c27c50, 234;
v0x7fa707c27c50_235 .array/port v0x7fa707c27c50, 235;
v0x7fa707c27c50_236 .array/port v0x7fa707c27c50, 236;
v0x7fa707c27c50_237 .array/port v0x7fa707c27c50, 237;
E_0x7fa707c27990/59 .event edge, v0x7fa707c27c50_234, v0x7fa707c27c50_235, v0x7fa707c27c50_236, v0x7fa707c27c50_237;
v0x7fa707c27c50_238 .array/port v0x7fa707c27c50, 238;
v0x7fa707c27c50_239 .array/port v0x7fa707c27c50, 239;
v0x7fa707c27c50_240 .array/port v0x7fa707c27c50, 240;
v0x7fa707c27c50_241 .array/port v0x7fa707c27c50, 241;
E_0x7fa707c27990/60 .event edge, v0x7fa707c27c50_238, v0x7fa707c27c50_239, v0x7fa707c27c50_240, v0x7fa707c27c50_241;
v0x7fa707c27c50_242 .array/port v0x7fa707c27c50, 242;
v0x7fa707c27c50_243 .array/port v0x7fa707c27c50, 243;
v0x7fa707c27c50_244 .array/port v0x7fa707c27c50, 244;
v0x7fa707c27c50_245 .array/port v0x7fa707c27c50, 245;
E_0x7fa707c27990/61 .event edge, v0x7fa707c27c50_242, v0x7fa707c27c50_243, v0x7fa707c27c50_244, v0x7fa707c27c50_245;
v0x7fa707c27c50_246 .array/port v0x7fa707c27c50, 246;
v0x7fa707c27c50_247 .array/port v0x7fa707c27c50, 247;
v0x7fa707c27c50_248 .array/port v0x7fa707c27c50, 248;
v0x7fa707c27c50_249 .array/port v0x7fa707c27c50, 249;
E_0x7fa707c27990/62 .event edge, v0x7fa707c27c50_246, v0x7fa707c27c50_247, v0x7fa707c27c50_248, v0x7fa707c27c50_249;
v0x7fa707c27c50_250 .array/port v0x7fa707c27c50, 250;
v0x7fa707c27c50_251 .array/port v0x7fa707c27c50, 251;
v0x7fa707c27c50_252 .array/port v0x7fa707c27c50, 252;
v0x7fa707c27c50_253 .array/port v0x7fa707c27c50, 253;
E_0x7fa707c27990/63 .event edge, v0x7fa707c27c50_250, v0x7fa707c27c50_251, v0x7fa707c27c50_252, v0x7fa707c27c50_253;
v0x7fa707c27c50_254 .array/port v0x7fa707c27c50, 254;
v0x7fa707c27c50_255 .array/port v0x7fa707c27c50, 255;
v0x7fa707c27c50_256 .array/port v0x7fa707c27c50, 256;
E_0x7fa707c27990/64 .event edge, v0x7fa707c27c50_254, v0x7fa707c27c50_255, v0x7fa707c27c50_256;
E_0x7fa707c27990 .event/or E_0x7fa707c27990/0, E_0x7fa707c27990/1, E_0x7fa707c27990/2, E_0x7fa707c27990/3, E_0x7fa707c27990/4, E_0x7fa707c27990/5, E_0x7fa707c27990/6, E_0x7fa707c27990/7, E_0x7fa707c27990/8, E_0x7fa707c27990/9, E_0x7fa707c27990/10, E_0x7fa707c27990/11, E_0x7fa707c27990/12, E_0x7fa707c27990/13, E_0x7fa707c27990/14, E_0x7fa707c27990/15, E_0x7fa707c27990/16, E_0x7fa707c27990/17, E_0x7fa707c27990/18, E_0x7fa707c27990/19, E_0x7fa707c27990/20, E_0x7fa707c27990/21, E_0x7fa707c27990/22, E_0x7fa707c27990/23, E_0x7fa707c27990/24, E_0x7fa707c27990/25, E_0x7fa707c27990/26, E_0x7fa707c27990/27, E_0x7fa707c27990/28, E_0x7fa707c27990/29, E_0x7fa707c27990/30, E_0x7fa707c27990/31, E_0x7fa707c27990/32, E_0x7fa707c27990/33, E_0x7fa707c27990/34, E_0x7fa707c27990/35, E_0x7fa707c27990/36, E_0x7fa707c27990/37, E_0x7fa707c27990/38, E_0x7fa707c27990/39, E_0x7fa707c27990/40, E_0x7fa707c27990/41, E_0x7fa707c27990/42, E_0x7fa707c27990/43, E_0x7fa707c27990/44, E_0x7fa707c27990/45, E_0x7fa707c27990/46, E_0x7fa707c27990/47, E_0x7fa707c27990/48, E_0x7fa707c27990/49, E_0x7fa707c27990/50, E_0x7fa707c27990/51, E_0x7fa707c27990/52, E_0x7fa707c27990/53, E_0x7fa707c27990/54, E_0x7fa707c27990/55, E_0x7fa707c27990/56, E_0x7fa707c27990/57, E_0x7fa707c27990/58, E_0x7fa707c27990/59, E_0x7fa707c27990/60, E_0x7fa707c27990/61, E_0x7fa707c27990/62, E_0x7fa707c27990/63, E_0x7fa707c27990/64;
S_0x7fa707c28f30 .scope module, "instructionMemory" "memory" 4 57, 10 6 0, S_0x7fa707c11280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "inst"
v0x7fa707c29120_0 .net "currPC", 31 0, v0x7fa707c2bcc0_0;  alias, 1 drivers
v0x7fa707c291f0_0 .var "inst", 31 0;
v0x7fa707c292a0 .array "mem", 1048832 1048576, 31 0;
E_0x7fa707c290e0 .event edge, v0x7fa707c26460_0;
S_0x7fa707c29370 .scope module, "jrMux" "mux2to1" 4 87, 11 6 0, S_0x7fa707c11280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "muxIn1"
    .port_info 2 /INPUT 32 "muxIn2"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x7fa707c295f0_0 .net "muxIn1", 31 0, L_0x7fa707c2f530;  alias, 1 drivers
v0x7fa707c296b0_0 .net "muxIn2", 31 0, L_0x7fa707c2f9d0;  alias, 1 drivers
v0x7fa707c29760_0 .var "muxOut", 31 0;
v0x7fa707c29820_0 .net "select", 0 0, v0x7fa707c27540_0;  alias, 1 drivers
E_0x7fa707c295a0 .event edge, v0x7fa707c27540_0, v0x7fa707c295f0_0, v0x7fa707c296b0_0;
S_0x7fa707c29920 .scope module, "jumpAddressBlock" "JumpAdder" 4 59, 12 6 0, S_0x7fa707c11280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /INPUT 32 "PCplus4"
    .port_info 2 /OUTPUT 32 "jumpAddr"
v0x7fa707c29b20_0 .net "PCplus4", 31 0, L_0x7fa707c2ef00;  alias, 1 drivers
v0x7fa707c29c10_0 .net *"_s1", 3 0, L_0x7fa707c2f080;  1 drivers
v0x7fa707c29cb0_0 .net *"_s10", 29 0, L_0x7fa707c2f3e0;  1 drivers
L_0x10cbe9098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa707c29d60_0 .net *"_s15", 1 0, L_0x10cbe9098;  1 drivers
v0x7fa707c29e10_0 .net *"_s3", 25 0, L_0x7fa707c2f120;  1 drivers
v0x7fa707c29f00_0 .net *"_s4", 25 0, L_0x7fa707c2f280;  1 drivers
v0x7fa707c29fb0_0 .net *"_s6", 23 0, L_0x7fa707c2f1c0;  1 drivers
L_0x10cbe9050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa707c2a060_0 .net *"_s8", 1 0, L_0x10cbe9050;  1 drivers
v0x7fa707c2a110_0 .net "inst", 31 0, v0x7fa707c291f0_0;  alias, 1 drivers
v0x7fa707c2a220_0 .net "jumpAddr", 31 0, L_0x7fa707c2f530;  alias, 1 drivers
L_0x7fa707c2f080 .part L_0x7fa707c2ef00, 28, 4;
L_0x7fa707c2f120 .part v0x7fa707c291f0_0, 0, 26;
L_0x7fa707c2f1c0 .part L_0x7fa707c2f120, 0, 24;
L_0x7fa707c2f280 .concat [ 2 24 0 0], L_0x10cbe9050, L_0x7fa707c2f1c0;
L_0x7fa707c2f3e0 .concat [ 26 4 0 0], L_0x7fa707c2f280, L_0x7fa707c2f080;
L_0x7fa707c2f530 .concat [ 30 2 0 0], L_0x7fa707c2f3e0, L_0x10cbe9098;
S_0x7fa707c2a2f0 .scope module, "memToRegMux" "mux2to1" 4 84, 11 6 0, S_0x7fa707c11280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "muxIn1"
    .port_info 2 /INPUT 32 "muxIn2"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x7fa707c2a5e0_0 .net "muxIn1", 31 0, v0x7fa707c25e70_0;  alias, 1 drivers
v0x7fa707c2a690_0 .net "muxIn2", 31 0, v0x7fa707c28d40_0;  alias, 1 drivers
v0x7fa707c2a730_0 .var "muxOut", 31 0;
v0x7fa707c2a7e0_0 .net "select", 0 0, L_0x7fa707c305b0;  1 drivers
E_0x7fa707c2a580 .event edge, v0x7fa707c2a7e0_0, v0x7fa707c25e70_0, v0x7fa707c28d40_0;
S_0x7fa707c2a8e0 .scope module, "muxALU" "mux2to1" 4 71, 11 6 0, S_0x7fa707c11280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "muxIn1"
    .port_info 2 /INPUT 32 "muxIn2"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x7fa707c2ab50_0 .net "muxIn1", 31 0, v0x7fa707c2c7c0_0;  alias, 1 drivers
v0x7fa707c2ac20_0 .net "muxIn2", 31 0, v0x7fa707c2d8f0_0;  alias, 1 drivers
v0x7fa707c2acd0_0 .var "muxOut", 31 0;
v0x7fa707c2ada0_0 .net "select", 0 0, L_0x7fa707c2fed0;  1 drivers
E_0x7fa707c2aaf0 .event edge, v0x7fa707c2ada0_0, v0x7fa707c28df0_0, v0x7fa707c26940_0;
S_0x7fa707c2ae80 .scope module, "muxBranch" "mux2to1" 4 77, 11 6 0, S_0x7fa707c11280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "muxIn1"
    .port_info 2 /INPUT 32 "muxIn2"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x7fa707c2b0f0_0 .net "muxIn1", 31 0, L_0x7fa707c2ef00;  alias, 1 drivers
v0x7fa707c2b1a0_0 .net "muxIn2", 31 0, v0x7fa707c267c0_0;  alias, 1 drivers
v0x7fa707c2b260_0 .var "muxOut", 31 0;
v0x7fa707c2b310_0 .net "select", 0 0, o0x10cbbb1a8;  alias, 0 drivers
E_0x7fa707c2b090 .event edge, v0x7fa707c2b310_0, v0x7fa707c26300_0, v0x7fa707c267c0_0;
S_0x7fa707c2b410 .scope module, "muxJump" "mux2to1" 4 79, 11 6 0, S_0x7fa707c11280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "muxIn1"
    .port_info 2 /INPUT 32 "muxIn2"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x7fa707c2b680_0 .net "muxIn1", 31 0, v0x7fa707c2b260_0;  alias, 1 drivers
v0x7fa707c2b750_0 .net "muxIn2", 31 0, v0x7fa707c29760_0;  alias, 1 drivers
v0x7fa707c2b800_0 .var "muxOut", 31 0;
v0x7fa707c2b8b0_0 .net "select", 0 0, L_0x7fa707c30270;  1 drivers
E_0x7fa707c2b620 .event edge, v0x7fa707c2b8b0_0, v0x7fa707c2b260_0, v0x7fa707c29760_0;
S_0x7fa707c2b9b0 .scope module, "pcBlock" "pc" 4 53, 13 6 0, S_0x7fa707c11280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 32 "nextPC"
    .port_info 2 /OUTPUT 32 "currPC"
v0x7fa707c2bc00_0 .net "clock", 0 0, v0x7fa707c2e0a0_0;  alias, 1 drivers
v0x7fa707c2bcc0_0 .var "currPC", 31 0;
v0x7fa707c2bd90_0 .net "nextPC", 31 0, v0x7fa707c2b800_0;  alias, 1 drivers
E_0x7fa707c2bbb0 .event posedge, v0x7fa707c27a70_0;
S_0x7fa707c2be80 .scope module, "registerBlock" "register" 4 65, 14 7 0, S_0x7fa707c11280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "jalControl"
    .port_info 2 /INPUT 32 "jalAddress"
    .port_info 3 /INPUT 5 "readRegister1"
    .port_info 4 /INPUT 5 "readRegister2"
    .port_info 5 /INPUT 5 "writeReg"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "RegWrite"
    .port_info 8 /OUTPUT 32 "readData1"
    .port_info 9 /OUTPUT 32 "readData2"
    .port_info 10 /OUTPUT 32 "v0"
    .port_info 11 /OUTPUT 32 "a0"
    .port_info 12 /OUTPUT 32 "ra"
v0x7fa707c2ca30_2 .array/port v0x7fa707c2ca30, 2;
L_0x7fa707c2f870 .functor BUFZ 32, v0x7fa707c2ca30_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa707c2ca30_4 .array/port v0x7fa707c2ca30, 4;
L_0x7fa707c2f920 .functor BUFZ 32, v0x7fa707c2ca30_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa707c2ca30_31 .array/port v0x7fa707c2ca30, 31;
L_0x7fa707c2f9d0 .functor BUFZ 32, v0x7fa707c2ca30_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa707c2c230_0 .net "RegWrite", 0 0, L_0x7fa707c2fe30;  1 drivers
v0x7fa707c2c2e0_0 .net "a0", 31 0, L_0x7fa707c2f920;  alias, 1 drivers
v0x7fa707c2c380_0 .net "clock", 0 0, v0x7fa707c2e0a0_0;  alias, 1 drivers
v0x7fa707c2c470_0 .var/i "j", 31 0;
v0x7fa707c2c500_0 .net "jalAddress", 31 0, L_0x7fa707c2faa0;  1 drivers
v0x7fa707c2c5d0_0 .net "jalControl", 0 0, v0x7fa707c274a0_0;  alias, 1 drivers
v0x7fa707c2c660_0 .net "ra", 31 0, L_0x7fa707c2f9d0;  alias, 1 drivers
v0x7fa707c2c710_0 .var "readData1", 31 0;
v0x7fa707c2c7c0_0 .var "readData2", 31 0;
v0x7fa707c2c8d0_0 .net "readRegister1", 4 0, L_0x7fa707c2fbc0;  1 drivers
v0x7fa707c2c980_0 .net "readRegister2", 4 0, L_0x7fa707c2fd90;  1 drivers
v0x7fa707c2ca30 .array "register", 31 0, 31 0;
v0x7fa707c2cdd0_0 .net "v0", 31 0, L_0x7fa707c2f870;  alias, 1 drivers
v0x7fa707c2ce80_0 .net "writeData", 31 0, v0x7fa707c2a730_0;  alias, 1 drivers
v0x7fa707c2cf20_0 .net "writeReg", 4 0, v0x7fa707c2d4f0_0;  alias, 1 drivers
E_0x7fa707c2c1e0 .event edge, v0x7fa707c2c980_0, v0x7fa707c2c8d0_0;
S_0x7fa707c2d100 .scope module, "registerMux" "mux5bit" 4 63, 15 6 0, S_0x7fa707c11280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 5 "muxIn1"
    .port_info 2 /INPUT 5 "muxIn2"
    .port_info 3 /OUTPUT 5 "muxOut"
v0x7fa707c2d390_0 .net "muxIn1", 4 0, L_0x7fa707c2f730;  1 drivers
v0x7fa707c2d450_0 .net "muxIn2", 4 0, L_0x7fa707c2f7d0;  1 drivers
v0x7fa707c2d4f0_0 .var "muxOut", 4 0;
v0x7fa707c2d580_0 .net "select", 0 0, L_0x7fa707c2f650;  1 drivers
E_0x7fa707c2d330 .event edge, v0x7fa707c2d580_0, v0x7fa707c2d390_0, v0x7fa707c2d450_0;
S_0x7fa707c2d650 .scope module, "signExtendBlock" "signExtend16to32" 4 67, 16 6 0, S_0x7fa707c11280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /OUTPUT 32 "outVal"
v0x7fa707c2d840_0 .net "inst", 31 0, v0x7fa707c291f0_0;  alias, 1 drivers
v0x7fa707c2d8f0_0 .var "outVal", 31 0;
    .scope S_0x7fa707c150d0;
T_0 ;
    %wait E_0x7fa707c15bd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa707c16f40_0, 0, 1;
    %load/vec4 v0x7fa707c25630_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa707c256d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c16f40_0, 0, 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fa707c03340;
T_1 ;
    %wait E_0x7fa707c257b0;
    %load/vec4 v0x7fa707c258b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fa707c25950_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 3 10 "$display", "\012\012THIS IS THE SYSCALL OUTPUT = %d\012\012", v0x7fa707c257f0_0 {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fa707c25950_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %vpi_call 3 13 "$display", "SYSCALL FOUND 10... ENDING EXECUTION\012" {0 0 0};
    %delay 1, 0;
    %vpi_call 3 14 "$finish" {0 0 0};
T_1.4 ;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa707c2b9b0;
T_2 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x7fa707c2bcc0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7fa707c2b9b0;
T_3 ;
    %wait E_0x7fa707c2bbb0;
    %vpi_func 13 12 "$time" 64 {0 0 0};
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fa707c2bd90_0;
    %store/vec4 v0x7fa707c2bcc0_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa707c28f30;
T_4 ;
    %vpi_call 10 11 "$readmemh", "./fibonacci/fibonacciRefined.v", v0x7fa707c292a0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fa707c28f30;
T_5 ;
    %wait E_0x7fa707c290e0;
    %load/vec4 v0x7fa707c29120_0;
    %parti/s 30, 2, 3;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x7fa707c292a0, 4;
    %store/vec4 v0x7fa707c291f0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fa707c26a40;
T_6 ;
    %wait E_0x7fa707c26ca0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa707c271a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa707c26ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa707c26e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa707c26f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa707c27060_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa707c26cf0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa707c27240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa707c26db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa707c27100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa707c275e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa707c27540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa707c274a0_0, 0, 1;
    %vpi_call 8 31 "$display", "I'm trying to learn what op is %6b and the function code %6b", &PV<v0x7fa707c273f0_0, 26, 6>, &PV<v0x7fa707c273f0_0, 0, 6> {0 0 0};
    %load/vec4 v0x7fa707c273f0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %vpi_call 8 106 "$display", "Instruction Not Found\012" {0 0 0};
    %jmp T_6.12;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c26ee0_0, 0, 1;
    %jmp T_6.12;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c26ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c27240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c274a0_0, 0, 1;
    %jmp T_6.12;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c27240_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa707c26cf0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c26db0_0, 0, 1;
    %jmp T_6.12;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c27240_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa707c26cf0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c26db0_0, 0, 1;
    %jmp T_6.12;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c27240_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fa707c26cf0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c26db0_0, 0, 1;
    %jmp T_6.12;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c26e50_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fa707c26cf0_0, 0, 3;
    %jmp T_6.12;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c26e50_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fa707c26cf0_0, 0, 3;
    %jmp T_6.12;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c27240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c26db0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fa707c26cf0_0, 0, 3;
    %jmp T_6.12;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c26f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c27060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c27240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c26db0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa707c26cf0_0, 0, 3;
    %jmp T_6.12;
T_6.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa707c26cf0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c26db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c27100_0, 0, 1;
    %jmp T_6.12;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c271a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c27240_0, 0, 1;
    %load/vec4 v0x7fa707c273f0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %vpi_call 8 102 "$display", "R Instruction can't be found\012" {0 0 0};
    %jmp T_6.22;
T_6.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa707c26cf0_0, 0, 3;
    %jmp T_6.22;
T_6.14 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fa707c26cf0_0, 0, 3;
    %jmp T_6.22;
T_6.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa707c26cf0_0, 0, 3;
    %jmp T_6.22;
T_6.16 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fa707c26cf0_0, 0, 3;
    %jmp T_6.22;
T_6.17 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fa707c26cf0_0, 0, 3;
    %jmp T_6.22;
T_6.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c26ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c27240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c27540_0, 0, 1;
    %jmp T_6.22;
T_6.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c275e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c27240_0, 0, 1;
    %jmp T_6.22;
T_6.20 ;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7fa707c26cf0_0, 0, 3;
    %vpi_call 8 98 "$display", "This is a NOP" {0 0 0};
    %jmp T_6.22;
T_6.22 ;
    %pop/vec4 1;
    %jmp T_6.12;
T_6.12 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa707c271a0_0;
    %load/vec4 v0x7fa707c26ee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa707c26e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa707c26f80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa707c27060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa707c26cf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa707c27240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa707c26db0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa707c27100_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa707c27350_0, 0, 11;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fa707c2d100;
T_7 ;
    %wait E_0x7fa707c2d330;
    %load/vec4 v0x7fa707c2d580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x7fa707c2d390_0;
    %store/vec4 v0x7fa707c2d4f0_0, 0, 5;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fa707c2d450_0;
    %store/vec4 v0x7fa707c2d4f0_0, 0, 5;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa707c2be80;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa707c2c470_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fa707c2c470_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fa707c2c470_0;
    %store/vec4a v0x7fa707c2ca30, 4, 0;
    %load/vec4 v0x7fa707c2c470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa707c2c470_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7fa707c2be80;
T_9 ;
    %wait E_0x7fa707c2c1e0;
    %load/vec4 v0x7fa707c2c8d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fa707c2ca30, 4;
    %store/vec4 v0x7fa707c2c710_0, 0, 32;
    %load/vec4 v0x7fa707c2c980_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fa707c2ca30, 4;
    %store/vec4 v0x7fa707c2c7c0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fa707c2be80;
T_10 ;
    %wait E_0x7fa707c27940;
    %load/vec4 v0x7fa707c2cf20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fa707c2c230_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fa707c2c5d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7fa707c2c500_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa707c2ca30, 4, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fa707c2ce80_0;
    %load/vec4 v0x7fa707c2cf20_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fa707c2ca30, 4, 0;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fa707c2d650;
T_11 ;
    %wait E_0x7fa707c26ca0;
    %load/vec4 v0x7fa707c2d840_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fa707c2d840_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa707c2d8f0_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fa707c2d840_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fa707c2d840_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa707c2d8f0_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fa707c26550;
T_12 ;
    %wait E_0x7fa707c26790;
    %load/vec4 v0x7fa707c26880_0;
    %load/vec4 v0x7fa707c26940_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x7fa707c267c0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fa707c2a8e0;
T_13 ;
    %wait E_0x7fa707c2aaf0;
    %load/vec4 v0x7fa707c2ada0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x7fa707c2ab50_0;
    %store/vec4 v0x7fa707c2acd0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fa707c2ac20_0;
    %store/vec4 v0x7fa707c2acd0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fa707c25a60;
T_14 ;
    %wait E_0x7fa707c25cd0;
    %load/vec4 v0x7fa707c25d10_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x7fa707c25f30_0;
    %load/vec4 v0x7fa707c25fe0_0;
    %and;
    %store/vec4 v0x7fa707c25e70_0, 0, 32;
    %load/vec4 v0x7fa707c25e70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c25dd0_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa707c25dd0_0, 0, 1;
T_14.3 ;
T_14.0 ;
    %load/vec4 v0x7fa707c25d10_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x7fa707c25f30_0;
    %load/vec4 v0x7fa707c25fe0_0;
    %or;
    %store/vec4 v0x7fa707c25e70_0, 0, 32;
    %load/vec4 v0x7fa707c25e70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c25dd0_0, 0, 1;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa707c25dd0_0, 0, 1;
T_14.7 ;
T_14.4 ;
    %load/vec4 v0x7fa707c25d10_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v0x7fa707c25f30_0;
    %load/vec4 v0x7fa707c25fe0_0;
    %add;
    %store/vec4 v0x7fa707c25e70_0, 0, 32;
    %load/vec4 v0x7fa707c25e70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c25dd0_0, 0, 1;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa707c25dd0_0, 0, 1;
T_14.11 ;
T_14.8 ;
    %load/vec4 v0x7fa707c25d10_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_14.12, 4;
    %load/vec4 v0x7fa707c25f30_0;
    %load/vec4 v0x7fa707c25fe0_0;
    %sub;
    %store/vec4 v0x7fa707c25e70_0, 0, 32;
    %load/vec4 v0x7fa707c25e70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c25dd0_0, 0, 1;
    %jmp T_14.15;
T_14.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa707c25dd0_0, 0, 1;
T_14.15 ;
T_14.12 ;
    %load/vec4 v0x7fa707c25d10_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_14.16, 4;
    %load/vec4 v0x7fa707c25f30_0;
    %load/vec4 v0x7fa707c25fe0_0;
    %cmp/u;
    %jmp/0xz  T_14.18, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c25dd0_0, 0, 1;
T_14.18 ;
    %load/vec4 v0x7fa707c25fe0_0;
    %load/vec4 v0x7fa707c25f30_0;
    %cmp/u;
    %jmp/0xz  T_14.20, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa707c25dd0_0, 0, 1;
T_14.20 ;
T_14.16 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fa707c2ae80;
T_15 ;
    %wait E_0x7fa707c2b090;
    %load/vec4 v0x7fa707c2b310_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7fa707c2b0f0_0;
    %store/vec4 v0x7fa707c2b260_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fa707c2b1a0_0;
    %store/vec4 v0x7fa707c2b260_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fa707c2b410;
T_16 ;
    %wait E_0x7fa707c2b620;
    %load/vec4 v0x7fa707c2b8b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7fa707c2b680_0;
    %store/vec4 v0x7fa707c2b800_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fa707c2b750_0;
    %store/vec4 v0x7fa707c2b800_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fa707c27700;
T_17 ;
    %wait E_0x7fa707c27990;
    %load/vec4 v0x7fa707c27b00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x7fa707c279c0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fa707c27c50, 4;
    %store/vec4 v0x7fa707c28d40_0, 0, 32;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fa707c27700;
T_18 ;
    %wait E_0x7fa707c27940;
    %load/vec4 v0x7fa707c27bb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x7fa707c28df0_0;
    %load/vec4 v0x7fa707c279c0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x7fa707c27c50, 4, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fa707c2a2f0;
T_19 ;
    %wait E_0x7fa707c2a580;
    %load/vec4 v0x7fa707c2a7e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x7fa707c2a5e0_0;
    %store/vec4 v0x7fa707c2a730_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fa707c2a690_0;
    %store/vec4 v0x7fa707c2a730_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fa707c29370;
T_20 ;
    %wait E_0x7fa707c295a0;
    %load/vec4 v0x7fa707c29820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x7fa707c295f0_0;
    %store/vec4 v0x7fa707c29760_0, 0, 32;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fa707c296b0_0;
    %store/vec4 v0x7fa707c29760_0, 0, 32;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fa707c11280;
T_21 ;
    %delay 10, 0;
    %load/vec4 v0x7fa707c2e0a0_0;
    %inv;
    %store/vec4 v0x7fa707c2e0a0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fa707c11280;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa707c2e0a0_0, 0, 1;
    %vpi_call 4 97 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 4 98 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa707c11280 {0 0 0};
    %delay 50000, 0;
    %vpi_call 4 100 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "./and.v";
    "./syscall.v";
    "Mips.v";
    "./alu.v";
    "./add4.v";
    "./adder.v";
    "./control.v";
    "./dataMem.v";
    "./memory.v";
    "./mux2to1.v";
    "./JumpAdder.v";
    "./pc.v";
    "./register.v";
    "./mux5bit.v";
    "./signExtend16to32.v";
