

================================================================
== Vivado HLS Report for 'rcReceiver'
================================================================
* Date:           Mon May 27 16:10:23 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   37|   37|   25|   25| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |                       |            |  Latency  |  Interval | Pipeline |
        |        Instance       |   Module   | min | max | min | max |   Type   |
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |grp_scaleRange_fu_730  |scaleRange  |    3|    3|    1|    1| function |
        |grp_scaleRange_fu_735  |scaleRange  |    3|    3|    1|    1| function |
        |grp_scaleRange_fu_740  |scaleRange  |    3|    3|    1|    1| function |
        +-----------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1046|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|     36|    1496|   1267|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    611|
|Register         |        -|      -|     422|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|     36|    1918|   2924|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|     16|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+------------------------+---------+-------+-----+-----+
    |rcReceiver_CTRL_s_axi_U   |rcReceiver_CTRL_s_axi   |        2|      0|  116|  110|
    |rcReceiver_OUT_r_m_axi_U  |rcReceiver_OUT_r_m_axi  |        2|      0|  537|  677|
    |grp_scaleRange_fu_730     |scaleRange              |        0|     12|  281|  160|
    |grp_scaleRange_fu_735     |scaleRange              |        0|     12|  281|  160|
    |grp_scaleRange_fu_740     |scaleRange              |        0|     12|  281|  160|
    +--------------------------+------------------------+---------+-------+-----+-----+
    |Total                     |                        |        4|     36| 1496| 1267|
    +--------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |tmp_64_fu_2215_p2                   |     +    |      0|  0|  39|          32|           1|
    |tmp_6_fu_2199_p2                    |     +    |      0|  0|  39|          32|           1|
    |ap_block_state7_pp0_stage6_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1188                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1199                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1214                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1227                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1240                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1253                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1268                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1281                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1303                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1310                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1325                   |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_829_p2                   |    and   |      0|  0|   2|           1|           1|
    |tmp_118_10_fu_1535_p2               |   icmp   |      0|  0|  13|          11|           8|
    |tmp_118_11_fu_1586_p2               |   icmp   |      0|  0|  13|          11|           8|
    |tmp_118_12_fu_1707_p2               |   icmp   |      0|  0|  13|          11|           8|
    |tmp_118_13_fu_1772_p2               |   icmp   |      0|  0|  13|          11|           8|
    |tmp_118_14_fu_1871_p2               |   icmp   |      0|  0|  13|          11|           8|
    |tmp_118_15_fu_1932_p2               |   icmp   |      0|  0|  13|          11|           8|
    |tmp_118_16_fu_1971_p2               |   icmp   |      0|  0|  13|          11|           8|
    |tmp_118_1_fu_920_p2                 |   icmp   |      0|  0|  13|          11|           8|
    |tmp_118_2_fu_1021_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_118_3_fu_1060_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_118_4_fu_2048_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_118_5_fu_2094_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_118_6_fu_1145_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_118_7_fu_1184_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_118_8_fu_1292_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_118_9_fu_1342_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_118_s_fu_1467_p2                |   icmp   |      0|  0|  13|          11|           8|
    |tmp_120_10_fu_1541_p2               |   icmp   |      0|  0|  13|          11|           9|
    |tmp_120_11_fu_1592_p2               |   icmp   |      0|  0|  13|          11|           9|
    |tmp_120_12_fu_1713_p2               |   icmp   |      0|  0|  13|          11|           9|
    |tmp_120_13_fu_1778_p2               |   icmp   |      0|  0|  13|          11|           9|
    |tmp_120_14_fu_1877_p2               |   icmp   |      0|  0|  13|          11|           9|
    |tmp_120_15_fu_1938_p2               |   icmp   |      0|  0|  13|          11|           9|
    |tmp_120_16_fu_1977_p2               |   icmp   |      0|  0|  13|          11|           9|
    |tmp_120_1_fu_926_p2                 |   icmp   |      0|  0|  13|          11|           9|
    |tmp_120_2_fu_1027_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_120_3_fu_1066_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_120_4_fu_2054_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_120_5_fu_2100_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_120_6_fu_1151_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_120_7_fu_1190_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_120_8_fu_1298_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_120_9_fu_1348_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_120_s_fu_1473_p2                |   icmp   |      0|  0|  13|          11|           9|
    |tmp_65_fu_881_p2                    |   icmp   |      0|  0|  13|          11|           8|
    |tmp_66_fu_887_p2                    |   icmp   |      0|  0|  13|          11|           9|
    |tmp_fu_817_p2                       |   icmp   |      0|  0|  11|           8|           4|
    |tmp_s_fu_823_p2                     |   icmp   |      0|  0|  11|           8|           1|
    |ap_block_state10_pp0_stage9_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage11_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state14_io                 |    or    |      0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage18_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage20_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state24_pp0_stage23_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage7_iter0    |    or    |      0|  0|   2|           1|           1|
    |tmp_14_fu_979_p2                    |    or    |      0|  0|  10|          10|          10|
    |tmp_27_fu_2025_p2                   |    or    |      0|  0|   9|           9|           9|
    |tmp_42_fu_1401_p2                   |    or    |      0|  0|  10|          10|          10|
    |tmp_55_fu_1644_p2                   |    or    |      0|  0|   9|           9|           9|
    |tmp_67_fu_901_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_69_fu_940_p2                    |    or    |      0|  0|   2|           1|           1|
    |tmp_70_fu_1041_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_71_fu_1080_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_72_fu_2068_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_73_fu_2114_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_74_fu_1165_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_75_fu_1204_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_76_fu_1312_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_77_fu_1362_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_78_fu_1487_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_79_fu_1555_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_80_fu_1606_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_81_fu_1727_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_82_fu_1792_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_83_fu_1891_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_84_fu_1952_p2                   |    or    |      0|  0|   2|           1|           1|
    |tmp_85_fu_1991_p2                   |    or    |      0|  0|   2|           1|           1|
    |grp_scaleRange_fu_735_x             |  select  |      0|  0|  11|           1|          11|
    |p_channels_load_10_ca_fu_1547_p3    |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_11_ca_fu_1598_p3    |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_12_ca_fu_1719_p3    |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_13_ca_fu_1784_p3    |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_14_ca_fu_1883_p3    |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_15_ca_fu_1944_p3    |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_16_ca_fu_1983_p3    |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_1_cas_fu_932_p3     |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_2_cas_fu_1033_p3    |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_3_cas_fu_1072_p3    |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_4_cas_fu_2060_p3    |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_5_cas_fu_2106_p3    |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_6_cas_fu_1157_p3    |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_7_cas_fu_1196_p3    |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_8_cas_fu_1304_p3    |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_9_cas_fu_1354_p3    |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_cast_8_fu_1479_p3   |  select  |      0|  0|   9|           1|           8|
    |p_channels_load_cast_fu_893_p3      |  select  |      0|  0|   9|           1|           8|
    |tmp_128_10_fu_1561_p3               |  select  |      0|  0|  11|           1|          11|
    |tmp_128_11_fu_1612_p3               |  select  |      0|  0|  11|           1|          11|
    |tmp_128_12_fu_1733_p3               |  select  |      0|  0|  11|           1|          11|
    |tmp_128_13_fu_1798_p3               |  select  |      0|  0|  11|           1|          11|
    |tmp_128_14_fu_1897_p3               |  select  |      0|  0|  11|           1|          11|
    |tmp_128_15_fu_1958_p3               |  select  |      0|  0|  11|           1|          11|
    |tmp_128_1_fu_946_p3                 |  select  |      0|  0|  11|           1|          11|
    |tmp_128_2_fu_1047_p3                |  select  |      0|  0|  11|           1|          11|
    |tmp_128_3_fu_1086_p3                |  select  |      0|  0|  11|           1|          11|
    |tmp_128_4_fu_2074_p3                |  select  |      0|  0|  11|           1|          11|
    |tmp_128_5_fu_2120_p3                |  select  |      0|  0|  11|           1|          11|
    |tmp_128_6_fu_1171_p3                |  select  |      0|  0|  11|           1|          11|
    |tmp_128_7_fu_1210_p3                |  select  |      0|  0|  11|           1|          11|
    |tmp_128_8_fu_1318_p3                |  select  |      0|  0|  11|           1|          11|
    |tmp_128_9_fu_1368_p3                |  select  |      0|  0|  11|           1|          11|
    |tmp_128_s_fu_1493_p3                |  select  |      0|  0|  11|           1|          11|
    |tmp_68_fu_907_p3                    |  select  |      0|  0|  11|           1|          11|
    |tmp_92_cast_cast_cas_fu_1811_p3     |  select  |      0|  0|   2|           1|           2|
    |tmp_95_cast_cast_cas_fu_1833_p3     |  select  |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|1046|         590|         735|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |OUT_r_AWADDR                  |   93|         19|   32|        608|
    |OUT_r_WDATA                   |   89|         18|   16|        288|
    |OUT_r_blk_n_AW                |    9|          2|    1|          2|
    |OUT_r_blk_n_B                 |    9|          2|    1|          2|
    |OUT_r_blk_n_W                 |    9|          2|    1|          2|
    |SBUS_data_address0            |  121|         26|    5|        130|
    |ap_NS_iter0_fsm               |  121|         26|   25|        650|
    |ap_NS_iter1_fsm               |   62|         15|   14|        210|
    |ap_sig_ioackin_OUT_r_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_WREADY   |    9|          2|    1|          2|
    |grp_scaleRange_fu_730_x       |   65|         16|   11|        176|
    |grp_scaleRange_fu_740_x       |   15|          3|   11|         33|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  611|        133|  119|       2105|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |SBUS_data_load_2_reg_2247       |   8|   0|    8|          0|
    |ap_CS_iter0_fsm                 |  25|   0|   25|          0|
    |ap_CS_iter1_fsm                 |  14|   0|   14|          0|
    |ap_reg_ioackin_OUT_r_AWREADY    |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_WREADY     |   1|   0|    1|          0|
    |channels_0                      |  11|   0|   11|          0|
    |channels_1                      |  11|   0|   11|          0|
    |channels_10                     |  11|   0|   11|          0|
    |channels_11                     |  11|   0|   11|          0|
    |channels_12                     |  11|   0|   11|          0|
    |channels_13                     |  11|   0|   11|          0|
    |channels_14                     |  11|   0|   11|          0|
    |channels_15                     |  11|   0|   11|          0|
    |channels_16                     |  11|   0|   11|          0|
    |channels_17                     |  11|   0|   11|          0|
    |channels_2                      |  11|   0|   11|          0|
    |channels_3                      |  11|   0|   11|          0|
    |channels_4                      |  11|   0|   11|          0|
    |channels_5                      |  11|   0|   11|          0|
    |channels_6                      |  11|   0|   11|          0|
    |channels_7                      |  11|   0|   11|          0|
    |channels_8                      |  11|   0|   11|          0|
    |channels_9                      |  11|   0|   11|          0|
    |errors                          |  32|   0|   32|          0|
    |lost                            |  32|   0|   32|          0|
    |op_V_assign_0_14_reg_2590       |  14|   0|   14|          0|
    |op_V_assign_0_2_reg_2347        |  14|   0|   14|          0|
    |or_cond_reg_2263                |   1|   0|    1|          0|
    |or_cond_reg_2263_pp0_iter0_reg  |   1|   0|    1|          0|
    |reg_793                         |   8|   0|    8|          0|
    |reg_797                         |   2|   0|    2|          0|
    |reg_801                         |   7|   0|    7|          0|
    |reg_805                         |  14|   0|   14|          0|
    |reg_809                         |   3|   0|    3|          0|
    |reg_813                         |  14|   0|   14|          0|
    |tmp_19_reg_2302                 |   4|   0|    4|          0|
    |tmp_22_reg_2541                 |   1|   0|    1|          0|
    |tmp_25_reg_2327                 |   2|   0|    2|          0|
    |tmp_25_reg_2327_pp0_iter0_reg   |   2|   0|    2|          0|
    |tmp_34_reg_2362                 |   5|   0|    5|          0|
    |tmp_47_reg_2421                 |   4|   0|    4|          0|
    |tmp_53_reg_2442                 |   1|   0|    1|          0|
    |tmp_57_reg_2479                 |   6|   0|    6|          0|
    |tmp_86_reg_2521                 |   1|   0|    1|          0|
    |tmp_86_reg_2521_pp0_iter0_reg   |   1|   0|    1|          0|
    |tmp_9_reg_2267                  |   5|   0|    5|          0|
    |tmp_reg_2237                    |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 422|   0|  422|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR     |  in |    6|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR     |  in |    6|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |     array    |
|ap_clk                |  in |    1| ap_ctrl_hs |  rcReceiver  | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |  rcReceiver  | return value |
|interrupt             | out |    1| ap_ctrl_hs |  rcReceiver  | return value |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

