* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jul 13 2021 15:59:23

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : clk_div_RNI06L91Z0Z_11
T_2_11_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g0_2
T_2_12_wire_logic_cluster/lc_0/cen

T_2_11_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g2_2
T_2_11_wire_logic_cluster/lc_5/in_3

End 

Net : clk_div_2_cry_10
T_2_11_wire_logic_cluster/lc_1/cout
T_2_11_wire_logic_cluster/lc_2/in_3

End 

Net : clk_divZ0Z_1
T_2_9_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g1_0
T_2_10_wire_logic_cluster/lc_0/in_1

T_2_9_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g3_0
T_1_9_wire_logic_cluster/lc_0/in_1

T_2_9_wire_logic_cluster/lc_0/out
T_2_9_lc_trk_g1_0
T_2_9_wire_logic_cluster/lc_0/in_3

End 

Net : clk_divZ0Z_0
T_2_9_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g1_1
T_2_10_input_2_0
T_2_10_wire_logic_cluster/lc_0/in_2

T_2_9_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g3_1
T_1_9_input_2_0
T_1_9_wire_logic_cluster/lc_0/in_2

T_2_9_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g3_1
T_2_9_wire_logic_cluster/lc_0/in_0

T_2_9_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g3_1
T_2_9_wire_logic_cluster/lc_1/in_3

End 

Net : clk_divZ0Z_2
T_1_9_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g2_1
T_2_10_input_2_1
T_2_10_wire_logic_cluster/lc_1/in_2

T_1_9_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g1_1
T_1_9_wire_logic_cluster/lc_1/in_1

End 

Net : clk_divZ0Z_3
T_1_9_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g2_2
T_2_10_input_2_2
T_2_10_wire_logic_cluster/lc_2/in_2

T_1_9_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g1_2
T_1_9_wire_logic_cluster/lc_2/in_1

End 

Net : clk_divZ0Z_4
T_1_9_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g2_3
T_2_10_input_2_3
T_2_10_wire_logic_cluster/lc_3/in_2

T_1_9_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g1_3
T_1_9_wire_logic_cluster/lc_3/in_1

End 

Net : clk_divZ0Z_5
T_1_9_wire_logic_cluster/lc_4/out
T_2_10_lc_trk_g2_4
T_2_10_input_2_4
T_2_10_wire_logic_cluster/lc_4/in_2

T_1_9_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g3_4
T_1_9_wire_logic_cluster/lc_4/in_1

End 

Net : clk_divZ0Z_6
T_1_9_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g2_5
T_2_10_input_2_5
T_2_10_wire_logic_cluster/lc_5/in_2

T_1_9_wire_logic_cluster/lc_5/out
T_1_9_lc_trk_g1_5
T_1_9_wire_logic_cluster/lc_5/in_1

End 

Net : clk_divZ0Z_7
T_1_9_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g2_6
T_2_10_input_2_6
T_2_10_wire_logic_cluster/lc_6/in_2

T_1_9_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g1_6
T_1_9_wire_logic_cluster/lc_6/in_1

End 

Net : clk_divZ0Z_8
T_1_9_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g2_7
T_2_10_input_2_7
T_2_10_wire_logic_cluster/lc_7/in_2

T_1_9_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g3_7
T_1_9_wire_logic_cluster/lc_7/in_1

End 

Net : clk_div_1_cry_9
T_1_10_wire_logic_cluster/lc_0/cout
T_1_10_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_1_10_0_
T_1_10_wire_logic_cluster/carry_in_mux/cout
T_1_10_wire_logic_cluster/lc_0/in_3

Net : clk_divZ0Z_9
T_1_10_wire_logic_cluster/lc_0/out
T_2_11_lc_trk_g2_0
T_2_11_input_2_0
T_2_11_wire_logic_cluster/lc_0/in_2

T_1_10_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g3_0
T_1_10_wire_logic_cluster/lc_0/in_1

End 

Net : clk_divZ0Z_10
T_1_10_wire_logic_cluster/lc_1/out
T_2_11_lc_trk_g3_1
T_2_11_wire_logic_cluster/lc_1/in_1

T_1_10_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g3_1
T_1_10_wire_logic_cluster/lc_1/in_1

End 

Net : clk_div_1_cry_7
T_1_9_wire_logic_cluster/lc_6/cout
T_1_9_wire_logic_cluster/lc_7/in_3

Net : clk_div_1_cry_6
T_1_9_wire_logic_cluster/lc_5/cout
T_1_9_wire_logic_cluster/lc_6/in_3

Net : clk_div_i_11
T_2_11_wire_logic_cluster/lc_5/out
T_2_11_lc_trk_g2_5
T_2_11_wire_logic_cluster/lc_2/in_1

T_2_11_wire_logic_cluster/lc_5/out
T_2_12_lc_trk_g0_5
T_2_12_wire_logic_cluster/lc_0/in_3

End 

Net : clk_div_1_cry_5
T_1_9_wire_logic_cluster/lc_4/cout
T_1_9_wire_logic_cluster/lc_5/in_3

Net : clk_div_1_cry_4
T_1_9_wire_logic_cluster/lc_3/cout
T_1_9_wire_logic_cluster/lc_4/in_3

Net : clk_div_1_cry_3
T_1_9_wire_logic_cluster/lc_2/cout
T_1_9_wire_logic_cluster/lc_3/in_3

Net : clk_div_1_cry_2
T_1_9_wire_logic_cluster/lc_1/cout
T_1_9_wire_logic_cluster/lc_2/in_3

Net : clk_div_1_cry_1
T_1_9_wire_logic_cluster/lc_0/cout
T_1_9_wire_logic_cluster/lc_1/in_3

Net : PORT1_c
T_2_12_wire_logic_cluster/lc_0/out
T_2_12_lc_trk_g1_0
T_2_12_wire_logic_cluster/lc_0/in_1

T_2_12_wire_logic_cluster/lc_0/out
T_2_10_sp4_v_t_45
T_0_14_span4_horz_25
T_0_14_lc_trk_g0_1
T_0_14_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLK_0_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_12_wire_logic_cluster/lc_3/clk

End 

