/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] _00_;
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire [25:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [40:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [19:0] celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [15:0] _01_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 16'h0000;
    else _01_ <= { in_data[119:105], celloutsig_1_2z };
  assign out_data[111:96] = _01_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 16'h0000;
    else _00_ <= { in_data[81:68], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_5z[2], celloutsig_1_13z, celloutsig_1_17z } % { 1'h1, in_data[189:178], celloutsig_1_16z };
  assign celloutsig_0_4z = { _00_[15:4], celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, _00_[12:3], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_4z[10:0] % { 1'h1, celloutsig_0_5z[9:1], celloutsig_0_0z };
  assign celloutsig_0_13z = celloutsig_0_4z[13:2] % { 1'h1, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[180:140] % { 1'h1, in_data[183:144] };
  assign celloutsig_1_7z = { in_data[178:163], celloutsig_1_6z, celloutsig_1_3z } % { 1'h1, celloutsig_1_0z[12:11], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_1z[13:2], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z } % { 1'h1, in_data[189:174] };
  assign celloutsig_1_13z = { in_data[154:150], celloutsig_1_10z } % { 1'h1, celloutsig_1_8z[12:2] };
  assign celloutsig_0_5z = celloutsig_0_4z[9] ? in_data[92:67] : { _00_[8:6], celloutsig_0_2z, celloutsig_0_4z[13:10], 1'h0, celloutsig_0_4z[8:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_14z = celloutsig_0_7z ? in_data[50:40] : celloutsig_0_5z[17:7];
  assign celloutsig_1_1z = in_data[132] ? in_data[110:96] : celloutsig_1_0z[21:7];
  assign celloutsig_1_5z = celloutsig_1_3z ? { celloutsig_1_0z[38:36], celloutsig_1_4z } : { celloutsig_1_0z[27:25], 1'h0 };
  assign celloutsig_1_6z = celloutsig_1_4z ? in_data[109:107] : celloutsig_1_0z[26:24];
  assign celloutsig_1_10z = celloutsig_1_7z[16] ? { celloutsig_1_1z[11:8], celloutsig_1_6z } : celloutsig_1_0z[17:11];
  assign celloutsig_1_11z = celloutsig_1_10z[2] ? celloutsig_1_0z[34:29] : celloutsig_1_8z[9:4];
  assign celloutsig_1_15z = celloutsig_1_7z[4] ? celloutsig_1_13z[11:4] : { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_3z = | { _00_[6:1], celloutsig_0_2z };
  assign celloutsig_1_2z = | in_data[105:102];
  assign celloutsig_1_3z = | celloutsig_1_0z[31:28];
  assign celloutsig_1_4z = | { celloutsig_1_1z[14:3], celloutsig_1_3z };
  assign celloutsig_1_16z = | { celloutsig_1_10z[5:0], celloutsig_1_15z };
  assign celloutsig_0_0z = ~^ in_data[30:26];
  assign celloutsig_0_7z = ~^ { celloutsig_0_5z[7:4], celloutsig_0_3z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_14z[1:0], celloutsig_0_13z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_1z[4:3], celloutsig_1_3z };
  assign celloutsig_0_2z = ~^ in_data[15:10];
  assign celloutsig_1_17z = ~^ celloutsig_1_7z[11:9];
  assign { out_data[141:128], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
