#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x15e0170 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15e0300 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x15cf9e0 .functor NOT 1, L_0x1615740, C4<0>, C4<0>, C4<0>;
L_0x16154a0 .functor XOR 4, L_0x1615340, L_0x1615400, C4<0000>, C4<0000>;
L_0x1615630 .functor XOR 4, L_0x16154a0, L_0x1615560, C4<0000>, C4<0000>;
v0x16125d0_0 .net *"_ivl_10", 3 0, L_0x1615560;  1 drivers
v0x16126d0_0 .net *"_ivl_12", 3 0, L_0x1615630;  1 drivers
v0x16127b0_0 .net *"_ivl_2", 3 0, L_0x16152a0;  1 drivers
v0x1612870_0 .net *"_ivl_4", 3 0, L_0x1615340;  1 drivers
v0x1612950_0 .net *"_ivl_6", 3 0, L_0x1615400;  1 drivers
v0x1612a80_0 .net *"_ivl_8", 3 0, L_0x16154a0;  1 drivers
v0x1612b60_0 .net "c", 0 0, v0x16103c0_0;  1 drivers
v0x1612c00_0 .var "clk", 0 0;
v0x1612ca0_0 .net "d", 0 0, v0x1610500_0;  1 drivers
v0x1612d40_0 .net "mux_in_dut", 3 0, L_0x1614750;  1 drivers
v0x1612de0_0 .net "mux_in_ref", 3 0, L_0x16135d0;  1 drivers
v0x1612e80_0 .var/2u "stats1", 159 0;
v0x1612f40_0 .var/2u "strobe", 0 0;
v0x1613000_0 .net "tb_match", 0 0, L_0x1615740;  1 drivers
v0x16130c0_0 .net "tb_mismatch", 0 0, L_0x15cf9e0;  1 drivers
v0x1613180_0 .net "wavedrom_enable", 0 0, v0x16105a0_0;  1 drivers
v0x1613250_0 .net "wavedrom_title", 511 0, v0x1610640_0;  1 drivers
L_0x16152a0 .concat [ 4 0 0 0], L_0x16135d0;
L_0x1615340 .concat [ 4 0 0 0], L_0x16135d0;
L_0x1615400 .concat [ 4 0 0 0], L_0x1614750;
L_0x1615560 .concat [ 4 0 0 0], L_0x16135d0;
L_0x1615740 .cmp/eeq 4, L_0x16152a0, L_0x1615630;
S_0x15e4750 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x15e0300;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x15cfce0 .functor OR 1, v0x16103c0_0, v0x1610500_0, C4<0>, C4<0>;
L_0x15d0020 .functor NOT 1, v0x1610500_0, C4<0>, C4<0>, C4<0>;
L_0x15e51e0 .functor AND 1, v0x16103c0_0, v0x1610500_0, C4<1>, C4<1>;
v0x15dc1b0_0 .net *"_ivl_10", 0 0, L_0x15d0020;  1 drivers
v0x15dc250_0 .net *"_ivl_15", 0 0, L_0x15e51e0;  1 drivers
v0x15cf7a0_0 .net *"_ivl_2", 0 0, L_0x15cfce0;  1 drivers
L_0x7f8946ab0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15cfab0_0 .net/2s *"_ivl_6", 0 0, L_0x7f8946ab0018;  1 drivers
v0x15cfdf0_0 .net "c", 0 0, v0x16103c0_0;  alias, 1 drivers
v0x15d0130_0 .net "d", 0 0, v0x1610500_0;  alias, 1 drivers
v0x160fa70_0 .net "mux_in", 3 0, L_0x16135d0;  alias, 1 drivers
L_0x16135d0 .concat8 [ 1 1 1 1], L_0x15cfce0, L_0x7f8946ab0018, L_0x15d0020, L_0x15e51e0;
S_0x160fbd0 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x15e0300;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x16103c0_0 .var "c", 0 0;
v0x1610460_0 .net "clk", 0 0, v0x1612c00_0;  1 drivers
v0x1610500_0 .var "d", 0 0;
v0x16105a0_0 .var "wavedrom_enable", 0 0;
v0x1610640_0 .var "wavedrom_title", 511 0;
E_0x15ded50/0 .event negedge, v0x1610460_0;
E_0x15ded50/1 .event posedge, v0x1610460_0;
E_0x15ded50 .event/or E_0x15ded50/0, E_0x15ded50/1;
E_0x15defc0 .event negedge, v0x1610460_0;
E_0x15df360 .event posedge, v0x1610460_0;
S_0x160fec0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x160fbd0;
 .timescale -12 -12;
v0x16100c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16101c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x160fbd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16107f0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x15e0300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x15dbfb0 .functor NOT 1, v0x16103c0_0, C4<0>, C4<0>, C4<0>;
L_0x1613760 .functor NOT 1, v0x1610500_0, C4<0>, C4<0>, C4<0>;
L_0x16137f0 .functor AND 1, L_0x15dbfb0, L_0x1613760, C4<1>, C4<1>;
L_0x1613900 .functor AND 1, v0x16103c0_0, v0x1610500_0, C4<1>, C4<1>;
L_0x1613ab0 .functor OR 1, L_0x16137f0, L_0x1613900, C4<0>, C4<0>;
L_0x1613bc0 .functor NOT 1, v0x16103c0_0, C4<0>, C4<0>, C4<0>;
L_0x1613d80 .functor NOT 1, v0x1610500_0, C4<0>, C4<0>, C4<0>;
L_0x1613df0 .functor AND 1, L_0x1613bc0, L_0x1613d80, C4<1>, C4<1>;
L_0x1613f50 .functor NOT 1, v0x16103c0_0, C4<0>, C4<0>, C4<0>;
L_0x1613fc0 .functor AND 1, L_0x1613f50, v0x1610500_0, C4<1>, C4<1>;
L_0x16140e0 .functor OR 1, L_0x1613df0, L_0x1613fc0, C4<0>, C4<0>;
L_0x16141a0 .functor NOT 1, v0x1610500_0, C4<0>, C4<0>, C4<0>;
L_0x1614280 .functor AND 1, v0x16103c0_0, L_0x16141a0, C4<1>, C4<1>;
L_0x1614340 .functor OR 1, L_0x16140e0, L_0x1614280, C4<0>, C4<0>;
L_0x1614210 .functor NOT 1, v0x16103c0_0, C4<0>, C4<0>, C4<0>;
L_0x16144d0 .functor NOT 1, v0x1610500_0, C4<0>, C4<0>, C4<0>;
L_0x16145d0 .functor AND 1, L_0x1614210, L_0x16144d0, C4<1>, C4<1>;
L_0x16146e0 .functor NOT 1, v0x16103c0_0, C4<0>, C4<0>, C4<0>;
L_0x16147f0 .functor AND 1, L_0x16146e0, v0x1610500_0, C4<1>, C4<1>;
L_0x16148b0 .functor OR 1, L_0x16145d0, L_0x16147f0, C4<0>, C4<0>;
L_0x1614bb0 .functor NOT 1, v0x16103c0_0, C4<0>, C4<0>, C4<0>;
L_0x1614c20 .functor NOT 1, v0x1610500_0, C4<0>, C4<0>, C4<0>;
L_0x1614d50 .functor AND 1, L_0x1614bb0, L_0x1614c20, C4<1>, C4<1>;
L_0x1614e60 .functor NOT 1, v0x1610500_0, C4<0>, C4<0>, C4<0>;
L_0x1614fa0 .functor AND 1, v0x16103c0_0, L_0x1614e60, C4<1>, C4<1>;
L_0x1615060 .functor OR 1, L_0x1614d50, L_0x1614fa0, C4<0>, C4<0>;
v0x16109d0_0 .net *"_ivl_10", 0 0, L_0x1613ab0;  1 drivers
v0x1610ad0_0 .net *"_ivl_14", 0 0, L_0x1613bc0;  1 drivers
v0x1610bb0_0 .net *"_ivl_16", 0 0, L_0x1613d80;  1 drivers
v0x1610c70_0 .net *"_ivl_18", 0 0, L_0x1613df0;  1 drivers
v0x1610d50_0 .net *"_ivl_2", 0 0, L_0x15dbfb0;  1 drivers
v0x1610e80_0 .net *"_ivl_20", 0 0, L_0x1613f50;  1 drivers
v0x1610f60_0 .net *"_ivl_22", 0 0, L_0x1613fc0;  1 drivers
v0x1611040_0 .net *"_ivl_24", 0 0, L_0x16140e0;  1 drivers
v0x1611120_0 .net *"_ivl_26", 0 0, L_0x16141a0;  1 drivers
v0x1611200_0 .net *"_ivl_28", 0 0, L_0x1614280;  1 drivers
v0x16112e0_0 .net *"_ivl_30", 0 0, L_0x1614340;  1 drivers
v0x16113c0_0 .net *"_ivl_34", 0 0, L_0x1614210;  1 drivers
v0x16114a0_0 .net *"_ivl_36", 0 0, L_0x16144d0;  1 drivers
v0x1611580_0 .net *"_ivl_38", 0 0, L_0x16145d0;  1 drivers
v0x1611660_0 .net *"_ivl_4", 0 0, L_0x1613760;  1 drivers
v0x1611740_0 .net *"_ivl_40", 0 0, L_0x16146e0;  1 drivers
v0x1611820_0 .net *"_ivl_42", 0 0, L_0x16147f0;  1 drivers
v0x1611900_0 .net *"_ivl_44", 0 0, L_0x16148b0;  1 drivers
v0x16119e0_0 .net *"_ivl_49", 0 0, L_0x1614bb0;  1 drivers
v0x1611ac0_0 .net *"_ivl_51", 0 0, L_0x1614c20;  1 drivers
v0x1611ba0_0 .net *"_ivl_53", 0 0, L_0x1614d50;  1 drivers
v0x1611c80_0 .net *"_ivl_55", 0 0, L_0x1614e60;  1 drivers
v0x1611d60_0 .net *"_ivl_57", 0 0, L_0x1614fa0;  1 drivers
v0x1611e40_0 .net *"_ivl_59", 0 0, L_0x1615060;  1 drivers
v0x1611f20_0 .net *"_ivl_6", 0 0, L_0x16137f0;  1 drivers
v0x1612000_0 .net *"_ivl_8", 0 0, L_0x1613900;  1 drivers
v0x16120e0_0 .net "c", 0 0, v0x16103c0_0;  alias, 1 drivers
v0x1612180_0 .net "d", 0 0, v0x1610500_0;  alias, 1 drivers
v0x1612270_0 .net "mux_in", 3 0, L_0x1614750;  alias, 1 drivers
L_0x1614750 .concat8 [ 1 1 1 1], L_0x1613ab0, L_0x1614340, L_0x16148b0, L_0x1615060;
S_0x16123d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x15e0300;
 .timescale -12 -12;
E_0x15c99f0 .event anyedge, v0x1612f40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1612f40_0;
    %nor/r;
    %assign/vec4 v0x1612f40_0, 0;
    %wait E_0x15c99f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x160fbd0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1610500_0, 0;
    %assign/vec4 v0x16103c0_0, 0;
    %wait E_0x15defc0;
    %wait E_0x15df360;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1610500_0, 0;
    %assign/vec4 v0x16103c0_0, 0;
    %wait E_0x15df360;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1610500_0, 0;
    %assign/vec4 v0x16103c0_0, 0;
    %wait E_0x15df360;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1610500_0, 0;
    %assign/vec4 v0x16103c0_0, 0;
    %wait E_0x15df360;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1610500_0, 0;
    %assign/vec4 v0x16103c0_0, 0;
    %wait E_0x15defc0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x16101c0;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15ded50;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1610500_0, 0;
    %assign/vec4 v0x16103c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x15e0300;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1612c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1612f40_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x15e0300;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1612c00_0;
    %inv;
    %store/vec4 v0x1612c00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x15e0300;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1610460_0, v0x16130c0_0, v0x1612b60_0, v0x1612ca0_0, v0x1612de0_0, v0x1612d40_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x15e0300;
T_7 ;
    %load/vec4 v0x1612e80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1612e80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1612e80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1612e80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1612e80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1612e80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1612e80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x15e0300;
T_8 ;
    %wait E_0x15ded50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1612e80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1612e80_0, 4, 32;
    %load/vec4 v0x1613000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1612e80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1612e80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1612e80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1612e80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1612de0_0;
    %load/vec4 v0x1612de0_0;
    %load/vec4 v0x1612d40_0;
    %xor;
    %load/vec4 v0x1612de0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1612e80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1612e80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1612e80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1612e80_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/ece241_2014_q3/iter9/response0/top_module.sv";
