{
  "messages" : [
    "Start of IO Analysis",
    "  Get Ports",
    "    Detect input port \\clk_i_buf (index=0, width=1, offset=0)",
    "    Detect input port \\data_i (index=0, width=1, offset=0)",
    "    Detect output port \\data_o_inv_delayed_buf (index=0, width=1, offset=0)",
    "    Detect input port \\dly_adj_buf (index=0, width=1, offset=0)",
    "    Detect input port \\dly_incdec_buf (index=0, width=1, offset=0)",
    "    Detect input port \\dly_ld_buf (index=0, width=1, offset=0)",
    "    Detect output port \\dly_tap_val_inv_buf (index=0, width=6, offset=0)",
    "    Detect output port \\dly_tap_val_inv_buf (index=1, width=6, offset=0)",
    "    Detect output port \\dly_tap_val_inv_buf (index=2, width=6, offset=0)",
    "    Detect output port \\dly_tap_val_inv_buf (index=3, width=6, offset=0)",
    "    Detect output port \\dly_tap_val_inv_buf (index=4, width=6, offset=0)",
    "    Detect output port \\dly_tap_val_inv_buf (index=5, width=6, offset=0)",
    "  Get Port/Standalone Primitives",
    "    Get important connection of cell \\I_BUF \\buf0_",
    "      Cell port \\I is connected to input port \\clk_i_buf",
    "        Parameter \\WEAK_KEEPER: \"PULLDOWN\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF \\buf1_",
    "      Cell port \\I is connected to input port \\dly_incdec_buf",
    "        Parameter \\WEAK_KEEPER: \"PULLDOWN\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF \\buf2_",
    "      Cell port \\I is connected to input port \\dly_ld_buf",
    "        Parameter \\WEAK_KEEPER: \"PULLDOWN\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF \\buf3_",
    "      Cell port \\I is connected to input port \\dly_adj_buf",
    "        Parameter \\WEAK_KEEPER: \"PULLDOWN\"",
    "        Data Width: 1",
    "    Get important connection of cell \\I_BUF \\data_buf",
    "      Cell port \\I is connected to input port \\data_i",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF \\obuf00_",
    "      Cell port \\O is connected to output port \\data_o_inv_delayed_buf",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF \\obuf0_",
    "      Cell port \\O is connected to output port \\dly_tap_val_inv_buf[0]",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF \\obuf1_",
    "      Cell port \\O is connected to output port \\dly_tap_val_inv_buf[1]",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF \\obuf2_",
    "      Cell port \\O is connected to output port \\dly_tap_val_inv_buf[2]",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF \\obuf3_",
    "      Cell port \\O is connected to output port \\dly_tap_val_inv_buf[3]",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF \\obuf4_",
    "      Cell port \\O is connected to output port \\dly_tap_val_inv_buf[4]",
    "        Data Width: 1",
    "    Get important connection of cell \\O_BUF \\obuf5_",
    "      Cell port \\O is connected to output port \\dly_tap_val_inv_buf[5]",
    "        Data Width: 1",
    "  Trace \\I_BUF --> \\CLK_BUF",
    "    Try \\I_BUF \\buf0_ out connection: \\clk_i -> \\clock_buffer",
    "      Connected \\clock_buffer",
    "        Data Width: -2",
    "  Trace \\I_BUF_DS --> \\CLK_BUF",
    "  Trace \\CLK_BUF --> \\PLL",
    "  Trace \\BOOT_CLOCK --> \\PLL",
    "  Trace \\I_BUF --> \\I_DELAY",
    "    Try \\I_BUF \\data_buf out connection: \\data_i_buf -> \\data_i_delay",
    "      Connected \\data_i_delay",
    "        Data Width: 1",
    "  Trace \\I_BUF --> \\I_DDR",
    "  Trace \\I_BUF --> \\I_SERDES",
    "  Trace \\I_BUF_DS --> \\I_DELAY",
    "  Trace \\I_BUF_DS --> \\I_DDR",
    "  Trace \\I_BUF_DS --> \\I_SERDES",
    "  Trace \\I_DELAY --> \\I_DDR",
    "  Trace \\I_DELAY --> \\I_SERDES",
    "  Trace \\O_BUF --> \\O_DELAY",
    "  Trace \\O_BUF --> \\O_DDR",
    "  Trace \\O_BUF --> \\O_SERDES",
    "  Trace \\O_BUFT --> \\O_DELAY",
    "  Trace \\O_BUFT --> \\O_DDR",
    "  Trace \\O_BUFT --> \\O_SERDES",
    "  Trace \\O_BUF_DS --> \\O_DELAY",
    "  Trace \\O_BUF_DS --> \\O_DDR",
    "  Trace \\O_BUF_DS --> \\O_SERDES",
    "  Trace \\O_BUFT_DS --> \\O_DELAY",
    "  Trace \\O_BUFT_DS --> \\O_DDR",
    "  Trace \\O_BUFT_DS --> \\O_SERDES",
    "  Trace \\O_DELAY --> \\O_DDR",
    "  Trace \\O_DELAY --> \\O_SERDES",
    "  Trace \\O_BUF --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT --> \\O_SERDES_CLK",
    "  Trace \\O_BUF_DS --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT_DS --> \\O_SERDES_CLK",
    "  Trace fabric clock buffer",
    "  Trace gearbox clock source",
    "    \\I_DELAY \\data_i_delay port \\CLK_IN: $fclk_buf_clk_buf_i",
    "      Warning: Not able to route signal $fclk_buf_clk_buf_i to port \\CLK_IN",
    "  Trace Fabric Clock",
    "    Module \\CLK_BUF \\clock_buffer: clock port \\O, net \\clk_buf_i",
    "      Connected to cell \\FCLK_BUF $clkbuf$GJC19.clk_buf_i",
    "        Which is a primitive",
    "        Does not meet core_clk checking criteria. Not sending to fabric",
    "  Summary",
    "        |--------------------------------------------------------------------------------------------|",
    "        |                ****************************************************                        |",
    "    IN  |      clk_i_buf * I_BUF |-> CLK_BUF                                *                        |",
    "    IN  | dly_incdec_buf * I_BUF                                            *                        |",
    "    IN  |     dly_ld_buf * I_BUF                                            *                        |",
    "    IN  |    dly_adj_buf * I_BUF                                            *                        |",
    "    IN  |         data_i * I_BUF |-> I_DELAY                                *                        |",
    "    OUT |                *                                            O_BUF * data_o_inv_delayed_buf |",
    "    OUT |                *                                            O_BUF * dly_tap_val_inv_buf[0] |",
    "    OUT |                *                                            O_BUF * dly_tap_val_inv_buf[1] |",
    "    OUT |                *                                            O_BUF * dly_tap_val_inv_buf[2] |",
    "    OUT |                *                                            O_BUF * dly_tap_val_inv_buf[3] |",
    "    OUT |                *                                            O_BUF * dly_tap_val_inv_buf[4] |",
    "    OUT |                *                                            O_BUF * dly_tap_val_inv_buf[5] |",
    "        |                ****************************************************                        |",
    "        |--------------------------------------------------------------------------------------------|",
    "  Error: Final checking failed. Design count: 15, Primitive count: 14, Instance count: 14",
    "    Error: Missing \\FCLK_BUF ($clkbuf$GJC19.clk_buf_i) in primitive list",
    "    Error: Missing \\FCLK_BUF ($clkbuf$GJC19.clk_buf_i) in instance list",
    "  Assign location HP_1_CC_18_9P (and properties) to Port clk_i_buf",
    "  Cross-check instances vs wrapped-instances",
    "  Generate SDC",
    "    Determine data signals",
    "      Pin object=clk_i_buf, location: HP_1_CC_18_9P",
    "        Data signal from object clk_i_buf",
    "          Module=I_BUF Linked-object=clk_i_buf Port=O Net=$auto$rs_design_edit.cc:1153:execute$513.clk_i - Not found",
    "          Failure reason: Clock data from object clk_i_buf port O is not routed to fabric",
    "      Pin object=dly_incdec_buf, location: ",
    "        Pin location is not assigned",
    "      Pin object=dly_ld_buf, location: ",
    "        Pin location is not assigned",
    "      Pin object=dly_adj_buf, location: ",
    "        Pin location is not assigned",
    "      Pin object=data_i, location: ",
    "        Pin location is not assigned",
    "      Pin object=data_o_inv_delayed_buf, location: ",
    "        Pin location is not assigned",
    "      Pin object=dly_tap_val_inv_buf[0], location: ",
    "        Pin location is not assigned",
    "      Pin object=dly_tap_val_inv_buf[1], location: ",
    "        Pin location is not assigned",
    "      Pin object=dly_tap_val_inv_buf[2], location: ",
    "        Pin location is not assigned",
    "      Pin object=dly_tap_val_inv_buf[3], location: ",
    "        Pin location is not assigned",
    "      Pin object=dly_tap_val_inv_buf[4], location: ",
    "        Pin location is not assigned",
    "      Pin object=dly_tap_val_inv_buf[5], location: ",
    "        Pin location is not assigned",
    "    Determine internal control signals",
    "      Module=I_BUF LinkedObject=clk_i_buf Location=HP_1_CC_18_9P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_BUF LinkedObject=dly_incdec_buf Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=dly_ld_buf Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=dly_adj_buf Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_BUF LinkedObject=data_i Location= Port=EN Signal=in:f2g_in_en_{A|B}",
    "        Location  does not have any mode to begin with",
    "      Module=I_DELAY LinkedObject=data_i Location= Port=DLY_ADJ Signal=in:rule=half-first:f2g_trx_dly_adj",
    "        Location  does not have any mode to begin with",
    "      Module=I_DELAY LinkedObject=data_i Location= Port=DLY_INCDEC Signal=in:rule=half-first:f2g_trx_dly_inc",
    "        Location  does not have any mode to begin with",
    "      Module=I_DELAY LinkedObject=data_i Location= Port=DLY_LOAD Signal=in:rule=half-first:f2g_trx_dly_ld",
    "        Location  does not have any mode to begin with",
    "      Module=I_DELAY LinkedObject=data_i Location= Port=DLY_TAP_VALUE Signal=out:rule=half-first:g2f_trx_dly_tap",
    "        Location  does not have any mode to begin with",
    "End of IO Analysis"
  ],
  "instances" : [
    {
      "module" : "I_BUF",
      "name" : "buf0_",
      "linked_object" : "clk_i_buf",
      "linked_objects" : {
        "clk_i_buf" : {
          "location" : "HP_1_CC_18_9P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk_i_buf",
        "O" : "clk_i"
      },
      "parameters" : {
        "WEAK_KEEPER" : "PULLDOWN"
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "CLK_BUF"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "CLK_BUF",
      "name" : "clock_buffer",
      "linked_object" : "clk_i_buf",
      "linked_objects" : {
        "clk_i_buf" : {
          "location" : "HP_1_CC_18_9P",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "clk_i",
        "O" : "clk_buf_i"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "buf1_",
      "linked_object" : "dly_incdec_buf",
      "linked_objects" : {
        "dly_incdec_buf" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "dly_incdec_buf",
        "O" : "dly_incdec"
      },
      "parameters" : {
        "WEAK_KEEPER" : "PULLDOWN"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "buf2_",
      "linked_object" : "dly_ld_buf",
      "linked_objects" : {
        "dly_ld_buf" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "dly_ld_buf",
        "O" : "dly_ld"
      },
      "parameters" : {
        "WEAK_KEEPER" : "PULLDOWN"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "buf3_",
      "linked_object" : "dly_adj_buf",
      "linked_objects" : {
        "dly_adj_buf" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "dly_adj_buf",
        "O" : "dly_adj"
      },
      "parameters" : {
        "WEAK_KEEPER" : "PULLDOWN"
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_BUF",
      "name" : "data_buf",
      "linked_object" : "data_i",
      "linked_objects" : {
        "data_i" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_i",
        "O" : "data_i_buf"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
        "I_DELAY"
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "I_DELAY",
      "name" : "data_i_delay",
      "linked_object" : "data_i",
      "linked_objects" : {
        "data_i" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "CLK_IN" : "$fclk_buf_clk_buf_i",
        "I" : "data_i_buf",
        "O" : "data_o"
      },
      "parameters" : {
      },
      "pre_primitive" : "I_BUF",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
        "Not able to route signal $fclk_buf_clk_buf_i to port \\CLK_IN"
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "obuf00_",
      "linked_object" : "data_o_inv_delayed_buf",
      "linked_objects" : {
        "data_o_inv_delayed_buf" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "data_o_inv_delayed",
        "O" : "data_o_inv_delayed_buf"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "obuf0_",
      "linked_object" : "dly_tap_val_inv_buf[0]",
      "linked_objects" : {
        "dly_tap_val_inv_buf[0]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "dly_tap_val_inv[0]",
        "O" : "dly_tap_val_inv_buf[0]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "obuf1_",
      "linked_object" : "dly_tap_val_inv_buf[1]",
      "linked_objects" : {
        "dly_tap_val_inv_buf[1]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "dly_tap_val_inv[1]",
        "O" : "dly_tap_val_inv_buf[1]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "obuf2_",
      "linked_object" : "dly_tap_val_inv_buf[2]",
      "linked_objects" : {
        "dly_tap_val_inv_buf[2]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "dly_tap_val_inv[2]",
        "O" : "dly_tap_val_inv_buf[2]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "obuf3_",
      "linked_object" : "dly_tap_val_inv_buf[3]",
      "linked_objects" : {
        "dly_tap_val_inv_buf[3]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "dly_tap_val_inv[3]",
        "O" : "dly_tap_val_inv_buf[3]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "obuf4_",
      "linked_object" : "dly_tap_val_inv_buf[4]",
      "linked_objects" : {
        "dly_tap_val_inv_buf[4]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "dly_tap_val_inv[4]",
        "O" : "dly_tap_val_inv_buf[4]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    },
    {
      "module" : "O_BUF",
      "name" : "obuf5_",
      "linked_object" : "dly_tap_val_inv_buf[5]",
      "linked_objects" : {
        "dly_tap_val_inv_buf[5]" : {
          "location" : "",
          "properties" : {
          }
        }
      },
      "connectivity" : {
        "I" : "dly_tap_val_inv[5]",
        "O" : "dly_tap_val_inv_buf[5]"
      },
      "parameters" : {
      },
      "pre_primitive" : "",
      "post_primitives" : [
      ],
      "route_clock_to" : {
      },
      "errors" : [
      ]
    }
  ]
}
