/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

#include "xsi.h"

struct XSI_INFO xsi_info;



int main(int argc, char **argv)
{
    xsi_init_design(argc, argv);
    xsi_register_info(&xsi_info);

    xsi_register_min_prec_unit(-12);
    work_m_00000000002202070585_3576974162_init();
    work_m_00000000003161783706_1802770963_init();
    work_m_00000000002868526653_1621107508_init();
    work_m_00000000002202070585_2603969083_init();
    work_m_00000000003788368083_2313378220_init();
    work_m_00000000003052344422_3330774862_init();
    work_m_00000000003161783706_1580280862_init();
    work_m_00000000003161783706_1964802013_init();
    work_m_00000000003688269857_3518576608_init();
    work_m_00000000000995650544_3092668472_init();
    work_m_00000000003788368083_0967961054_init();
    work_m_00000000003788368083_3312633835_init();
    unisims_ver_m_00000000000924517765_3125220529_init();
    work_m_00000000002597776392_3668215420_init();
    unisims_ver_m_00000000003266096158_0690727491_init();
    unisims_ver_m_00000000001762375489_3501834183_init();
    unisims_ver_m_00000000000236260522_2449448540_init();
    work_m_00000000004204563353_3387249878_init();
    work_m_00000000002305782105_3426322562_init();
    unisims_ver_m_00000000003510477262_2316096324_init();
    unisims_ver_m_00000000001162476414_1323117156_init();
    work_m_00000000003740861828_0432259165_init();
    unisims_ver_m_00000000002123152668_0970595058_init();
    unisims_ver_m_00000000002549801008_4245414866_init();
    unisims_ver_m_00000000003149700083_1668249201_init();
    unisims_ver_m_00000000003708977463_0342378215_init();
    unisims_ver_m_00000000002321652869_2814283601_init();
    work_m_00000000002942699937_2411602342_init();
    work_m_00000000002200171211_3678208460_init();
    work_m_00000000003601192966_3291023089_init();
    work_m_00000000003601192966_2280585356_init();
    work_m_00000000002951601860_1942226749_init();
    work_m_00000000003285918696_0864879315_init();
    work_m_00000000002357316035_2223562869_init();
    work_m_00000000003161783706_0891733127_init();
    work_m_00000000004116973699_3823333393_init();
    xilinxcorelib_ver_m_00000000001067635404_0596767163_init();
    work_m_00000000004259014342_2311038098_init();
    xilinxcorelib_ver_m_00000000001067635404_2748013838_init();
    work_m_00000000004259014342_0280425768_init();
    xilinxcorelib_ver_m_00000000001067635404_3691169437_init();
    work_m_00000000004259014342_1739703742_init();
    xilinxcorelib_ver_m_00000000001067635404_2014249509_init();
    work_m_00000000004259014342_4191506461_init();
    work_m_00000000003279863799_2381739659_init();
    work_m_00000000000897416866_3018598120_init();
    work_m_00000000002383730505_2531829270_init();
    work_m_00000000000741363513_2085745224_init();
    work_m_00000000003731745856_0840902600_init();
    work_m_00000000004134447467_2073120511_init();


    xsi_register_tops("work_m_00000000003731745856_0840902600");
    xsi_register_tops("work_m_00000000004134447467_2073120511");


    return xsi_run_simulation(argc, argv);

}
