# Counter Design for the VeriRisc CPU

## Counter Architecture

<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/d485654e-2851-4f70-a918-9b67bf0f6bc0" />
</p>

## TestBench Results
<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/3e0568bd-378b-414d-bc36-3c1cdb2b940d" />
</p>

<p align="center">
  <img src="https://github.com/A-Hares/VeriRisc_CPU/assets/139650137/1e385399-91e9-40af-83f6-dcb11f75bfde" />
</p>
