#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jul 20 13:54:57 2019
# Process ID: 19608
# Current directory: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23876 D:\xilinx\xilinx\AX7020_2017\course_s2_sdk\16_ov5640_single\ov5640_single.xpr
# Log file: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/vivado.log
# Journal file: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.xpr
INFO: [Project 1-313] Project file moved from 'D:/xilinx_data/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_alinx_ov5640_0_0
system_axi_mem_intercon_0
system_axi_vdma_0_0
system_v_tc_0_0
system_axi_vdma_1_0
system_auto_pc_0
system_processing_system7_0_axi_periph_0
system_v_axi4s_vid_out_0_0
system_rst_processing_system7_0_100M_0
system_rst_processing_system7_0_150M_0
system_xlconstant_1_0
system_axis_subset_converter_0_1
system_xbar_1
system_xbar_0
system_axi_gpio_0_0
system_auto_pc_1

open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 816.953 ; gain = 186.461
update_compile_order -fileset sources_1
open_bd_design {D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd}
Adding cell -- www.alinx.com.cn:user:alinx_ov5640:5.4 - alinx_ov5640_0
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding cell -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_150M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - cmos_rst
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd>
launch_sdk -workspace D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.sdk -hwspec D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_rst_processing_system7_0_150M_0 system_v_tc_0_0 system_axis_subset_converter_0_1 system_rst_processing_system7_0_100M_0 system_processing_system7_0_axi_periph_0 system_axi_vdma_0_0 system_axi_vdma_1_0 system_alinx_ov5640_0_0 system_axi_gpio_0_0 system_v_axi4s_vid_out_0_0 system_axi_mem_intercon_0 system_xlconstant_1_0}] -log ip_upgrade.log
Upgrading 'D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_alinx_ov5640_0_0 from alinx ov5640 5.4 to alinx ov5640 5.4
INFO: [IP_Flow 19-3422] Upgraded system_axi_gpio_0_0 (AXI GPIO 2.0) from revision 17 to revision 20
INFO: [IP_Flow 19-3422] Upgraded system_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 16 to revision 19
INFO: [IP_Flow 19-3422] Upgraded system_axi_vdma_0_0 (AXI Video Direct Memory Access 6.3) from revision 3 to revision 6
INFO: [IP_Flow 19-3422] Upgraded system_axi_vdma_1_0 (AXI Video Direct Memory Access 6.3) from revision 3 to revision 6
INFO: [IP_Flow 19-3422] Upgraded system_axis_subset_converter_0_1 (AXI4-Stream Subset Converter 1.1) from revision 15 to revision 18
INFO: [IP_Flow 19-3422] Upgraded system_processing_system7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 16 to revision 19
INFO: [IP_Flow 19-3422] Upgraded system_rst_processing_system7_0_100M_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_rst_processing_system7_0_150M_0 (Processor System Reset 5.0) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_v_axi4s_vid_out_0_0 (AXI4-Stream to Video Out 4.0) from revision 8 to revision 10
WARNING: [IP_Flow 19-4698] Upgrade has added port 'fifo_read_level'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_v_axi4s_vid_out_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded system_v_tc_0_0 (Video Timing Controller 6.1) from revision 12 to revision 13
INFO: [IP_Flow 19-3422] Upgraded system_xlconstant_1_0 (Constant 1.1) from revision 3 to revision 5
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'system_v_axi4s_vid_out_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\xilinx\xilinx\AX7020_2017\course_s2_sdk\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
INFO: [BD 41-2124] The block design file <D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1521.695 ; gain = 29.086
export_ip_user_files -of_objects [get_ips {system_rst_processing_system7_0_150M_0 system_v_tc_0_0 system_axis_subset_converter_0_1 system_rst_processing_system7_0_100M_0 system_processing_system7_0_axi_periph_0 system_axi_vdma_0_0 system_axi_vdma_1_0 system_alinx_ov5640_0_0 system_axi_gpio_0_0 system_v_axi4s_vid_out_0_0 system_axi_mem_intercon_0 system_xlconstant_1_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /processing_system7_0/IRQ_F2P
INFO: [xilinx.com:ip:axi_vdma:6.3-16] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:axi_vdma:6.3-17] /axi_vdma_1 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/REF_CLK_I have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/PXL_CLK_5X_O have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /axi_dynclk_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_O 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_dynclk_0_0_PXL_CLK_5X_O 
WARNING: [BD 41-927] Following properties on pin /alinx_ov5640_0/m_axis_video_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK1 
Wrote  : <D:\xilinx\xilinx\AX7020_2017\course_s2_sdk\16_ov5640_single\ov5640_single.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-3422] Upgraded ila_0 (ILA (Integrated Logic Analyzer) 6.2) from revision 5 to revision 8
INFO: [BD 41-1029] Generation completed for the IP Integrator block alinx_ov5640_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dynclk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_150M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cmos_rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 1521.695 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 12 {system_axi_dynclk_0_0_synth_1 system_processing_system7_0_0_synth_1 system_rgb2dvi_0_0_synth_1 system_alinx_ov5640_0_0_synth_1 system_axi_vdma_0_0_synth_1 system_axi_vdma_1_0_synth_1 system_rst_processing_system7_0_100M_0_synth_1 system_rst_processing_system7_0_150M_0_synth_1 system_v_axi4s_vid_out_0_0_synth_1 system_v_tc_0_0_synth_1 system_axis_subset_converter_0_1_synth_1 system_axi_gpio_0_0_synth_1 system_xbar_0_synth_1 system_xbar_1_synth_1 system_auto_pc_0_synth_1 system_auto_pc_1_synth_1}
[Sat Jul 20 13:57:29 2019] Launched system_axi_dynclk_0_0_synth_1, system_processing_system7_0_0_synth_1, system_rgb2dvi_0_0_synth_1, system_alinx_ov5640_0_0_synth_1, system_axi_vdma_0_0_synth_1, system_axi_vdma_1_0_synth_1, system_rst_processing_system7_0_100M_0_synth_1, system_rst_processing_system7_0_150M_0_synth_1, system_v_axi4s_vid_out_0_0_synth_1, system_v_tc_0_0_synth_1, system_axis_subset_converter_0_1_synth_1, system_axi_gpio_0_0_synth_1, system_xbar_0_synth_1, system_xbar_1_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_axi_dynclk_0_0_synth_1: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.runs/system_axi_dynclk_0_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.runs/system_processing_system7_0_0_synth_1/runme.log
system_rgb2dvi_0_0_synth_1: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.runs/system_rgb2dvi_0_0_synth_1/runme.log
system_alinx_ov5640_0_0_synth_1: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.runs/system_alinx_ov5640_0_0_synth_1/runme.log
system_axi_vdma_0_0_synth_1: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.runs/system_axi_vdma_0_0_synth_1/runme.log
system_axi_vdma_1_0_synth_1: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.runs/system_axi_vdma_1_0_synth_1/runme.log
system_rst_processing_system7_0_100M_0_synth_1: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.runs/system_rst_processing_system7_0_100M_0_synth_1/runme.log
system_rst_processing_system7_0_150M_0_synth_1: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.runs/system_rst_processing_system7_0_150M_0_synth_1/runme.log
system_v_axi4s_vid_out_0_0_synth_1: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.runs/system_v_axi4s_vid_out_0_0_synth_1/runme.log
system_v_tc_0_0_synth_1: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.runs/system_v_tc_0_0_synth_1/runme.log
system_axis_subset_converter_0_1_synth_1: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.runs/system_axis_subset_converter_0_1_synth_1/runme.log
system_axi_gpio_0_0_synth_1: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.runs/system_axi_gpio_0_0_synth_1/runme.log
system_xbar_0_synth_1: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.runs/system_xbar_0_synth_1/runme.log
system_xbar_1_synth_1: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.runs/system_xbar_1_synth_1/runme.log
system_auto_pc_0_synth_1: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.runs/system_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.srcs/sources_1/bd/system/system.bd] -directory D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.ip_user_files/sim_scripts -ip_user_files_dir D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.ip_user_files -ipstatic_source_dir D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.cache/compile_simlib/modelsim} {questa=D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.cache/compile_simlib/questa} {riviera=D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.cache/compile_simlib/riviera} {activehdl=D:/xilinx/xilinx/AX7020_2017/course_s2_sdk/16_ov5640_single/ov5640_single.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
copy_bd_objs /  [get_bd_cells {axi_vdma_1}]
undo
INFO: [Common 17-17] undo 'copy_bd_objs /  [get_bd_cells {axi_vdma_1}]'
copy_bd_objs /  [get_bd_cells {axi_vdma_1}]
delete_bd_objs [get_bd_cells axi_vdma_2]
startgroup
endgroup
startgroup
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 21 11:04:57 2019...
