<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1553</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1553-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1553.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-273</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:190px;left:81px;white-space:nowrap" class="ft02">400H</p>
<p style="position:absolute;top:190px;left:137px;white-space:nowrap" class="ft02">1024</p>
<p style="position:absolute;top:190px;left:186px;white-space:nowrap" class="ft02">IA32_MC0_CTL</p>
<p style="position:absolute;top:190px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:190px;left:454px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section 15.3.2.1, “IA32_MCi_CTL&#160;MSRs.”</a></p>
<p style="position:absolute;top:214px;left:81px;white-space:nowrap" class="ft02">401H</p>
<p style="position:absolute;top:214px;left:137px;white-space:nowrap" class="ft02">1025</p>
<p style="position:absolute;top:214px;left:186px;white-space:nowrap" class="ft02">IA32_MC0_STATUS</p>
<p style="position:absolute;top:214px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:214px;left:454px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-512.html">e Section 15.3.2.2, “IA32_MCi_STATUS MSRS.”</a></p>
<p style="position:absolute;top:238px;left:81px;white-space:nowrap" class="ft02">402H</p>
<p style="position:absolute;top:238px;left:137px;white-space:nowrap" class="ft02">1026</p>
<p style="position:absolute;top:238px;left:186px;white-space:nowrap" class="ft02">IA32_MC0_ADDR</p>
<p style="position:absolute;top:238px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:238px;left:454px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-515.html">e Section 15.3.2.3, “IA32_MCi_ADDR MSRs.”</a></p>
<p style="position:absolute;top:262px;left:81px;white-space:nowrap" class="ft02">404H</p>
<p style="position:absolute;top:262px;left:137px;white-space:nowrap" class="ft02">1028</p>
<p style="position:absolute;top:262px;left:186px;white-space:nowrap" class="ft02">IA32_MC1_CTL</p>
<p style="position:absolute;top:262px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:262px;left:454px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section 15.3.2.1, “IA32_MCi_CTL&#160;MSRs.”</a></p>
<p style="position:absolute;top:286px;left:81px;white-space:nowrap" class="ft02">405H</p>
<p style="position:absolute;top:286px;left:137px;white-space:nowrap" class="ft02">1029</p>
<p style="position:absolute;top:286px;left:186px;white-space:nowrap" class="ft02">IA32_MC1_STATUS</p>
<p style="position:absolute;top:286px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:286px;left:454px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-512.html">e Section 15.3.2.2, “IA32_MCi_STATUS MSRS.”</a></p>
<p style="position:absolute;top:310px;left:81px;white-space:nowrap" class="ft02">408H</p>
<p style="position:absolute;top:310px;left:137px;white-space:nowrap" class="ft02">1032</p>
<p style="position:absolute;top:310px;left:186px;white-space:nowrap" class="ft02">IA32_MC2_CTL</p>
<p style="position:absolute;top:310px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:310px;left:454px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section 15.3.2.1, “IA32_MCi_CTL&#160;MSRs.”</a></p>
<p style="position:absolute;top:334px;left:81px;white-space:nowrap" class="ft02">409H</p>
<p style="position:absolute;top:334px;left:137px;white-space:nowrap" class="ft02">1033</p>
<p style="position:absolute;top:334px;left:186px;white-space:nowrap" class="ft02">IA32_MC2_STATUS</p>
<p style="position:absolute;top:334px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:334px;left:454px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-512.html">e Section 15.3.2.2, “IA32_MCi_STATUS MSRS.”</a></p>
<p style="position:absolute;top:358px;left:80px;white-space:nowrap" class="ft02">40AH</p>
<p style="position:absolute;top:358px;left:137px;white-space:nowrap" class="ft02">1034</p>
<p style="position:absolute;top:358px;left:186px;white-space:nowrap" class="ft02">IA32_MC2_ADDR</p>
<p style="position:absolute;top:358px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:358px;left:454px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-515.html">e Section 15.3.2.3, “IA32_MCi_ADDR MSRs.”</a>&#160;</p>
<p style="position:absolute;top:382px;left:81px;white-space:nowrap" class="ft02">40CH</p>
<p style="position:absolute;top:382px;left:137px;white-space:nowrap" class="ft02">1036</p>
<p style="position:absolute;top:382px;left:187px;white-space:nowrap" class="ft02">IA32_MC3_CTL</p>
<p style="position:absolute;top:382px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:382px;left:454px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section&#160;15.3.2.1,&#160;“IA32_MCi_CTL&#160;MSRs.”</a></p>
<p style="position:absolute;top:406px;left:80px;white-space:nowrap" class="ft02">40DH</p>
<p style="position:absolute;top:406px;left:137px;white-space:nowrap" class="ft02">1037</p>
<p style="position:absolute;top:406px;left:187px;white-space:nowrap" class="ft02">IA32_MC3_STATUS</p>
<p style="position:absolute;top:406px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:406px;left:454px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-512.html">e Section 15.3.2.2, “IA32_MCi_STATUS MSRS.”</a></p>
<p style="position:absolute;top:430px;left:81px;white-space:nowrap" class="ft02">40EH</p>
<p style="position:absolute;top:430px;left:137px;white-space:nowrap" class="ft02">1038</p>
<p style="position:absolute;top:430px;left:187px;white-space:nowrap" class="ft02">IA32_MC3_ADDR</p>
<p style="position:absolute;top:430px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:430px;left:454px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section&#160;15.3.2.3,&#160;“IA32_MCi_ADDR MSRs.”</a></p>
<p style="position:absolute;top:454px;left:81px;white-space:nowrap" class="ft02">410H</p>
<p style="position:absolute;top:454px;left:137px;white-space:nowrap" class="ft02">1040</p>
<p style="position:absolute;top:454px;left:186px;white-space:nowrap" class="ft02">IA32_MC4_CTL</p>
<p style="position:absolute;top:454px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:454px;left:454px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-511.html">&#160;Section 15.3.2.1, “IA32_MCi_CTL&#160;MSRs.”</a></p>
<p style="position:absolute;top:478px;left:81px;white-space:nowrap" class="ft02">411H</p>
<p style="position:absolute;top:478px;left:137px;white-space:nowrap" class="ft02">1041</p>
<p style="position:absolute;top:478px;left:186px;white-space:nowrap" class="ft02">IA32_MC4_STATUS</p>
<p style="position:absolute;top:478px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:478px;left:454px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-512.html">e Section 15.3.2.2, “IA32_MCi_STATUS MSRS.”</a></p>
<p style="position:absolute;top:502px;left:81px;white-space:nowrap" class="ft02">412H</p>
<p style="position:absolute;top:502px;left:137px;white-space:nowrap" class="ft02">1042</p>
<p style="position:absolute;top:502px;left:186px;white-space:nowrap" class="ft02">IA32_MC4_ADDR</p>
<p style="position:absolute;top:502px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:502px;left:454px;white-space:nowrap" class="ft04">Se<a href="o_fe12b1e2a880e0ce-515.html">e Section 15.3.2.3, “IA32_MCi_ADDR MSRs.”<br/></a>The&#160;MSR_MC4_ADDR register is&#160;either not implemented&#160;or&#160;</p>
<p style="position:absolute;top:539px;left:454px;white-space:nowrap" class="ft02">contains no&#160;address if the ADDRV&#160;flag&#160;in&#160;the&#160;MSR_MC4_STATUS&#160;</p>
<p style="position:absolute;top:556px;left:454px;white-space:nowrap" class="ft04">register&#160;is clear.&#160;<br/>When&#160;not implemented&#160;in&#160;the processor,&#160;all reads and&#160;writes&#160;to this&#160;</p>
<p style="position:absolute;top:593px;left:454px;white-space:nowrap" class="ft02">MSR will cause a general-protection exception.</p>
<p style="position:absolute;top:618px;left:81px;white-space:nowrap" class="ft02">414H</p>
<p style="position:absolute;top:618px;left:137px;white-space:nowrap" class="ft02">1044</p>
<p style="position:absolute;top:618px;left:186px;white-space:nowrap" class="ft02">IA32_MC5_CTL</p>
<p style="position:absolute;top:618px;left:362px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:618px;left:454px;white-space:nowrap" class="ft02">Se<a href="o_fe12b1e2a880e0ce-511.html">e Section 15.3.2.1, “IA32_MCi_CTL&#160;MSRs.”</a></p>
<p style="position:absolute;top:642px;left:81px;white-space:nowrap" class="ft02">415H</p>
<p style="position:absolute;top:642px;left:137px;white-space:nowrap" class="ft02">1045</p>
<p style="position:absolute;top:642px;left:186px;white-space:nowrap" class="ft02">IA32_MC5_STATUS</p>
<p style="position:absolute;top:642px;left:362px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:642px;left:454px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-512.html">&#160;Section 15.3.2.2, “IA32_MCi_STATUS MSRS.”</a></p>
<p style="position:absolute;top:665px;left:81px;white-space:nowrap" class="ft02">416H</p>
<p style="position:absolute;top:665px;left:137px;white-space:nowrap" class="ft02">1046</p>
<p style="position:absolute;top:665px;left:186px;white-space:nowrap" class="ft02">IA32_MC5_ADDR</p>
<p style="position:absolute;top:665px;left:362px;white-space:nowrap" class="ft02">Package</p>
<p style="position:absolute;top:665px;left:454px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-515.html">&#160;Section 15.3.2.3, “IA32_MCi_ADDR MSRs.”</a></p>
<p style="position:absolute;top:690px;left:81px;white-space:nowrap" class="ft02">480H</p>
<p style="position:absolute;top:690px;left:137px;white-space:nowrap" class="ft02">1152</p>
<p style="position:absolute;top:690px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_BASIC</p>
<p style="position:absolute;top:690px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:690px;left:454px;white-space:nowrap" class="ft04">Reporting Register of&#160;Basic VMX Capabilities (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:735px;left:81px;white-space:nowrap" class="ft02">481H</p>
<p style="position:absolute;top:735px;left:137px;white-space:nowrap" class="ft02">1153</p>
<p style="position:absolute;top:735px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_PINBASED_</p>
<p style="position:absolute;top:751px;left:186px;white-space:nowrap" class="ft02">CTLS</p>
<p style="position:absolute;top:735px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:735px;left:454px;white-space:nowrap" class="ft02">Capability Reporting Register of&#160;Pin-based&#160;VM-execution&#160;</p>
<p style="position:absolute;top:751px;left:454px;white-space:nowrap" class="ft05">Controls&#160;(R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:796px;left:81px;white-space:nowrap" class="ft02">482H</p>
<p style="position:absolute;top:796px;left:137px;white-space:nowrap" class="ft02">1154</p>
<p style="position:absolute;top:796px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_PROCBASED_</p>
<p style="position:absolute;top:813px;left:186px;white-space:nowrap" class="ft02">CTLS</p>
<p style="position:absolute;top:796px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:796px;left:454px;white-space:nowrap" class="ft02">Capability Reporting Register&#160;of&#160;Primary&#160;Processor-based&#160;</p>
<p style="position:absolute;top:813px;left:454px;white-space:nowrap" class="ft02">VM-execution Controls&#160;(R/O)</p>
<p style="position:absolute;top:836px;left:81px;white-space:nowrap" class="ft02">483H</p>
<p style="position:absolute;top:836px;left:137px;white-space:nowrap" class="ft02">1155</p>
<p style="position:absolute;top:836px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_EXIT_CTLS</p>
<p style="position:absolute;top:836px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:836px;left:454px;white-space:nowrap" class="ft05">Capability Reporting Register of&#160;VM-exit&#160;Controls (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:881px;left:81px;white-space:nowrap" class="ft02">484H</p>
<p style="position:absolute;top:881px;left:137px;white-space:nowrap" class="ft02">1156</p>
<p style="position:absolute;top:881px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_ENTRY_CTLS</p>
<p style="position:absolute;top:881px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:881px;left:454px;white-space:nowrap" class="ft05">Capability Reporting Register of&#160;VM-entry Controls (R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:926px;left:81px;white-space:nowrap" class="ft02">485H</p>
<p style="position:absolute;top:926px;left:137px;white-space:nowrap" class="ft02">1157</p>
<p style="position:absolute;top:926px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_MISC</p>
<p style="position:absolute;top:926px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:926px;left:454px;white-space:nowrap" class="ft05">Reporting Register of&#160;Miscellaneous&#160;VMX Capabilities&#160;(R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:971px;left:81px;white-space:nowrap" class="ft02">486H</p>
<p style="position:absolute;top:971px;left:137px;white-space:nowrap" class="ft02">1158</p>
<p style="position:absolute;top:971px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_CR0_FIXED0</p>
<p style="position:absolute;top:971px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:971px;left:454px;white-space:nowrap" class="ft05">Capability Reporting Register of&#160;CR0&#160;Bits Fixed&#160;to&#160;0&#160;(R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:1016px;left:81px;white-space:nowrap" class="ft02">487H</p>
<p style="position:absolute;top:1016px;left:137px;white-space:nowrap" class="ft02">1159</p>
<p style="position:absolute;top:1016px;left:186px;white-space:nowrap" class="ft02">IA32_VMX_CR0_FIXED1</p>
<p style="position:absolute;top:1016px;left:362px;white-space:nowrap" class="ft02">Core</p>
<p style="position:absolute;top:1016px;left:454px;white-space:nowrap" class="ft05">Capability Reporting Register of&#160;CR0&#160;Bits Fixed&#160;to&#160;1&#160;(R/O)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft03">Table&#160;35-40.&#160; Selected&#160;MSRs&#160;Supported&#160;by&#160;Intel®&#160;Xeon&#160;Phi™&#160;Processors&#160;with&#160;DisplayFamily_DisplayModel&#160;Signature&#160;</p>
<p style="position:absolute;top:118px;left:428px;white-space:nowrap" class="ft03">06_57H</p>
<p style="position:absolute;top:142px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:159px;left:224px;white-space:nowrap" class="ft02">Register&#160;Name</p>
<p style="position:absolute;top:142px;left:384px;white-space:nowrap" class="ft02">Scope</p>
<p style="position:absolute;top:159px;left:600px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:166px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:166px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
