<stg><name>ode_fpga</name>


<trans_list>

<trans id="187" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond137" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond126" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %loop_index29_t = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index29_t"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="80" op_0_bw="32">
<![CDATA[
entry:1 %r_in_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_in_V_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="80" op_0_bw="32">
<![CDATA[
entry:2 %r_in_V_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_in_V_2_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="80" op_0_bw="32">
<![CDATA[
entry:3 %r_in_V_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_in_V_2_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
entry:4 %mu_read = read i80 @_ssdm_op_Read.ap_auto.i80, i80 %mu

]]></Node>
<StgValue><ssdm name="mu_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %in_offset_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_offset

]]></Node>
<StgValue><ssdm name="in_offset_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %out_offset_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_offset

]]></Node>
<StgValue><ssdm name="out_offset_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="64">
<![CDATA[
entry:7 %empty = trunc i64 %in_offset_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
entry:8 %p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %empty, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="64">
<![CDATA[
entry:9 %empty_75 = trunc i64 %in_offset_read

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="14" op_0_bw="14" op_1_bw="13" op_2_bw="1">
<![CDATA[
entry:10 %p_shl1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %empty_75, i1 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:11 %empty_76 = sub i14 %p_shl, i14 %p_shl1

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:12 %store_ln95 = store i2 0, i2 %loop_index29_t

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln95 = br void %load-store-loop28

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
load-store-loop28:0 %loop_index29_t_load = load i2 %loop_index29_t

]]></Node>
<StgValue><ssdm name="loop_index29_t_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="2">
<![CDATA[
load-store-loop28:1 %loop_index29_t_cast9 = zext i2 %loop_index29_t_load

]]></Node>
<StgValue><ssdm name="loop_index29_t_cast9"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop28:2 %exitcond137 = icmp_eq  i2 %loop_index29_t_load, i2 3

]]></Node>
<StgValue><ssdm name="exitcond137"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop28:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop28:4 %empty_77 = add i2 %loop_index29_t_load, i2 1

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop28:5 %br_ln0 = br i1 %exitcond137, void %load-store-loop28.split, void %load-store-loop25.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
load-store-loop28.split:0 %empty_78 = add i14 %empty_76, i14 %loop_index29_t_cast9

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="14">
<![CDATA[
load-store-loop28.split:1 %p_cast = zext i14 %empty_78

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop28.split:2 %in_addr = getelementptr i80 %in_r, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="80" op_0_bw="14">
<![CDATA[
load-store-loop28.split:3 %r_in_V_0 = load i14 %in_addr

]]></Node>
<StgValue><ssdm name="r_in_V_0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="32">
<![CDATA[
load-store-loop25.preheader:0 %loop_index26_t = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index26_t"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="80" op_0_bw="32">
<![CDATA[
load-store-loop25.preheader:1 %v_in_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_in_V_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="80" op_0_bw="32">
<![CDATA[
load-store-loop25.preheader:2 %v_in_V_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_in_V_2_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="80" op_0_bw="32">
<![CDATA[
load-store-loop25.preheader:3 %v_in_V_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_in_V_2_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop25.preheader:4 %store_ln0 = store i2 0, i2 %loop_index26_t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop25.preheader:5 %br_ln0 = br void %load-store-loop25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="80" op_0_bw="14">
<![CDATA[
load-store-loop28.split:3 %r_in_V_0 = load i14 %in_addr

]]></Node>
<StgValue><ssdm name="r_in_V_0"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
load-store-loop28.split:4 %switch_ln0 = switch i2 %loop_index29_t_load, void %branch2, i2 0, void %load-store-loop28.split.load-store-loop28.split13_crit_edge, i2 1, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index29_t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
branch1:0 %store_ln0 = store i80 %r_in_V_0, i80 %r_in_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index29_t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln0 = br void %load-store-loop28.split13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index29_t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
load-store-loop28.split.load-store-loop28.split13_crit_edge:0 %store_ln0 = store i80 %r_in_V_0, i80 %r_in_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index29_t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop28.split.load-store-loop28.split13_crit_edge:1 %br_ln0 = br void %load-store-loop28.split13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index29_t_load" val="!0"/>
<literal name="loop_index29_t_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
branch2:0 %store_ln0 = store i80 %r_in_V_0, i80 %r_in_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index29_t_load" val="!0"/>
<literal name="loop_index29_t_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln0 = br void %load-store-loop28.split13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop28.split13:0 %store_ln0 = store i2 %empty_77, i2 %loop_index29_t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop28.split13:1 %br_ln0 = br void %load-store-loop28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
load-store-loop25:0 %loop_index26_t_load = load i2 %loop_index26_t

]]></Node>
<StgValue><ssdm name="loop_index26_t_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="2">
<![CDATA[
load-store-loop25:1 %loop_index26_cast = zext i2 %loop_index26_t_load

]]></Node>
<StgValue><ssdm name="loop_index26_cast"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop25:2 %exitcond126 = icmp_eq  i2 %loop_index26_t_load, i2 3

]]></Node>
<StgValue><ssdm name="exitcond126"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop25:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop25:4 %empty_79 = add i2 %loop_index26_t_load, i2 1

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop25:5 %br_ln0 = br i1 %exitcond126, void %load-store-loop25.split, void %load-store-loop22.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop25.split:0 %add_ptr_sum = add i3 %loop_index26_cast, i3 3

]]></Node>
<StgValue><ssdm name="add_ptr_sum"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="3">
<![CDATA[
load-store-loop25.split:1 %add_ptr_sum_cast10 = zext i3 %add_ptr_sum

]]></Node>
<StgValue><ssdm name="add_ptr_sum_cast10"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
load-store-loop25.split:2 %empty_80 = add i14 %empty_76, i14 %add_ptr_sum_cast10

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="14">
<![CDATA[
load-store-loop25.split:3 %p_cast11 = zext i14 %empty_80

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop25.split:4 %in_addr_1 = getelementptr i80 %in_r, i64 0, i64 %p_cast11

]]></Node>
<StgValue><ssdm name="in_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="80" op_0_bw="14">
<![CDATA[
load-store-loop25.split:5 %v_in_V_0 = load i14 %in_addr_1

]]></Node>
<StgValue><ssdm name="v_in_V_0"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="32">
<![CDATA[
load-store-loop22.preheader:0 %loop_index23_t = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index23_t"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="80" op_0_bw="32">
<![CDATA[
load-store-loop22.preheader:1 %cr_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="cr_V_2"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="80" op_0_bw="32">
<![CDATA[
load-store-loop22.preheader:2 %cr_V_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="cr_V_2_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="80" op_0_bw="32">
<![CDATA[
load-store-loop22.preheader:3 %cr_V_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="cr_V_2_2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop22.preheader:4 %store_ln0 = store i2 0, i2 %loop_index23_t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop22.preheader:5 %br_ln0 = br void %load-store-loop22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="80" op_0_bw="14">
<![CDATA[
load-store-loop25.split:5 %v_in_V_0 = load i14 %in_addr_1

]]></Node>
<StgValue><ssdm name="v_in_V_0"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
load-store-loop25.split:6 %switch_ln0 = switch i2 %loop_index26_t_load, void %branch5, i2 0, void %load-store-loop25.split.load-store-loop25.split20_crit_edge, i2 1, void %branch4

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index26_t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
branch4:0 %store_ln0 = store i80 %v_in_V_0, i80 %v_in_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index26_t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln0 = br void %load-store-loop25.split20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index26_t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
load-store-loop25.split.load-store-loop25.split20_crit_edge:0 %store_ln0 = store i80 %v_in_V_0, i80 %v_in_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index26_t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop25.split.load-store-loop25.split20_crit_edge:1 %br_ln0 = br void %load-store-loop25.split20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index26_t_load" val="!0"/>
<literal name="loop_index26_t_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
branch5:0 %store_ln0 = store i80 %v_in_V_0, i80 %v_in_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index26_t_load" val="!0"/>
<literal name="loop_index26_t_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln0 = br void %load-store-loop25.split20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop25.split20:0 %store_ln0 = store i2 %empty_79, i2 %loop_index26_t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop25.split20:1 %br_ln0 = br void %load-store-loop25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
load-store-loop22:0 %loop_index23_t_load = load i2 %loop_index23_t

]]></Node>
<StgValue><ssdm name="loop_index23_t_load"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="2">
<![CDATA[
load-store-loop22:1 %loop_index23_t_cast = zext i2 %loop_index23_t_load

]]></Node>
<StgValue><ssdm name="loop_index23_t_cast"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop22:2 %exitcond115 = icmp_eq  i2 %loop_index23_t_load, i2 3

]]></Node>
<StgValue><ssdm name="exitcond115"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop22:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop22:4 %empty_81 = add i2 %loop_index23_t_load, i2 1

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop22:5 %br_ln0 = br i1 %exitcond115, void %load-store-loop22.split, void %load-store-loop19.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop22.split:0 %c_addr = getelementptr i80 %c, i64 0, i64 %loop_index23_t_cast

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="80" op_0_bw="3">
<![CDATA[
load-store-loop22.split:1 %cr_V_0 = load i3 %c_addr

]]></Node>
<StgValue><ssdm name="cr_V_0"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="32">
<![CDATA[
load-store-loop19.preheader:0 %loop_index20_t = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index20_t"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="80" op_0_bw="32">
<![CDATA[
load-store-loop19.preheader:1 %cv_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="cv_V_2"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="80" op_0_bw="32">
<![CDATA[
load-store-loop19.preheader:2 %cv_V_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="cv_V_2_1"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="80" op_0_bw="32">
<![CDATA[
load-store-loop19.preheader:3 %cv_V_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="cv_V_2_2"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop19.preheader:4 %store_ln0 = store i2 0, i2 %loop_index20_t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop19.preheader:5 %br_ln0 = br void %load-store-loop19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="80" op_0_bw="3">
<![CDATA[
load-store-loop22.split:1 %cr_V_0 = load i3 %c_addr

]]></Node>
<StgValue><ssdm name="cr_V_0"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
load-store-loop22.split:2 %switch_ln0 = switch i2 %loop_index23_t_load, void %branch14, i2 0, void %load-store-loop22.split.load-store-loop22.split40_crit_edge, i2 1, void %branch13

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index23_t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
branch13:0 %store_ln0 = store i80 %cr_V_0, i80 %cr_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index23_t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln0 = br void %load-store-loop22.split40

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index23_t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
load-store-loop22.split.load-store-loop22.split40_crit_edge:0 %store_ln0 = store i80 %cr_V_0, i80 %cr_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index23_t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop22.split.load-store-loop22.split40_crit_edge:1 %br_ln0 = br void %load-store-loop22.split40

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index23_t_load" val="!0"/>
<literal name="loop_index23_t_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
branch14:0 %store_ln0 = store i80 %cr_V_0, i80 %cr_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index23_t_load" val="!0"/>
<literal name="loop_index23_t_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln0 = br void %load-store-loop22.split40

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop22.split40:0 %store_ln0 = store i2 %empty_81, i2 %loop_index23_t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop22.split40:1 %br_ln0 = br void %load-store-loop22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
load-store-loop19:0 %loop_index20_t_load = load i2 %loop_index20_t

]]></Node>
<StgValue><ssdm name="loop_index20_t_load"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="2">
<![CDATA[
load-store-loop19:1 %loop_index20_cast = zext i2 %loop_index20_t_load

]]></Node>
<StgValue><ssdm name="loop_index20_cast"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop19:2 %exitcond104 = icmp_eq  i2 %loop_index20_t_load, i2 3

]]></Node>
<StgValue><ssdm name="exitcond104"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop19:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop19:4 %empty_82 = add i2 %loop_index20_t_load, i2 1

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop19:5 %br_ln0 = br i1 %exitcond104, void %load-store-loop19.split, void %for.body.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop19.split:0 %sum2 = add i3 %loop_index20_cast, i3 3

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="3">
<![CDATA[
load-store-loop19.split:1 %sum2_cast = zext i3 %sum2

]]></Node>
<StgValue><ssdm name="sum2_cast"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop19.split:2 %c_addr_1 = getelementptr i80 %c, i64 0, i64 %sum2_cast

]]></Node>
<StgValue><ssdm name="c_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="80" op_0_bw="3">
<![CDATA[
load-store-loop19.split:3 %cv_V_0 = load i3 %c_addr_1

]]></Node>
<StgValue><ssdm name="cv_V_0"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="32">
<![CDATA[
for.body.preheader:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="80" op_0_bw="32">
<![CDATA[
for.body.preheader:1 %r_out_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_out_V_2"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="80" op_0_bw="32">
<![CDATA[
for.body.preheader:2 %r_out_V_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_out_V_2_1"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="80" op_0_bw="32">
<![CDATA[
for.body.preheader:3 %r_out_V_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_out_V_2_2"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="80" op_0_bw="32">
<![CDATA[
for.body.preheader:4 %v_out_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_out_V_2"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="80" op_0_bw="32">
<![CDATA[
for.body.preheader:5 %v_out_V_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_out_V_2_1"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="80" op_0_bw="32">
<![CDATA[
for.body.preheader:6 %v_out_V_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_out_V_2_2"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.preheader:7 %store_ln101 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
for.body.preheader:8 %br_ln101 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="126" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="80" op_0_bw="3">
<![CDATA[
load-store-loop19.split:3 %cv_V_0 = load i3 %c_addr_1

]]></Node>
<StgValue><ssdm name="cv_V_0"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
load-store-loop19.split:4 %switch_ln0 = switch i2 %loop_index20_t_load, void %branch17, i2 0, void %load-store-loop19.split.load-store-loop19.split48_crit_edge, i2 1, void %branch16

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index20_t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
branch16:0 %store_ln0 = store i80 %cv_V_0, i80 %cv_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index20_t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln0 = br void %load-store-loop19.split48

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index20_t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
load-store-loop19.split.load-store-loop19.split48_crit_edge:0 %store_ln0 = store i80 %cv_V_0, i80 %cv_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index20_t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop19.split.load-store-loop19.split48_crit_edge:1 %br_ln0 = br void %load-store-loop19.split48

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index20_t_load" val="!0"/>
<literal name="loop_index20_t_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
branch17:0 %store_ln0 = store i80 %cv_V_0, i80 %cv_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index20_t_load" val="!0"/>
<literal name="loop_index20_t_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln0 = br void %load-store-loop19.split48

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop19.split48:0 %store_ln0 = store i2 %empty_82, i2 %loop_index20_t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop19.split48:1 %br_ln0 = br void %load-store-loop19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body:0 %i_9 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body:1 %icmp_ln101 = icmp_eq  i2 %i_9, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body:3 %add_ln101 = add i2 %i_9, i2 1

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:4 %br_ln101 = br i1 %icmp_ln101, void %for.body.split, void %load-store-loop16.preheader

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="80" op_0_bw="80">
<![CDATA[
for.body.split:3 %cr_V_2_load = load i80 %cr_V_2

]]></Node>
<StgValue><ssdm name="cr_V_2_load"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="80" op_0_bw="80">
<![CDATA[
for.body.split:4 %cr_V_2_1_load = load i80 %cr_V_2_1

]]></Node>
<StgValue><ssdm name="cr_V_2_1_load"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="80" op_0_bw="80">
<![CDATA[
for.body.split:5 %cr_V_2_2_load = load i80 %cr_V_2_2

]]></Node>
<StgValue><ssdm name="cr_V_2_2_load"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="80" op_0_bw="80">
<![CDATA[
for.body.split:9 %r_in_V_2_load = load i80 %r_in_V_2

]]></Node>
<StgValue><ssdm name="r_in_V_2_load"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="80" op_0_bw="80">
<![CDATA[
for.body.split:10 %r_in_V_2_1_load = load i80 %r_in_V_2_1

]]></Node>
<StgValue><ssdm name="r_in_V_2_1_load"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="80" op_0_bw="80">
<![CDATA[
for.body.split:11 %r_in_V_2_2_load = load i80 %r_in_V_2_2

]]></Node>
<StgValue><ssdm name="r_in_V_2_2_load"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="80" op_3_bw="80" op_4_bw="2" op_5_bw="80" op_6_bw="80" op_7_bw="80" op_8_bw="80">
<![CDATA[
for.body.split:16 %v_out_V_0 = call i80 @vel_der, i80 %r_in_V_2_load, i80 %r_in_V_2_1_load, i80 %r_in_V_2_2_load, i2 %i_9, i80 %mu_read, i80 %cr_V_2_load, i80 %cr_V_2_1_load, i80 %cr_V_2_2_load

]]></Node>
<StgValue><ssdm name="v_out_V_0"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="80" op_0_bw="80">
<![CDATA[
load-store-loop16.preheader:0 %r_out_V_2_load = load i80 %r_out_V_2

]]></Node>
<StgValue><ssdm name="r_out_V_2_load"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="80" op_0_bw="80">
<![CDATA[
load-store-loop16.preheader:1 %r_out_V_2_1_load = load i80 %r_out_V_2_1

]]></Node>
<StgValue><ssdm name="r_out_V_2_1_load"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="80" op_0_bw="80">
<![CDATA[
load-store-loop16.preheader:2 %r_out_V_2_2_load = load i80 %r_out_V_2_2

]]></Node>
<StgValue><ssdm name="r_out_V_2_2_load"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="64">
<![CDATA[
load-store-loop16.preheader:6 %empty_83 = trunc i64 %out_offset_read

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
load-store-loop16.preheader:7 %p_shl4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_83, i3 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="64">
<![CDATA[
load-store-loop16.preheader:8 %empty_84 = trunc i64 %out_offset_read

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
load-store-loop16.preheader:9 %p_shl5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_84, i1 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
load-store-loop16.preheader:10 %empty_85 = sub i6 %p_shl4, i6 %p_shl5

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="80" op_3_bw="80" op_4_bw="6" op_5_bw="80">
<![CDATA[
load-store-loop16.preheader:11 %call_ln0 = call void @ode_fpga_Pipeline_1, i80 %r_out_V_2_load, i80 %r_out_V_2_1_load, i80 %r_out_V_2_2_load, i6 %empty_85, i80 %out_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="80" op_0_bw="80">
<![CDATA[
for.body.split:0 %cv_V_2_load = load i80 %cv_V_2

]]></Node>
<StgValue><ssdm name="cv_V_2_load"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="80" op_0_bw="80">
<![CDATA[
for.body.split:1 %cv_V_2_1_load = load i80 %cv_V_2_1

]]></Node>
<StgValue><ssdm name="cv_V_2_1_load"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="80" op_0_bw="80">
<![CDATA[
for.body.split:2 %cv_V_2_2_load = load i80 %cv_V_2_2

]]></Node>
<StgValue><ssdm name="cv_V_2_2_load"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="80" op_0_bw="80">
<![CDATA[
for.body.split:6 %v_in_V_2_load = load i80 %v_in_V_2

]]></Node>
<StgValue><ssdm name="v_in_V_2_load"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="80" op_0_bw="80">
<![CDATA[
for.body.split:7 %v_in_V_2_1_load = load i80 %v_in_V_2_1

]]></Node>
<StgValue><ssdm name="v_in_V_2_1_load"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="80" op_0_bw="80">
<![CDATA[
for.body.split:8 %v_in_V_2_2_load = load i80 %v_in_V_2_2

]]></Node>
<StgValue><ssdm name="v_in_V_2_2_load"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:12 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="80" op_3_bw="80" op_4_bw="2">
<![CDATA[
for.body.split:13 %tmp = mux i80 @_ssdm_op_Mux.ap_auto.3i80.i2, i80 %v_in_V_2_load, i80 %v_in_V_2_1_load, i80 %v_in_V_2_2_load, i2 %i_9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="80" op_3_bw="80" op_4_bw="2">
<![CDATA[
for.body.split:14 %tmp_5 = mux i80 @_ssdm_op_Mux.ap_auto.3i80.i2, i80 %cv_V_2_load, i80 %cv_V_2_1_load, i80 %cv_V_2_2_load, i2 %i_9

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
for.body.split:15 %r_out_V_0 = add i80 %tmp_5, i80 %tmp

]]></Node>
<StgValue><ssdm name="r_out_V_0"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="80" op_0_bw="80" op_1_bw="80" op_2_bw="80" op_3_bw="80" op_4_bw="2" op_5_bw="80" op_6_bw="80" op_7_bw="80" op_8_bw="80">
<![CDATA[
for.body.split:16 %v_out_V_0 = call i80 @vel_der, i80 %r_in_V_2_load, i80 %r_in_V_2_1_load, i80 %r_in_V_2_2_load, i2 %i_9, i80 %mu_read, i80 %cr_V_2_load, i80 %cr_V_2_1_load, i80 %cr_V_2_2_load

]]></Node>
<StgValue><ssdm name="v_out_V_0"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.body.split:17 %switch_ln102 = switch i2 %i_9, void %branch8, i2 0, void %for.body.split.for.body.split2836_crit_edge, i2 1, void %branch7

]]></Node>
<StgValue><ssdm name="switch_ln102"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
branch7:0 %store_ln103 = store i80 %v_out_V_0, i80 %v_out_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
branch7:1 %store_ln859 = store i80 %r_out_V_0, i80 %r_out_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch7:2 %br_ln0 = br void %for.body.split2836

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
for.body.split.for.body.split2836_crit_edge:0 %store_ln102 = store i80 %v_out_V_0, i80 %v_out_V_2

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
for.body.split.for.body.split2836_crit_edge:1 %store_ln102 = store i80 %r_out_V_0, i80 %r_out_V_2

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
for.body.split.for.body.split2836_crit_edge:2 %br_ln102 = br void %for.body.split2836

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_9" val="!0"/>
<literal name="i_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
branch8:0 %store_ln103 = store i80 %v_out_V_0, i80 %v_out_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_9" val="!0"/>
<literal name="i_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="80" op_1_bw="80">
<![CDATA[
branch8:1 %store_ln859 = store i80 %r_out_V_0, i80 %r_out_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln859"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_9" val="!0"/>
<literal name="i_9" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch8:2 %br_ln0 = br void %for.body.split2836

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.split2836:0 %store_ln101 = store i2 %add_ln101, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
for.body.split2836:1 %br_ln101 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="180" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="80" op_3_bw="80" op_4_bw="6" op_5_bw="80">
<![CDATA[
load-store-loop16.preheader:11 %call_ln0 = call void @ode_fpga_Pipeline_1, i80 %r_out_V_2_load, i80 %r_out_V_2_1_load, i80 %r_out_V_2_2_load, i6 %empty_85, i80 %out_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="80" op_0_bw="80">
<![CDATA[
load-store-loop16.preheader:3 %v_out_V_2_load = load i80 %v_out_V_2

]]></Node>
<StgValue><ssdm name="v_out_V_2_load"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="80" op_0_bw="80">
<![CDATA[
load-store-loop16.preheader:4 %v_out_V_2_1_load = load i80 %v_out_V_2_1

]]></Node>
<StgValue><ssdm name="v_out_V_2_1_load"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="80" op_0_bw="80">
<![CDATA[
load-store-loop16.preheader:5 %v_out_V_2_2_load = load i80 %v_out_V_2_2

]]></Node>
<StgValue><ssdm name="v_out_V_2_2_load"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="80" op_3_bw="80" op_4_bw="6" op_5_bw="80" op_6_bw="0" op_7_bw="0">
<![CDATA[
load-store-loop16.preheader:12 %call_ln0 = call void @ode_fpga_Pipeline_2, i80 %v_out_V_2_load, i80 %v_out_V_2_1_load, i80 %v_out_V_2_2_load, i6 %empty_85, i80 %out_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="185" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="80" op_3_bw="80" op_4_bw="6" op_5_bw="80" op_6_bw="0" op_7_bw="0">
<![CDATA[
load-store-loop16.preheader:12 %call_ln0 = call void @ode_fpga_Pipeline_2, i80 %v_out_V_2_load, i80 %v_out_V_2_1_load, i80 %v_out_V_2_2_load, i6 %empty_85, i80 %out_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0">
<![CDATA[
load-store-loop16.preheader:13 %ret_ln108 = ret

]]></Node>
<StgValue><ssdm name="ret_ln108"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
