$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst_n $end
  $var wire 8 % count [7:0] $end
  $scope module counter $end
   $var wire 1 # clk $end
   $var wire 1 $ rst_n $end
   $var wire 8 % count [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
b00000000 %
#1
#2
#3
#4
#5
0#
#6
#7
#8
#9
#10
1#
#11
1$
#12
#13
#14
#15
0#
#16
#17
#18
#19
#20
1#
b00000001 %
#21
#22
#23
#24
#25
0#
#26
#27
#28
#29
#30
1#
b00000010 %
#31
#32
#33
#34
#35
0#
#36
#37
#38
#39
#40
1#
b00000011 %
#41
#42
#43
#44
#45
0#
#46
#47
#48
#49
#50
1#
b00000100 %
#51
#52
#53
#54
#55
0#
#56
#57
#58
#59
#60
1#
b00000101 %
#61
#62
#63
#64
#65
0#
#66
#67
#68
#69
#70
1#
b00000110 %
#71
#72
#73
#74
#75
0#
#76
#77
#78
#79
#80
1#
b00000111 %
#81
#82
#83
#84
#85
0#
#86
#87
#88
#89
#90
1#
b00001000 %
#91
#92
#93
#94
#95
0#
#96
#97
#98
#99
#100
1#
b00001001 %
#101
#102
#103
#104
#105
0#
#106
#107
#108
#109
#110
1#
b00001010 %
#111
#112
#113
#114
#115
0#
#116
#117
#118
#119
#120
1#
b00001011 %
#121
#122
#123
#124
#125
0#
#126
#127
#128
#129
#130
1#
b00001100 %
#131
#132
#133
#134
#135
0#
#136
#137
#138
#139
#140
1#
b00001101 %
#141
#142
#143
#144
#145
0#
#146
#147
#148
#149
#150
1#
b00001110 %
#151
#152
#153
#154
#155
0#
#156
#157
#158
#159
#160
1#
b00001111 %
#161
#162
#163
#164
#165
0#
#166
#167
#168
#169
#170
1#
b00010000 %
#171
#172
#173
#174
#175
0#
#176
#177
#178
#179
#180
1#
b00010001 %
#181
#182
#183
#184
#185
0#
#186
#187
#188
#189
#190
1#
b00010010 %
#191
#192
#193
#194
#195
0#
#196
#197
#198
#199
