Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.007161892,S0-C0,Frontend_Bound,30.55,% Slots,,,0.00,6.73,
1.007161892,S0-C0,Bad_Speculation,17.74,% Slots,,,0.00,6.34,
1.007161892,S0-C0,Backend_Bound,21.41,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.34,
1.007161892,S0-C0,Frontend_Bound.Frontend_Latency,26.34,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.49,
1.007161892,S0-C0,Bad_Speculation.Branch_Mispredicts,17.39,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,6.15,
1.007161892,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.19,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.53,
1.007161892,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.07,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.32,<==
1.007161892,S0-C0-T0,MUX,4.98,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.007161892,S0-C1,Frontend_Bound,31.71,% Slots,,,0.00,6.72,
1.007161892,S0-C1,Bad_Speculation,19.90,% Slots,,,0.00,6.33,
1.007161892,S0-C1,Backend_Bound,17.24,% Slots,,,0.00,6.33,
1.007161892,S0-C1,Frontend_Bound.Frontend_Latency,27.02,% Slots,,rs_events.empty_end,0.00,5.5,
1.007161892,S0-C1,Frontend_Bound.Frontend_Bandwidth,21.74,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.17,
1.007161892,S0-C1,Bad_Speculation.Branch_Mispredicts,19.55,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007161892,S0-C1,Backend_Bound.Core_Bound,21.44,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.49,
1.007161892,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.11,% Clocks,,,0.00,5.53,
1.007161892,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
1.007161892,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.42,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.21,
1.007161892,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.21,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.26,
1.007161892,S0-C1-T0,MUX,4.98,%,,,0.00,100.0,
1.007161892,S0-C2,Frontend_Bound.Frontend_Bandwidth,22.43,% Slots,,,0.00,6.17,
1.007161892,S0-C2,Bad_Speculation.Branch_Mispredicts,25.13,% Slots,,br_misp_retired.all_branches,0.00,6.15,<==
1.007161892,S0-C2,Backend_Bound.Memory_Bound,13.97,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.51,
1.007161892,S0-C2,Bad_Speculation,25.49,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,6.33,
1.007161892,S0-C2,Backend_Bound,21.82,% Slots,,,0.00,6.33,
1.007161892,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.49,% Core_Clocks,,,0.00,5.21,
1.007161892,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,40.50,% Core_Clocks,,,0.00,5.26,
1.007161892,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.007161892,S0-C2-T0,MUX,5.00,%,,,0.00,100.0,
1.007161892,S0-C3,Frontend_Bound,35.51,% Slots,,,0.00,6.71,
1.007161892,S0-C3,Bad_Speculation,20.89,% Slots,,,0.00,6.32,
1.007161892,S0-C3,Backend_Bound,19.13,% Slots,,,0.00,6.32,
1.007161892,S0-C3,Frontend_Bound.Frontend_Latency,34.04,% Slots,,rs_events.empty_end,0.00,5.5,
1.007161892,S0-C3,Bad_Speculation.Branch_Mispredicts,20.25,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007161892,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.15,% Clocks,,,0.00,5.54,
1.007161892,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
1.007161892,S0-C3-T0,MUX,4.98,%,,,0.00,100.0,
1.007161892,S0-C4,Frontend_Bound,32.57,% Slots,,,0.00,6.72,
1.007161892,S0-C4,Bad_Speculation,22.56,% Slots,,,0.00,6.32,
1.007161892,S0-C4,Backend_Bound,17.36,% Slots,,,0.00,6.32,
1.007161892,S0-C4,Retiring,14.29,% Slots,,uops_retired.retire_slots:pp,0.00,6.15,
1.007161892,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.51,% Slots,,,0.00,6.17,
1.007161892,S0-C4,Bad_Speculation.Branch_Mispredicts,22.10,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007161892,S0-C4,Retiring.Microcode_Sequencer,9.29,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.14,
1.007161892,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.59,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.53,
1.007161892,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.66,% Core_Clocks,,,0.00,5.21,<==
1.007161892,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.16,% Core_Clocks,,,0.00,5.26,
1.007161892,S0-C4-T0,MUX,4.98,%,,,0.00,100.0,
1.007161892,S0-C5,Frontend_Bound,24.92,% Slots,,,0.00,6.71,
1.007161892,S0-C5,Bad_Speculation,19.08,% Slots,,,0.00,6.32,
1.007161892,S0-C5,Backend_Bound,23.02,% Slots,,,0.00,6.32,
1.007161892,S0-C5,Frontend_Bound.Frontend_Bandwidth,36.18,% Slots,,,0.00,6.17,
1.007161892,S0-C5,Bad_Speculation.Branch_Mispredicts,18.72,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007161892,S0-C5,Backend_Bound.Memory_Bound,26.93,% Slots,,,0.00,5.5,
1.007161892,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.97,% Core_Clocks,,,0.00,5.22,
1.007161892,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.91,% Core_Clocks,,,0.00,5.25,<==
1.007161892,S0-C5-T0,MUX,4.99,%,,,0.00,100.0,
1.007161892,S0-C6,Frontend_Bound,27.16,% Slots,,,0.00,6.71,
1.007161892,S0-C6,Bad_Speculation,22.45,% Slots,,,0.00,6.31,
1.007161892,S0-C6,Backend_Bound,22.18,% Slots,,,0.00,6.31,
1.007161892,S0-C6,Retiring,27.18,% Slots,,uops_retired.retire_slots:pp,0.00,6.16,
1.007161892,S0-C6,Frontend_Bound.Frontend_Latency,20.95,% Slots,,rs_events.empty_end,0.00,5.51,
1.007161892,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.20,% Slots,,,0.00,6.17,
1.007161892,S0-C6,Bad_Speculation.Branch_Mispredicts,22.14,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007161892,S0-C6,Backend_Bound.Memory_Bound,14.11,% Slots,,,0.00,5.5,
1.007161892,S0-C6,Retiring.Microcode_Sequencer,3.24,% Slots,,idq.ms_uops,0.00,6.16,<==
1.007161892,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.45,% Clocks,,,0.00,5.54,
1.007161892,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
1.007161892,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.94,% Clocks,,idq.ms_switches,0.00,5.53,
1.007161892,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.75,% Core_Clocks,,,0.00,5.21,
1.007161892,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
1.007161892,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.98,
1.007161892,S0-C6-T0,MUX,4.98,%,,,0.00,100.0,
1.007161892,S0-C7,Frontend_Bound,29.59,% Slots,,,0.00,6.7,
1.007161892,S0-C7,Bad_Speculation,18.59,% Slots,,,0.00,6.3,
1.007161892,S0-C7,Backend_Bound,22.43,% Slots,,,0.00,6.3,
1.007161892,S0-C7,Frontend_Bound.Frontend_Latency,18.45,% Slots,,rs_events.empty_end,0.00,5.5,
1.007161892,S0-C7,Bad_Speculation.Branch_Mispredicts,18.31,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007161892,S0-C7,Backend_Bound.Memory_Bound,94.15,% Slots,,,0.00,5.49,
1.007161892,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.25,% Clocks,,,0.00,5.54,
1.007161892,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
1.007161892,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.98,
1.007161892,S0-C7-T0,MUX,4.98,%,,,0.00,100.0,
1.007161892,S1-C0,Backend_Bound,77.66,% Slots,,,0.00,6.31,
1.007161892,S1-C0,Retiring,18.16,% Slots,,uops_retired.retire_slots:pp,0.00,6.15,
1.007161892,S1-C0,Backend_Bound.Memory_Bound,16.39,% Slots,,,0.00,5.48,
1.007161892,S1-C0,Backend_Bound.Core_Bound,61.27,% Slots,,,0.00,5.48,
1.007161892,S1-C0,Retiring.Microcode_Sequencer,9.27,% Slots,,idq.ms_uops,0.00,6.15,
1.007161892,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.86,% Clocks,,idq.ms_switches,0.00,5.54,
1.007161892,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.007161892,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.007161892,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.17,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.09,<==
1.007161892,S1-C0-T0,MUX,4.99,%,,,0.00,100.0,
1.007161892,S1-C1,Frontend_Bound,25.76,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,6.69,<==
1.007161892,S1-C1,Bad_Speculation,24.13,% Slots,,,0.00,6.29,
1.007161892,S1-C1,Backend_Bound,20.23,% Slots,,,0.00,6.29,
1.007161892,S1-C1,Retiring,22.70,% Slots,,uops_retired.retire_slots:pp,0.00,6.14,
1.007161892,S1-C1,Bad_Speculation.Branch_Mispredicts,23.59,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.007161892,S1-C1,Backend_Bound.Core_Bound,12.38,% Slots,,,0.00,5.47,
1.007161892,S1-C1,Retiring.Microcode_Sequencer,5.12,% Slots,,idq.ms_uops,0.00,6.14,
1.007161892,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.71,% Clocks,,idq.ms_switches,0.00,5.54,
1.007161892,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.01,% Clocks,,,0.00,5.09,
1.007161892,S1-C1-T0,MUX,4.99,%,,,0.00,100.0,
1.007161892,S1-C2,Frontend_Bound,34.20,% Slots,,,0.00,6.68,
1.007161892,S1-C2,Backend_Bound,38.84,% Slots,,,0.00,6.28,
1.007161892,S1-C2,Frontend_Bound.Frontend_Latency,44.41,% Slots,,rs_events.empty_end,0.00,5.51,
1.007161892,S1-C2,Backend_Bound.Memory_Bound,12.21,% Slots,,,0.00,5.47,
1.007161892,S1-C2,Backend_Bound.Core_Bound,26.64,% Slots,,,0.00,5.47,<==
1.007161892,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.63,% Clocks,,,0.00,5.54,
1.007161892,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
1.007161892,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.007161892,S1-C2-T0,MUX,5.00,%,,,0.00,100.0,
1.007161892,S1-C3,Frontend_Bound,31.79,% Slots,,,0.00,6.68,
1.007161892,S1-C3,Bad_Speculation,16.74,% Slots,,,0.00,6.28,
1.007161892,S1-C3,Backend_Bound,19.07,% Slots,,,0.00,6.28,
1.007161892,S1-C3,Frontend_Bound.Frontend_Latency,24.83,% Slots,,rs_events.empty_end,0.00,5.51,
1.007161892,S1-C3,Bad_Speculation.Branch_Mispredicts,16.55,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007161892,S1-C3,Backend_Bound.Core_Bound,11.85,% Slots,,,0.00,5.47,
1.007161892,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.40,% Clocks,,,0.00,5.55,
1.007161892,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.007161892,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.64,% Clocks,,,0.00,5.09,
1.007161892,S1-C3-T0,MUX,5.00,%,,,0.00,100.0,
1.007161892,S1-C4,Frontend_Bound,36.75,% Slots,,,0.00,6.67,
1.007161892,S1-C4,Bad_Speculation,15.47,% Slots,,,0.00,6.27,
1.007161892,S1-C4,Backend_Bound,20.31,% Slots,,,0.00,6.27,
1.007161892,S1-C4,Frontend_Bound.Frontend_Latency,31.80,% Slots,,rs_events.empty_end,0.00,5.51,
1.007161892,S1-C4,Bad_Speculation.Branch_Mispredicts,15.20,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007161892,S1-C4,Backend_Bound.Memory_Bound,13.68,% Slots,,,0.00,5.47,
1.007161892,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.99,% Clocks,,,0.00,5.55,
1.007161892,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
1.007161892,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.007161892,S1-C4-T0,MUX,4.99,%,,,0.00,100.0,
1.007161892,S1-C5,Frontend_Bound,22.24,% Slots,,,0.00,6.67,
1.007161892,S1-C5,Bad_Speculation,22.30,% Slots,,,0.00,6.27,
1.007161892,S1-C5,Backend_Bound,29.90,% Slots,,,0.00,6.27,
1.007161892,S1-C5,Frontend_Bound.Frontend_Latency,22.23,% Slots,,rs_events.empty_end,0.00,5.51,
1.007161892,S1-C5,Bad_Speculation.Branch_Mispredicts,22.01,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007161892,S1-C5,Backend_Bound.Memory_Bound,11.00,% Slots,,,0.00,5.48,
1.007161892,S1-C5,Backend_Bound.Core_Bound,18.91,% Slots,,,0.00,5.48,<==
1.007161892,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.55,
1.007161892,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,28.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.007161892,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.007161892,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.007161892,S1-C5-T0,MUX,4.99,%,,,0.00,100.0,
1.007161892,S1-C6,Frontend_Bound,29.07,% Slots,,,0.00,6.67,
1.007161892,S1-C6,Bad_Speculation,22.72,% Slots,,,0.00,6.27,
1.007161892,S1-C6,Backend_Bound,23.57,% Slots,,,0.00,6.27,
1.007161892,S1-C6,Retiring,15.58,% Slots,,uops_retired.retire_slots:pp,0.00,6.15,
1.007161892,S1-C6,Frontend_Bound.Frontend_Latency,18.25,% Slots,,rs_events.empty_end,0.00,5.51,
1.007161892,S1-C6,Frontend_Bound.Frontend_Bandwidth,37.62,% Slots,,,0.00,6.17,
1.007161892,S1-C6,Bad_Speculation.Branch_Mispredicts,22.25,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007161892,S1-C6,Backend_Bound.Core_Bound,17.28,% Slots,,,0.00,5.48,
1.007161892,S1-C6,Retiring.Microcode_Sequencer,10.58,% Slots,,idq.ms_uops,0.00,6.15,
1.007161892,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.55,
1.007161892,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
1.007161892,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.81,% Clocks,,idq.ms_switches,0.00,5.54,
1.007161892,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.60,% Core_Clocks,,,0.00,5.23,<==
1.007161892,S1-C6-T0,MUX,4.99,%,,,0.00,100.0,
1.007161892,S1-C7,Frontend_Bound,36.70,% Slots,,,0.00,6.67,
1.007161892,S1-C7,Bad_Speculation,11.40,% Slots,,,0.00,6.27,
1.007161892,S1-C7,Backend_Bound,31.52,% Slots,,,0.00,6.27,
1.007161892,S1-C7,Retiring,23.77,% Slots,,uops_retired.retire_slots:pp,0.00,6.15,
1.007161892,S1-C7,Frontend_Bound.Frontend_Latency,38.60,% Slots,,rs_events.empty_end,0.00,5.5,
1.007161892,S1-C7,Bad_Speculation.Branch_Mispredicts,11.10,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.007161892,S1-C7,Backend_Bound.Memory_Bound,13.49,% Slots,,,0.00,5.48,
1.007161892,S1-C7,Backend_Bound.Core_Bound,18.03,% Slots,,,0.00,5.48,
1.007161892,S1-C7,Retiring.Microcode_Sequencer,2.93,% Slots,,idq.ms_uops,0.00,6.15,
1.007161892,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.73,% Clocks,,,0.00,5.55,
1.007161892,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.007161892,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.73,% Clocks,,idq.ms_switches,0.00,5.54,
1.007161892,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.007161892,S1-C7-T0,MUX,5.00,%,,,0.00,100.0,
1.007161892,S0-C0-T1,MUX,4.99,%,,,0.00,100.0,
1.007161892,S0-C1-T1,MUX,4.99,%,,,0.00,100.0,
1.007161892,S0-C2-T1,MUX,5.00,%,,,0.00,100.0,
1.007161892,S0-C3-T1,MUX,4.99,%,,,0.00,100.0,
1.007161892,S0-C4-T1,MUX,4.99,%,,,0.00,100.0,
1.007161892,S0-C5-T1,MUX,4.99,%,,,0.00,100.0,
1.007161892,S0-C6-T1,MUX,4.99,%,,,0.00,100.0,
1.007161892,S0-C7-T1,MUX,4.99,%,,,0.00,100.0,
1.007161892,S1-C0-T1,MUX,5.00,%,,,0.00,100.0,
1.007161892,S1-C1-T1,MUX,5.00,%,,,0.00,100.0,
1.007161892,S1-C2-T1,MUX,5.00,%,,,0.00,100.0,
1.007161892,S1-C3-T1,MUX,5.00,%,,,0.00,100.0,
1.007161892,S1-C4-T1,MUX,5.00,%,,,0.00,100.0,
1.007161892,S1-C5-T1,MUX,5.00,%,,,0.00,100.0,
1.007161892,S1-C6-T1,MUX,5.00,%,,,0.00,100.0,
1.007161892,S1-C7-T1,MUX,5.00,%,,,0.00,100.0,
2.0757053,S0-C0,Backend_Bound,47.23,% Slots,,,0.00,5.23,
2.0757053,S0-C0,Backend_Bound.Memory_Bound,11.75,% Slots,,,0.00,5.23,
2.0757053,S0-C0,Backend_Bound.Core_Bound,35.48,% Slots,,,0.00,5.23,<==
2.0757053,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
2.0757053,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.57,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
2.0757053,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
2.0757053,S0-C1,Bad_Speculation,11.74,% Slots,,,0.00,5.24,
2.0757053,S0-C1,Bad_Speculation.Branch_Mispredicts,11.41,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.0757053,S0-C1,Backend_Bound,38.72,% Slots,,,0.00,5.24,<==
2.0757053,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
2.0757053,S0-C2,Frontend_Bound,28.91,% Slots,,,0.00,5.24,
2.0757053,S0-C2,Backend_Bound,28.21,% Slots,,,0.00,5.24,
2.0757053,S0-C2,Frontend_Bound.Frontend_Latency,23.66,% Slots,,rs_events.empty_end,0.00,5.24,
2.0757053,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.07,% Slots,,,0.00,5.24,
2.0757053,S0-C2,Backend_Bound.Memory_Bound,17.40,% Slots,,,0.00,5.24,
2.0757053,S0-C2,Backend_Bound.Core_Bound,10.82,% Slots,,,0.00,5.24,
2.0757053,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.43,% Clocks,,,0.00,5.24,
2.0757053,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
2.0757053,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.40,% Core_Clocks,,,0.00,5.25,
2.0757053,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.46,% Core_Clocks,,,0.00,5.25,
2.0757053,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
2.0757053,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
2.0757053,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
2.0757053,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
2.0757053,S0-C3,Frontend_Bound,29.72,% Slots,,,0.00,5.23,
2.0757053,S0-C3,Bad_Speculation,10.65,% Slots,,,0.00,5.23,
2.0757053,S0-C3,Backend_Bound,26.88,% Slots,,,0.00,5.23,
2.0757053,S0-C3,Frontend_Bound.Frontend_Latency,24.56,% Slots,,rs_events.empty_end,0.00,5.23,
2.0757053,S0-C3,Bad_Speculation.Branch_Mispredicts,10.36,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.0757053,S0-C3,Backend_Bound.Memory_Bound,20.55,% Slots,,,0.00,5.23,
2.0757053,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.24,
2.0757053,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
2.0757053,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
2.0757053,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
2.0757053,S0-C4,Backend_Bound,54.91,% Slots,,,0.00,5.24,<==
2.0757053,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
2.0757053,S0-C5,Frontend_Bound,25.55,% Slots,,,0.00,5.23,
2.0757053,S0-C5,Backend_Bound,34.61,% Slots,,,0.00,5.23,
2.0757053,S0-C5,Retiring,18.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.0757053,S0-C5,Frontend_Bound.Frontend_Latency,19.75,% Slots,,rs_events.empty_end,0.00,5.23,
2.0757053,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.12,% Slots,,,0.00,5.23,
2.0757053,S0-C5,Backend_Bound.Core_Bound,45.74,% Slots,,,0.00,5.23,
2.0757053,S0-C5,Retiring.Microcode_Sequencer,2.30,% Slots,,idq.ms_uops,0.00,5.24,
2.0757053,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.24,% Clocks,,,0.00,5.24,
2.0757053,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.0757053,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.51,% Clocks,,idq.ms_switches,0.00,5.24,
2.0757053,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.85,% Core_Clocks,,,0.00,5.25,
2.0757053,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,101.20,% Clocks,,,0.00,5.24,<==
2.0757053,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
2.0757053,S0-C6,Bad_Speculation,20.20,% Slots,,,0.00,5.23,
2.0757053,S0-C6,Bad_Speculation.Branch_Mispredicts,19.84,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.0757053,S0-C6,Backend_Bound,26.91,% Slots,,,0.00,5.23,
2.0757053,S0-C6,Backend_Bound.Core_Bound,48.12,% Slots,,,0.00,5.23,<==
2.0757053,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
2.0757053,S0-C7,Frontend_Bound,21.82,% Slots,,,0.00,5.24,
2.0757053,S0-C7,Backend_Bound,43.46,% Slots,,,0.00,5.24,
2.0757053,S0-C7,Retiring,23.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.0757053,S0-C7,Frontend_Bound.Frontend_Latency,17.08,% Slots,,rs_events.empty_end,0.00,5.24,
2.0757053,S0-C7,Backend_Bound.Memory_Bound,45.31,% Slots,,,0.00,5.24,
2.0757053,S0-C7,Retiring.Microcode_Sequencer,3.20,% Slots,,idq.ms_uops,0.00,5.24,
2.0757053,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.74,% Clocks,,,0.00,5.24,
2.0757053,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.0757053,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.20,% Clocks,,idq.ms_switches,0.00,5.24,
2.0757053,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
2.0757053,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
2.0757053,S1-C0,Frontend_Bound,33.95,% Slots,,,0.00,5.24,
2.0757053,S1-C0,Backend_Bound,30.05,% Slots,,,0.00,5.24,
2.0757053,S1-C0,Retiring,36.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.0757053,S1-C0,Frontend_Bound.Frontend_Latency,26.12,% Slots,,rs_events.empty_end,0.00,5.24,
2.0757053,S1-C0,Backend_Bound.Core_Bound,33.99,% Slots,,,0.00,5.24,
2.0757053,S1-C0,Retiring.Microcode_Sequencer,3.35,% Slots,,idq.ms_uops,0.00,5.24,<==
2.0757053,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.24,
2.0757053,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.0757053,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.24,% Clocks,,idq.ms_switches,0.00,5.24,
2.0757053,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
2.0757053,S1-C1,Frontend_Bound,27.71,% Slots,,,0.00,5.24,
2.0757053,S1-C1,Backend_Bound,47.76,% Slots,,,0.00,5.24,
2.0757053,S1-C1,Retiring,31.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
2.0757053,S1-C1,Frontend_Bound.Frontend_Latency,22.76,% Slots,,rs_events.empty_end,0.00,5.24,
2.0757053,S1-C1,Retiring.Microcode_Sequencer,2.51,% Slots,,idq.ms_uops,0.00,5.25,
2.0757053,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.0757053,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.21,% Clocks,,idq.ms_switches,0.00,5.24,
2.0757053,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
2.0757053,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
2.0757053,S1-C2,Frontend_Bound,36.67,% Slots,,,0.00,5.23,
2.0757053,S1-C2,Bad_Speculation,13.44,% Slots,,,0.00,5.23,
2.0757053,S1-C2,Backend_Bound,23.17,% Slots,,,0.00,5.23,
2.0757053,S1-C2,Frontend_Bound.Frontend_Latency,24.46,% Slots,,rs_events.empty_end,0.00,5.23,
2.0757053,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.79,% Slots,,,0.00,5.23,
2.0757053,S1-C2,Bad_Speculation.Branch_Mispredicts,13.26,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.0757053,S1-C2,Backend_Bound.Memory_Bound,19.71,% Slots,,,0.00,5.23,
2.0757053,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.35,% Clocks,,,0.00,5.24,
2.0757053,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
2.0757053,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.70,% Core_Clocks,,,0.00,5.26,
2.0757053,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.03,% Core_Clocks,,,0.00,5.25,
2.0757053,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
2.0757053,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
2.0757053,S1-C3,Frontend_Bound,24.89,% Slots,,,0.00,5.24,
2.0757053,S1-C3,Backend_Bound,34.58,% Slots,,,0.00,5.24,
2.0757053,S1-C3,Frontend_Bound.Frontend_Latency,17.39,% Slots,,rs_events.empty_end,0.00,5.24,
2.0757053,S1-C3,Frontend_Bound.Frontend_Bandwidth,19.24,% Slots,,,0.00,5.24,
2.0757053,S1-C3,Backend_Bound.Memory_Bound,30.30,% Slots,,,0.00,5.24,
2.0757053,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.24,
2.0757053,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.0757053,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.75,% Core_Clocks,,,0.00,5.26,
2.0757053,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.38,% Core_Clocks,,,0.00,5.25,
2.0757053,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,<==
2.0757053,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
2.0757053,S1-C4,Bad_Speculation,18.37,% Slots,,,0.00,5.24,
2.0757053,S1-C4,Bad_Speculation.Branch_Mispredicts,18.02,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.0757053,S1-C4,Backend_Bound,24.41,% Slots,,,0.00,5.24,
2.0757053,S1-C4,Retiring,18.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.0757053,S1-C4,Backend_Bound.Core_Bound,27.47,% Slots,,,0.00,5.24,
2.0757053,S1-C4,Retiring.Microcode_Sequencer,15.62,% Slots,,idq.ms_uops,0.00,5.24,
2.0757053,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.31,% Clocks,,idq.ms_switches,0.00,5.24,
2.0757053,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.97,% Clocks,,,0.00,5.24,<==
2.0757053,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
2.0757053,S1-C5,Frontend_Bound,33.47,% Slots,,,0.00,5.24,
2.0757053,S1-C5,Backend_Bound,41.30,% Slots,,,0.00,5.24,<==
2.0757053,S1-C5,Frontend_Bound.Frontend_Latency,29.34,% Slots,,rs_events.empty_end,0.00,5.24,
2.0757053,S1-C5,Backend_Bound.Memory_Bound,22.88,% Slots,,,0.00,5.24,
2.0757053,S1-C5,Backend_Bound.Core_Bound,18.41,% Slots,,,0.00,5.24,
2.0757053,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.0757053,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
2.0757053,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
2.0757053,S1-C6,Frontend_Bound,37.94,% Slots,,,0.00,5.24,
2.0757053,S1-C6,Backend_Bound,37.81,% Slots,,,0.00,5.24,
2.0757053,S1-C6,Retiring,26.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.0757053,S1-C6,Frontend_Bound.Frontend_Latency,27.51,% Slots,,rs_events.empty_end,0.00,5.24,<==
2.0757053,S1-C6,Backend_Bound.Memory_Bound,22.07,% Slots,,,0.00,5.24,
2.0757053,S1-C6,Backend_Bound.Core_Bound,15.74,% Slots,,,0.00,5.24,
2.0757053,S1-C6,Retiring.Microcode_Sequencer,2.74,% Slots,,idq.ms_uops,0.00,5.24,
2.0757053,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.24,
2.0757053,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.0757053,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.26,% Clocks,,idq.ms_switches,0.00,5.24,
2.0757053,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
2.0757053,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
2.0757053,S1-C7,Frontend_Bound,33.47,% Slots,,,0.00,5.24,
2.0757053,S1-C7,Backend_Bound,41.28,% Slots,,,0.00,5.24,
2.0757053,S1-C7,Retiring,19.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
2.0757053,S1-C7,Frontend_Bound.Frontend_Latency,34.28,% Slots,,rs_events.empty_end,0.00,5.24,
2.0757053,S1-C7,Backend_Bound.Memory_Bound,25.97,% Slots,,,0.00,5.24,
2.0757053,S1-C7,Backend_Bound.Core_Bound,15.31,% Slots,,,0.00,5.24,
2.0757053,S1-C7,Retiring.Microcode_Sequencer,15.73,% Slots,,idq.ms_uops,0.00,5.24,
2.0757053,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.72,% Clocks,,,0.00,5.24,
2.0757053,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.0757053,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.53,% Clocks,,idq.ms_switches,0.00,5.24,
2.0757053,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,<==
2.0757053,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
2.0757053,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
2.0757053,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
2.0757053,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
2.0757053,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
2.0757053,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
2.0757053,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
2.0757053,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
2.0757053,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
2.0757053,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
2.0757053,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
2.0757053,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
2.0757053,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
2.0757053,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
2.0757053,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
2.0757053,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
2.0757053,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
3.579713563,S0-C0,Frontend_Bound,24.64,% Slots,,,0.00,5.32,
3.579713563,S0-C0,Bad_Speculation,17.77,% Slots,,,0.00,5.32,
3.579713563,S0-C0,Backend_Bound,20.31,% Slots,,,0.00,5.32,
3.579713563,S0-C0,Frontend_Bound.Frontend_Latency,16.67,% Slots,,rs_events.empty_end,0.00,5.31,
3.579713563,S0-C0,Bad_Speculation.Branch_Mispredicts,17.52,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.579713563,S0-C0,Backend_Bound.Core_Bound,11.50,% Slots,,,0.00,5.04,
3.579713563,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.32,
3.579713563,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
3.579713563,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.33,% Clocks,,,0.00,5.31,
3.579713563,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
3.579713563,S0-C1,Frontend_Bound,29.89,% Slots,,,0.00,5.32,
3.579713563,S0-C1,Bad_Speculation,23.45,% Slots,,,0.00,5.32,
3.579713563,S0-C1,Backend_Bound,21.61,% Slots,,,0.00,5.32,
3.579713563,S0-C1,Frontend_Bound.Frontend_Latency,18.66,% Slots,,rs_events.empty_end,0.00,5.31,
3.579713563,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.42,% Slots,,,0.00,5.32,
3.579713563,S0-C1,Bad_Speculation.Branch_Mispredicts,22.16,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.579713563,S0-C1,Backend_Bound.Core_Bound,15.38,% Slots,,,0.00,5.04,
3.579713563,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
3.579713563,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.10,% Core_Clocks,,,0.00,5.31,
3.579713563,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
3.579713563,S0-C2,Frontend_Bound,26.16,% Slots,,,0.00,5.32,
3.579713563,S0-C2,Bad_Speculation,21.59,% Slots,,,0.00,5.32,
3.579713563,S0-C2,Backend_Bound,15.21,% Slots,,,0.00,5.32,
3.579713563,S0-C2,Frontend_Bound.Frontend_Latency,18.98,% Slots,,rs_events.empty_end,0.00,5.31,
3.579713563,S0-C2,Bad_Speculation.Branch_Mispredicts,21.17,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.579713563,S0-C2,Backend_Bound.Core_Bound,26.30,% Slots,,,0.00,5.04,
3.579713563,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
3.579713563,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.41,% Clocks,,,0.00,5.32,
3.579713563,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
3.579713563,S0-C3,Frontend_Bound,34.94,% Slots,,,0.00,5.31,<==
3.579713563,S0-C3,Bad_Speculation,11.55,% Slots,,,0.00,5.31,
3.579713563,S0-C3,Backend_Bound,26.33,% Slots,,,0.00,5.31,
3.579713563,S0-C3,Frontend_Bound.Frontend_Latency,15.22,% Slots,,rs_events.empty_end,0.00,5.31,
3.579713563,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.33,% Slots,,,0.00,5.31,
3.579713563,S0-C3,Bad_Speculation.Branch_Mispredicts,10.97,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.579713563,S0-C3,Backend_Bound.Core_Bound,18.49,% Slots,,,0.00,5.05,
3.579713563,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
3.579713563,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.23,% Core_Clocks,,,0.00,5.32,
3.579713563,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.53,% Core_Clocks,,,0.00,5.31,
3.579713563,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
3.579713563,S0-C4,Frontend_Bound,39.90,% Slots,,,0.00,5.31,
3.579713563,S0-C4,Bad_Speculation,13.26,% Slots,,,0.00,5.31,
3.579713563,S0-C4,Backend_Bound,19.80,% Slots,,,0.00,5.31,
3.579713563,S0-C4,Frontend_Bound.Frontend_Latency,28.43,% Slots,,rs_events.empty_end,0.00,5.31,
3.579713563,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.38,% Slots,,,0.00,5.31,
3.579713563,S0-C4,Bad_Speculation.Branch_Mispredicts,13.06,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.579713563,S0-C4,Backend_Bound.Memory_Bound,13.40,% Slots,,,0.00,5.04,
3.579713563,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.42,% Clocks,,,0.00,5.32,
3.579713563,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
3.579713563,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.12,% Core_Clocks,,,0.00,5.32,
3.579713563,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.30,% Core_Clocks,,,0.00,5.32,
3.579713563,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
3.579713563,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
3.579713563,S0-C5,Frontend_Bound,45.94,% Slots,,,0.00,5.32,
3.579713563,S0-C5,Bad_Speculation,12.37,% Slots,,,0.00,5.32,
3.579713563,S0-C5,Backend_Bound,22.78,% Slots,,,0.00,5.32,
3.579713563,S0-C5,Frontend_Bound.Frontend_Latency,76.03,% Slots,,rs_events.empty_end,0.00,5.32,
3.579713563,S0-C5,Bad_Speculation.Branch_Mispredicts,12.21,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.579713563,S0-C5,Backend_Bound.Memory_Bound,16.21,% Slots,,,0.00,5.05,
3.579713563,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.31,
3.579713563,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
3.579713563,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
3.579713563,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
3.579713563,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
3.579713563,S0-C6,Frontend_Bound,36.25,% Slots,,,0.00,5.31,
3.579713563,S0-C6,Bad_Speculation,17.52,% Slots,,,0.00,5.31,
3.579713563,S0-C6,Backend_Bound,20.58,% Slots,,,0.00,5.31,
3.579713563,S0-C6,Frontend_Bound.Frontend_Latency,20.56,% Slots,,rs_events.empty_end,0.00,5.31,
3.579713563,S0-C6,Bad_Speculation.Branch_Mispredicts,17.23,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.579713563,S0-C6,Backend_Bound.Memory_Bound,20.15,% Slots,,,0.00,5.05,
3.579713563,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.46,% Clocks,,,0.00,5.32,
3.579713563,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
3.579713563,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
3.579713563,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
3.579713563,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
3.579713563,S0-C7,Frontend_Bound,39.47,% Slots,,,0.00,5.31,
3.579713563,S0-C7,Bad_Speculation,15.73,% Slots,,,0.00,5.31,
3.579713563,S0-C7,Backend_Bound,17.96,% Slots,,,0.00,5.31,
3.579713563,S0-C7,Frontend_Bound.Frontend_Latency,23.95,% Slots,,rs_events.empty_end,0.00,5.31,
3.579713563,S0-C7,Bad_Speculation.Branch_Mispredicts,15.55,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.579713563,S0-C7,Backend_Bound.Memory_Bound,21.85,% Slots,,,0.00,5.05,
3.579713563,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.11,% Clocks,,,0.00,5.31,
3.579713563,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
3.579713563,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
3.579713563,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
3.579713563,S1-C0,Frontend_Bound,41.73,% Slots,,,0.00,5.32,
3.579713563,S1-C0,Bad_Speculation,13.09,% Slots,,,0.00,5.32,
3.579713563,S1-C0,Backend_Bound,18.53,% Slots,,,0.00,5.32,
3.579713563,S1-C0,Frontend_Bound.Frontend_Latency,24.39,% Slots,,rs_events.empty_end,0.00,5.31,
3.579713563,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.20,% Slots,,,0.00,5.32,
3.579713563,S1-C0,Bad_Speculation.Branch_Mispredicts,12.94,% Slots,,br_misp_retired.all_branches,0.00,5.06,
3.579713563,S1-C0,Backend_Bound.Core_Bound,20.97,% Slots,,,0.00,5.05,
3.579713563,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
3.579713563,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.27,% Core_Clocks,,,0.00,5.31,
3.579713563,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.07,% Core_Clocks,,,0.00,5.31,
3.579713563,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.55,% Clocks,,,0.00,5.32,
3.579713563,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
3.579713563,S1-C1,Frontend_Bound.Frontend_Bandwidth,48.55,% Slots,,,0.00,5.32,
3.579713563,S1-C1,Bad_Speculation.Branch_Mispredicts,12.67,% Slots,,br_misp_retired.all_branches,0.00,5.05,
3.579713563,S1-C1,Backend_Bound.Core_Bound,32.26,% Slots,,,0.00,5.05,
3.579713563,S1-C1,Retiring.Microcode_Sequencer,10.43,% Slots,,idq.ms_uops,0.00,5.32,
3.579713563,S1-C1,Bad_Speculation,13.29,% Slots,,,0.00,5.32,
3.579713563,S1-C1,Backend_Bound,41.71,% Slots,,,0.00,5.32,
3.579713563,S1-C1,Retiring,18.82,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.32,
3.579713563,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,34.42,% Clocks,,idq.ms_switches,0.00,5.31,
3.579713563,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.53,% Core_Clocks,,,0.00,5.32,
3.579713563,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.07,% Core_Clocks,,,0.00,5.32,
3.579713563,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,93.70,% Clocks,,,0.00,5.32,<==
3.579713563,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
3.579713563,S1-C2,Frontend_Bound,36.16,% Slots,,,0.00,5.31,<==
3.579713563,S1-C2,Bad_Speculation,16.69,% Slots,,,0.00,5.31,
3.579713563,S1-C2,Backend_Bound,22.56,% Slots,,,0.00,5.31,
3.579713563,S1-C2,Bad_Speculation.Branch_Mispredicts,16.49,% Slots,,br_misp_retired.all_branches,0.00,5.05,
3.579713563,S1-C2,Backend_Bound.Core_Bound,17.56,% Slots,,,0.00,5.05,
3.579713563,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
3.579713563,S1-C3,Frontend_Bound,33.07,% Slots,,,0.00,5.31,
3.579713563,S1-C3,Bad_Speculation,11.46,% Slots,,,0.00,5.31,
3.579713563,S1-C3,Backend_Bound,14.19,% Slots,,,0.00,5.31,
3.579713563,S1-C3,Frontend_Bound.Frontend_Latency,18.12,% Slots,,rs_events.empty_end,0.00,5.31,<==
3.579713563,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.94,% Slots,,,0.00,5.31,
3.579713563,S1-C3,Bad_Speculation.Branch_Mispredicts,11.10,% Slots,,br_misp_retired.all_branches,0.00,5.05,
3.579713563,S1-C3,Backend_Bound.Memory_Bound,11.87,% Slots,,,0.00,5.05,
3.579713563,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.32,
3.579713563,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
3.579713563,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.46,% Core_Clocks,,,0.00,5.32,
3.579713563,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
3.579713563,S1-C4,Frontend_Bound,39.53,% Slots,,,0.00,5.31,<==
3.579713563,S1-C4,Bad_Speculation,16.98,% Slots,,,0.00,5.31,
3.579713563,S1-C4,Backend_Bound,22.55,% Slots,,,0.00,5.31,
3.579713563,S1-C4,Retiring,18.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
3.579713563,S1-C4,Bad_Speculation.Branch_Mispredicts,16.68,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.579713563,S1-C4,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,5.05,
3.579713563,S1-C4,Retiring.Microcode_Sequencer,14.68,% Slots,,idq.ms_uops,0.00,5.32,
3.579713563,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.56,% Clocks,,idq.ms_switches,0.00,5.31,
3.579713563,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
3.579713563,S1-C5,Frontend_Bound,37.86,% Slots,,,0.00,5.31,
3.579713563,S1-C5,Bad_Speculation,11.42,% Slots,,,0.00,5.31,
3.579713563,S1-C5,Backend_Bound,30.58,% Slots,,,0.00,5.31,
3.579713563,S1-C5,Retiring,20.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
3.579713563,S1-C5,Frontend_Bound.Frontend_Latency,51.98,% Slots,,rs_events.empty_end,0.00,5.31,
3.579713563,S1-C5,Bad_Speculation.Branch_Mispredicts,11.20,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.579713563,S1-C5,Backend_Bound.Memory_Bound,87.52,% Slots,,,0.00,5.05,
3.579713563,S1-C5,Retiring.Microcode_Sequencer,16.67,% Slots,,idq.ms_uops,0.00,5.32,
3.579713563,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.31,
3.579713563,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
3.579713563,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.80,% Clocks,,idq.ms_switches,0.00,5.31,
3.579713563,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
3.579713563,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
3.579713563,S1-C6,Frontend_Bound,41.66,% Slots,,,0.00,5.31,
3.579713563,S1-C6,Backend_Bound,28.89,% Slots,,,0.00,5.31,
3.579713563,S1-C6,Retiring,20.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
3.579713563,S1-C6,Frontend_Bound.Frontend_Latency,45.44,% Slots,,rs_events.empty_end,0.00,5.31,<==
3.579713563,S1-C6,Backend_Bound.Memory_Bound,84.66,% Slots,,,0.00,5.05,
3.579713563,S1-C6,Retiring.Microcode_Sequencer,16.57,% Slots,,idq.ms_uops,0.00,5.32,
3.579713563,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,0.00,5.31,
3.579713563,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
3.579713563,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.25,% Clocks,,idq.ms_switches,0.00,5.31,
3.579713563,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
3.579713563,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
3.579713563,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
3.579713563,S1-C7,Frontend_Bound,41.16,% Slots,,,0.00,5.32,
3.579713563,S1-C7,Backend_Bound,23.89,% Slots,,,0.00,5.32,
3.579713563,S1-C7,Frontend_Bound.Frontend_Latency,31.15,% Slots,,rs_events.empty_end,0.00,5.31,<==
3.579713563,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.76,% Slots,,,0.00,5.32,
3.579713563,S1-C7,Backend_Bound.Memory_Bound,14.01,% Slots,,,0.00,5.05,
3.579713563,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.22,% Clocks,,,0.00,5.31,
3.579713563,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
3.579713563,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.64,% Core_Clocks,,,0.00,5.32,
3.579713563,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.43,% Core_Clocks,,,0.00,5.32,
3.579713563,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
3.579713563,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
3.579713563,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
3.579713563,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
3.579713563,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
3.579713563,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
3.579713563,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
3.579713563,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
3.579713563,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
3.579713563,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
3.579713563,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
3.579713563,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
3.579713563,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
3.579713563,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
3.579713563,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
3.579713563,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
3.579713563,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
3.579713563,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
3.579713563,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
5.070958822,S0-C0,Frontend_Bound,30.53,% Slots,,,0.00,5.38,
5.070958822,S0-C0,Bad_Speculation,11.00,% Slots,,,0.00,5.38,
5.070958822,S0-C0,Backend_Bound,23.94,% Slots,,,0.00,5.38,
5.070958822,S0-C0,Retiring,30.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
5.070958822,S0-C0,Frontend_Bound.Frontend_Latency,16.06,% Slots,,rs_events.empty_end,0.00,5.37,
5.070958822,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.70,% Slots,,,0.00,5.11,
5.070958822,S0-C0,Bad_Speculation.Branch_Mispredicts,10.64,% Slots,,br_misp_retired.all_branches,0.00,5.38,
5.070958822,S0-C0,Backend_Bound.Memory_Bound,13.52,% Slots,,,0.00,5.37,
5.070958822,S0-C0,Backend_Bound.Core_Bound,10.41,% Slots,,,0.00,5.37,
5.070958822,S0-C0,Retiring.Microcode_Sequencer,3.98,% Slots,,idq.ms_uops,0.00,5.1,<==
5.070958822,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
5.070958822,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.94,% Clocks,,idq.ms_switches,0.00,5.1,
5.070958822,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.62,% Core_Clocks,,,0.00,5.37,
5.070958822,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
5.070958822,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
5.070958822,S0-C1,Frontend_Bound,21.64,% Slots,,,0.00,5.38,
5.070958822,S0-C1,Bad_Speculation,13.50,% Slots,,,0.00,5.38,
5.070958822,S0-C1,Backend_Bound,42.61,% Slots,,,0.00,5.38,<==
5.070958822,S0-C1,Retiring,27.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
5.070958822,S0-C1,Bad_Speculation.Branch_Mispredicts,13.01,% Slots,,br_misp_retired.all_branches,0.00,5.37,
5.070958822,S0-C1,Retiring.Microcode_Sequencer,8.78,% Slots,,idq.ms_uops,0.00,5.11,
5.070958822,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.36,% Clocks,,idq.ms_switches,0.00,5.1,
5.070958822,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
5.070958822,S0-C2,Backend_Bound,67.07,% Slots,,,0.00,5.37,
5.070958822,S0-C2,Retiring,29.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
5.070958822,S0-C2,Backend_Bound.Core_Bound,89.77,% Slots,,,0.00,5.37,<==
5.070958822,S0-C2,Retiring.Microcode_Sequencer,12.29,% Slots,,idq.ms_uops,0.00,5.1,
5.070958822,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.28,% Clocks,,idq.ms_switches,0.00,5.11,
5.070958822,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
5.070958822,S0-C3,Frontend_Bound,30.58,% Slots,,,0.00,5.37,
5.070958822,S0-C3,Bad_Speculation,14.46,% Slots,,,0.00,5.37,
5.070958822,S0-C3,Backend_Bound,15.74,% Slots,,,0.00,5.37,
5.070958822,S0-C3,Retiring,30.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
5.070958822,S0-C3,Frontend_Bound.Frontend_Latency,30.92,% Slots,,rs_events.empty_end,0.00,5.37,
5.070958822,S0-C3,Bad_Speculation.Branch_Mispredicts,14.00,% Slots,,br_misp_retired.all_branches,0.00,5.37,
5.070958822,S0-C3,Backend_Bound.Core_Bound,30.22,% Slots,,,0.00,5.37,
5.070958822,S0-C3,Retiring.Microcode_Sequencer,5.72,% Slots,,idq.ms_uops,0.00,5.1,<==
5.070958822,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
5.070958822,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.91,% Clocks,,idq.ms_switches,0.00,5.1,
5.070958822,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
5.070958822,S0-C4,Frontend_Bound,25.30,% Slots,,,0.00,5.37,
5.070958822,S0-C4,Backend_Bound,43.60,% Slots,,,0.00,5.37,
5.070958822,S0-C4,Retiring,28.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
5.070958822,S0-C4,Frontend_Bound.Frontend_Latency,44.36,% Slots,,rs_events.empty_end,0.00,5.37,
5.070958822,S0-C4,Backend_Bound.Core_Bound,99.97,% Slots,,,0.00,5.37,
5.070958822,S0-C4,Retiring.Microcode_Sequencer,9.27,% Slots,,idq.ms_uops,0.00,5.1,
5.070958822,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.01,% Clocks,,idq.ms_switches,0.00,5.1,
5.070958822,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.24,% Clocks,,,0.00,5.1,<==
5.070958822,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
5.070958822,S0-C5,Backend_Bound,63.79,% Slots,,,0.00,5.37,
5.070958822,S0-C5,Retiring,18.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
5.070958822,S0-C5,Backend_Bound.Memory_Bound,50.92,% Slots,,,0.00,5.37,
5.070958822,S0-C5,Backend_Bound.Core_Bound,12.87,% Slots,,,0.00,5.37,
5.070958822,S0-C5,Retiring.Microcode_Sequencer,6.20,% Slots,,idq.ms_uops,0.00,5.11,
5.070958822,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,29.92,% Clocks,,idq.ms_switches,0.00,5.1,
5.070958822,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
5.070958822,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.44,% Clocks,,,0.00,5.09,
5.070958822,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
5.070958822,S0-C6,Frontend_Bound,25.61,% Slots,,,0.00,5.37,
5.070958822,S0-C6,Backend_Bound,43.45,% Slots,,,0.00,5.37,<==
5.070958822,S0-C6,Retiring,35.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
5.070958822,S0-C6,Frontend_Bound.Frontend_Latency,35.16,% Slots,,rs_events.empty_end,0.00,5.37,
5.070958822,S0-C6,Backend_Bound.Memory_Bound,20.28,% Slots,,,0.00,5.37,
5.070958822,S0-C6,Backend_Bound.Core_Bound,23.17,% Slots,,,0.00,5.37,
5.070958822,S0-C6,Retiring.Microcode_Sequencer,5.67,% Slots,,idq.ms_uops,0.00,5.11,
5.070958822,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.10,% Clocks,,idq.ms_switches,0.00,5.1,
5.070958822,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
5.070958822,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
5.070958822,S0-C7,Backend_Bound,67.83,% Slots,,,0.00,5.37,
5.070958822,S0-C7,Retiring,30.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
5.070958822,S0-C7,Backend_Bound.Memory_Bound,39.43,% Slots,,,0.00,5.37,
5.070958822,S0-C7,Backend_Bound.Core_Bound,28.40,% Slots,,,0.00,5.37,
5.070958822,S0-C7,Retiring.Microcode_Sequencer,6.69,% Slots,,idq.ms_uops,0.00,5.1,
5.070958822,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.45,% Clocks,,idq.ms_switches,0.00,5.1,
5.070958822,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
5.070958822,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
5.070958822,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
5.070958822,S1-C0,Frontend_Bound,32.97,% Slots,,,0.00,5.37,
5.070958822,S1-C0,Bad_Speculation,13.79,% Slots,,,0.00,5.37,
5.070958822,S1-C0,Backend_Bound,24.11,% Slots,,,0.00,5.37,
5.070958822,S1-C0,Frontend_Bound.Frontend_Latency,24.03,% Slots,,rs_events.empty_end,0.00,5.37,
5.070958822,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.90,% Slots,,,0.00,5.11,
5.070958822,S1-C0,Bad_Speculation.Branch_Mispredicts,13.63,% Slots,,br_misp_retired.all_branches,0.00,5.37,
5.070958822,S1-C0,Backend_Bound.Memory_Bound,27.83,% Slots,,,0.00,5.37,
5.070958822,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.77,% Clocks,,,0.00,5.1,
5.070958822,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
5.070958822,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.14,% Core_Clocks,,,0.00,5.37,
5.070958822,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.39,% Core_Clocks,,,0.00,5.34,
5.070958822,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
5.070958822,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
5.070958822,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
5.070958822,S1-C1,Bad_Speculation,20.88,% Slots,,,0.00,5.37,
5.070958822,S1-C1,Bad_Speculation.Branch_Mispredicts,20.60,% Slots,,br_misp_retired.all_branches,0.00,5.37,
5.070958822,S1-C1,Backend_Bound,22.70,% Slots,,,0.00,5.37,
5.070958822,S1-C1,Backend_Bound.Core_Bound,15.89,% Slots,,,0.00,5.37,
5.070958822,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.50,% Clocks,,,0.00,5.09,<==
5.070958822,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
5.070958822,S1-C2,Frontend_Bound,27.29,% Slots,,,0.00,5.37,
5.070958822,S1-C2,Bad_Speculation,26.48,% Slots,,,0.00,5.37,
5.070958822,S1-C2,Backend_Bound,19.39,% Slots,,,0.00,5.37,
5.070958822,S1-C2,Retiring,26.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
5.070958822,S1-C2,Frontend_Bound.Frontend_Latency,19.05,% Slots,,rs_events.empty_end,0.00,5.37,<==
5.070958822,S1-C2,Bad_Speculation.Branch_Mispredicts,24.28,% Slots,,br_misp_retired.all_branches,0.00,5.37,
5.070958822,S1-C2,Backend_Bound.Core_Bound,11.68,% Slots,,,0.00,5.37,
5.070958822,S1-C2,Retiring.Microcode_Sequencer,1.83,% Slots,,idq.ms_uops,0.00,5.11,
5.070958822,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.87,% Clocks,,,0.00,5.1,
5.070958822,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
5.070958822,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.39,% Clocks,,idq.ms_switches,0.00,5.1,
5.070958822,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.92,% Clocks,,,0.00,5.1,
5.070958822,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
5.070958822,S1-C3,Frontend_Bound,34.71,% Slots,,,0.00,5.37,<==
5.070958822,S1-C3,Bad_Speculation,10.29,% Slots,,,0.00,5.37,
5.070958822,S1-C3,Backend_Bound,14.77,% Slots,,,0.00,5.37,
5.070958822,S1-C3,Frontend_Bound.Frontend_Latency,20.48,% Slots,,rs_events.empty_end,0.00,5.37,
5.070958822,S1-C3,Frontend_Bound.Frontend_Bandwidth,17.40,% Slots,,,0.00,5.1,
5.070958822,S1-C3,Bad_Speculation.Branch_Mispredicts,10.04,% Slots,,br_misp_retired.all_branches,0.00,5.37,
5.070958822,S1-C3,Backend_Bound.Memory_Bound,15.85,% Slots,,,0.00,5.37,
5.070958822,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.1,
5.070958822,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
5.070958822,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.39,% Core_Clocks,,,0.00,5.37,
5.070958822,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
5.070958822,S1-C4,Frontend_Bound,25.52,% Slots,,,0.00,5.37,<==
5.070958822,S1-C4,Bad_Speculation,20.53,% Slots,,,0.00,5.37,
5.070958822,S1-C4,Backend_Bound,20.37,% Slots,,,0.00,5.37,
5.070958822,S1-C4,Bad_Speculation.Branch_Mispredicts,20.14,% Slots,,br_misp_retired.all_branches,0.00,5.37,
5.070958822,S1-C4,Backend_Bound.Core_Bound,22.29,% Slots,,,0.00,5.37,
5.070958822,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.85,% Clocks,,,0.00,5.09,
5.070958822,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
5.070958822,S1-C5,Frontend_Bound,25.86,% Slots,,,0.00,5.37,<==
5.070958822,S1-C5,Bad_Speculation,15.74,% Slots,,,0.00,5.37,
5.070958822,S1-C5,Backend_Bound,19.53,% Slots,,,0.00,5.37,
5.070958822,S1-C5,Bad_Speculation.Branch_Mispredicts,15.53,% Slots,,br_misp_retired.all_branches,0.00,5.37,
5.070958822,S1-C5,Backend_Bound.Memory_Bound,76.81,% Slots,,,0.00,5.37,
5.070958822,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,19.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
5.070958822,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.61,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,10.46,
5.070958822,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
5.070958822,S1-C6,Frontend_Bound,29.50,% Slots,,,0.00,5.37,
5.070958822,S1-C6,Bad_Speculation,14.45,% Slots,,,0.00,5.37,
5.070958822,S1-C6,Backend_Bound,37.58,% Slots,,,0.00,5.37,
5.070958822,S1-C6,Frontend_Bound.Frontend_Bandwidth,20.28,% Slots,,,0.00,5.11,
5.070958822,S1-C6,Bad_Speculation.Branch_Mispredicts,13.26,% Slots,,br_misp_retired.all_branches,0.00,5.37,
5.070958822,S1-C6,Backend_Bound.Memory_Bound,81.53,% Slots,,,0.00,5.37,<==
5.070958822,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.93,% Core_Clocks,,,0.00,5.37,
5.070958822,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
5.070958822,S1-C7,Frontend_Bound,32.83,% Slots,,,0.00,5.37,
5.070958822,S1-C7,Bad_Speculation,10.13,% Slots,,,0.00,5.37,
5.070958822,S1-C7,Backend_Bound,31.97,% Slots,,,0.00,5.37,
5.070958822,S1-C7,Retiring,24.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
5.070958822,S1-C7,Frontend_Bound.Frontend_Latency,24.33,% Slots,,rs_events.empty_end,0.00,5.37,<==
5.070958822,S1-C7,Bad_Speculation.Branch_Mispredicts,9.89,% Slots,,br_misp_retired.all_branches,0.00,5.37,
5.070958822,S1-C7,Backend_Bound.Memory_Bound,23.38,% Slots,,,0.00,5.37,
5.070958822,S1-C7,Retiring.Microcode_Sequencer,2.99,% Slots,,idq.ms_uops,0.00,5.1,
5.070958822,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.43,% Clocks,,,0.00,5.1,
5.070958822,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
5.070958822,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.25,% Clocks,,idq.ms_switches,0.00,5.1,
5.070958822,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
5.070958822,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
5.070958822,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
5.070958822,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
5.070958822,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
5.070958822,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
5.070958822,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
5.070958822,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
5.070958822,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
5.070958822,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
5.070958822,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
5.070958822,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
5.070958822,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
5.070958822,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
5.070958822,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
5.070958822,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
5.070958822,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
5.070958822,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
5.070958822,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
6.547473382,S0-C0,Frontend_Bound,26.54,% Slots,,,0.00,5.16,
6.547473382,S0-C0,Bad_Speculation,12.81,% Slots,,,0.00,5.16,
6.547473382,S0-C0,Backend_Bound,17.77,% Slots,,,0.00,5.16,
6.547473382,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.15,% Slots,,,0.00,5.16,
6.547473382,S0-C0,Bad_Speculation.Branch_Mispredicts,12.54,% Slots,,br_misp_retired.all_branches,0.00,5.15,
6.547473382,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.54,% Core_Clocks,,,0.00,5.14,<==
6.547473382,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.57,% Core_Clocks,,,0.00,5.15,
6.547473382,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
6.547473382,S0-C1,Frontend_Bound,35.71,% Slots,,,0.00,5.15,
6.547473382,S0-C1,Backend_Bound,39.48,% Slots,,,0.00,5.15,
6.547473382,S0-C1,Retiring,20.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
6.547473382,S0-C1,Frontend_Bound.Frontend_Latency,25.41,% Slots,,rs_events.empty_end,0.00,5.14,
6.547473382,S0-C1,Backend_Bound.Memory_Bound,26.34,% Slots,,,0.00,5.14,
6.547473382,S0-C1,Backend_Bound.Core_Bound,13.14,% Slots,,,0.00,5.14,
6.547473382,S0-C1,Retiring.Microcode_Sequencer,12.59,% Slots,,idq.ms_uops,0.00,5.42,
6.547473382,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.12,% Clocks,,,0.00,5.42,
6.547473382,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
6.547473382,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.66,% Clocks,,idq.ms_switches,0.00,5.42,
6.547473382,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
6.547473382,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
6.547473382,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
6.547473382,S0-C2,Frontend_Bound,35.69,% Slots,,,0.00,5.15,
6.547473382,S0-C2,Backend_Bound,39.39,% Slots,,,0.00,5.15,
6.547473382,S0-C2,Retiring,18.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
6.547473382,S0-C2,Frontend_Bound.Frontend_Latency,37.79,% Slots,,rs_events.empty_end,0.00,5.15,
6.547473382,S0-C2,Backend_Bound.Memory_Bound,27.38,% Slots,,,0.00,5.15,
6.547473382,S0-C2,Backend_Bound.Core_Bound,12.01,% Slots,,,0.00,5.15,
6.547473382,S0-C2,Retiring.Microcode_Sequencer,14.58,% Slots,,idq.ms_uops,0.00,5.42,
6.547473382,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.42,
6.547473382,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
6.547473382,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.17,% Clocks,,idq.ms_switches,0.00,5.42,
6.547473382,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
6.547473382,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
6.547473382,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
6.547473382,S0-C3,Frontend_Bound,36.26,% Slots,,,0.00,5.15,
6.547473382,S0-C3,Backend_Bound,39.83,% Slots,,,0.00,5.15,
6.547473382,S0-C3,Retiring,18.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
6.547473382,S0-C3,Frontend_Bound.Frontend_Latency,40.44,% Slots,,rs_events.empty_end,0.00,5.14,
6.547473382,S0-C3,Backend_Bound.Memory_Bound,42.10,% Slots,,,0.00,5.14,
6.547473382,S0-C3,Retiring.Microcode_Sequencer,14.98,% Slots,,idq.ms_uops,0.00,5.42,
6.547473382,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.42,
6.547473382,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
6.547473382,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.61,% Clocks,,idq.ms_switches,0.00,5.42,
6.547473382,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
6.547473382,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
6.547473382,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
6.547473382,S0-C4,Backend_Bound,72.89,% Slots,,,0.00,5.15,
6.547473382,S0-C4,Retiring,17.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
6.547473382,S0-C4,Backend_Bound.Memory_Bound,17.49,% Slots,,,0.00,5.15,
6.547473382,S0-C4,Backend_Bound.Core_Bound,55.41,% Slots,,,0.00,5.15,<==
6.547473382,S0-C4,Retiring.Microcode_Sequencer,13.03,% Slots,,idq.ms_uops,0.00,5.42,
6.547473382,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,34.54,% Clocks,,idq.ms_switches,0.00,5.42,
6.547473382,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
6.547473382,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
6.547473382,S0-C5,Backend_Bound,71.53,% Slots,,,0.00,5.15,
6.547473382,S0-C5,Backend_Bound.Memory_Bound,51.18,% Slots,,,0.00,5.15,<==
6.547473382,S0-C5,Backend_Bound.Core_Bound,20.35,% Slots,,,0.00,5.15,
6.547473382,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
6.547473382,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
6.547473382,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
6.547473382,S0-C6,Frontend_Bound,38.34,% Slots,,,0.00,5.15,
6.547473382,S0-C6,Backend_Bound,38.01,% Slots,,,0.00,5.15,
6.547473382,S0-C6,Retiring,16.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
6.547473382,S0-C6,Frontend_Bound.Frontend_Latency,20.61,% Slots,,rs_events.empty_end,0.00,5.15,<==
6.547473382,S0-C6,Backend_Bound.Memory_Bound,24.31,% Slots,,,0.00,5.15,
6.547473382,S0-C6,Backend_Bound.Core_Bound,13.70,% Slots,,,0.00,5.15,
6.547473382,S0-C6,Retiring.Microcode_Sequencer,11.99,% Slots,,idq.ms_uops,0.00,5.42,
6.547473382,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.42,
6.547473382,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
6.547473382,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.12,% Clocks,,idq.ms_switches,0.00,5.42,
6.547473382,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
6.547473382,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
6.547473382,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
6.547473382,S0-C7,Backend_Bound,73.00,% Slots,,,0.00,5.15,
6.547473382,S0-C7,Retiring,18.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
6.547473382,S0-C7,Backend_Bound.Memory_Bound,18.15,% Slots,,,0.00,5.15,
6.547473382,S0-C7,Backend_Bound.Core_Bound,54.85,% Slots,,,0.00,5.15,<==
6.547473382,S0-C7,Retiring.Microcode_Sequencer,14.27,% Slots,,idq.ms_uops,0.00,5.42,
6.547473382,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.95,% Clocks,,idq.ms_switches,0.00,5.42,
6.547473382,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
6.547473382,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
6.547473382,S1-C0,Frontend_Bound,37.06,% Slots,,,0.00,5.15,
6.547473382,S1-C0,Bad_Speculation,12.25,% Slots,,,0.00,5.15,
6.547473382,S1-C0,Backend_Bound,23.92,% Slots,,,0.00,5.15,
6.547473382,S1-C0,Frontend_Bound.Frontend_Latency,31.83,% Slots,,rs_events.empty_end,0.00,5.14,<==
6.547473382,S1-C0,Bad_Speculation.Branch_Mispredicts,12.04,% Slots,,br_misp_retired.all_branches,0.00,5.15,
6.547473382,S1-C0,Backend_Bound.Memory_Bound,14.57,% Slots,,,0.00,5.14,
6.547473382,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.76,% Clocks,,,0.00,5.41,
6.547473382,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
6.547473382,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
6.547473382,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
6.547473382,S1-C1,Frontend_Bound,25.58,% Slots,,,0.00,5.15,
6.547473382,S1-C1,Backend_Bound,36.06,% Slots,,,0.00,5.15,
6.547473382,S1-C1,Retiring,29.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
6.547473382,S1-C1,Backend_Bound.Core_Bound,57.62,% Slots,,,0.00,5.14,<==
6.547473382,S1-C1,Retiring.Microcode_Sequencer,8.17,% Slots,,idq.ms_uops,0.00,5.42,
6.547473382,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.06,% Clocks,,idq.ms_switches,0.00,5.41,
6.547473382,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
6.547473382,S1-C2,Frontend_Bound,27.33,% Slots,,,0.00,5.15,
6.547473382,S1-C2,Backend_Bound,48.78,% Slots,,,0.00,5.15,<==
6.547473382,S1-C2,Retiring,19.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
6.547473382,S1-C2,Frontend_Bound.Frontend_Latency,23.04,% Slots,,rs_events.empty_end,0.00,5.14,
6.547473382,S1-C2,Retiring.Microcode_Sequencer,13.64,% Slots,,idq.ms_uops,0.00,5.42,
6.547473382,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.42,
6.547473382,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
6.547473382,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.82,% Clocks,,idq.ms_switches,0.00,5.42,
6.547473382,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
6.547473382,S1-C3,Frontend_Bound,32.01,% Slots,,,0.00,5.15,
6.547473382,S1-C3,Backend_Bound,42.17,% Slots,,,0.00,5.15,
6.547473382,S1-C3,Retiring,19.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
6.547473382,S1-C3,Frontend_Bound.Frontend_Latency,30.70,% Slots,,rs_events.empty_end,0.00,5.14,
6.547473382,S1-C3,Backend_Bound.Memory_Bound,25.17,% Slots,,,0.00,5.14,
6.547473382,S1-C3,Backend_Bound.Core_Bound,17.01,% Slots,,,0.00,5.14,
6.547473382,S1-C3,Retiring.Microcode_Sequencer,15.67,% Slots,,idq.ms_uops,0.00,5.42,
6.547473382,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.42,
6.547473382,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
6.547473382,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.98,% Clocks,,idq.ms_switches,0.00,5.42,
6.547473382,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
6.547473382,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
6.547473382,S1-C4,Frontend_Bound,34.29,% Slots,,,0.00,5.15,
6.547473382,S1-C4,Backend_Bound,14.86,% Slots,,,0.00,5.15,
6.547473382,S1-C4,Frontend_Bound.Frontend_Latency,19.16,% Slots,,rs_events.empty_end,0.00,5.14,<==
6.547473382,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.41,
6.547473382,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
6.547473382,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
6.547473382,S1-C5,Frontend_Bound,37.35,% Slots,,,0.00,5.15,
6.547473382,S1-C5,Backend_Bound,38.57,% Slots,,,0.00,5.15,
6.547473382,S1-C5,Frontend_Bound.Frontend_Latency,26.79,% Slots,,rs_events.empty_end,0.00,5.15,
6.547473382,S1-C5,Backend_Bound.Memory_Bound,22.68,% Slots,,,0.00,5.15,<==
6.547473382,S1-C5,Backend_Bound.Core_Bound,15.89,% Slots,,,0.00,5.15,
6.547473382,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
6.547473382,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.60,% Clocks,,,0.00,5.18,
6.547473382,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
6.547473382,S1-C6,Backend_Bound,62.88,% Slots,,,0.00,5.15,
6.547473382,S1-C6,Backend_Bound.Memory_Bound,53.00,% Slots,,,0.00,5.15,
6.547473382,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,<==
6.547473382,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
6.547473382,S1-C7,Frontend_Bound,33.42,% Slots,,,0.00,5.15,
6.547473382,S1-C7,Backend_Bound,41.06,% Slots,,,0.00,5.15,
6.547473382,S1-C7,Retiring,19.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
6.547473382,S1-C7,Frontend_Bound.Frontend_Latency,26.78,% Slots,,rs_events.empty_end,0.00,5.15,
6.547473382,S1-C7,Backend_Bound.Memory_Bound,25.13,% Slots,,,0.00,5.15,
6.547473382,S1-C7,Backend_Bound.Core_Bound,15.93,% Slots,,,0.00,5.15,
6.547473382,S1-C7,Retiring.Microcode_Sequencer,15.87,% Slots,,idq.ms_uops,0.00,5.42,
6.547473382,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.42,
6.547473382,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
6.547473382,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.54,% Clocks,,idq.ms_switches,0.00,5.42,
6.547473382,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
6.547473382,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
6.547473382,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
6.547473382,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
6.547473382,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
6.547473382,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
6.547473382,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
6.547473382,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
6.547473382,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
6.547473382,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
6.547473382,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
6.547473382,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
6.547473382,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
6.547473382,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
6.547473382,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
6.547473382,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
6.547473382,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
6.547473382,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
8.097707148,S0-C0,Frontend_Bound,30.39,% Slots,,,0.00,5.24,<==
8.097707148,S0-C0,Bad_Speculation,13.31,% Slots,,,0.00,5.24,
8.097707148,S0-C0,Backend_Bound,16.97,% Slots,,,0.00,5.24,
8.097707148,S0-C0,Frontend_Bound.Frontend_Latency,15.36,% Slots,,rs_events.empty_end,0.00,5.15,
8.097707148,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.66,% Slots,,,0.00,5.15,
8.097707148,S0-C0,Bad_Speculation.Branch_Mispredicts,12.99,% Slots,,br_misp_retired.all_branches,0.00,5.24,
8.097707148,S0-C0,Backend_Bound.Core_Bound,11.87,% Slots,,,0.00,5.15,
8.097707148,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,0.00,5.14,
8.097707148,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
8.097707148,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.42,% Core_Clocks,,,0.00,5.41,
8.097707148,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.03,% Core_Clocks,,,0.00,5.15,
8.097707148,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
8.097707148,S0-C1,Frontend_Bound,31.15,% Slots,,,0.00,5.24,
8.097707148,S0-C1,Bad_Speculation,17.94,% Slots,,,0.00,5.24,
8.097707148,S0-C1,Backend_Bound,16.96,% Slots,,,0.00,5.24,
8.097707148,S0-C1,Frontend_Bound.Frontend_Latency,20.18,% Slots,,rs_events.empty_end,0.00,5.15,
8.097707148,S0-C1,Bad_Speculation.Branch_Mispredicts,17.64,% Slots,,br_misp_retired.all_branches,0.00,5.24,
8.097707148,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.47,% Clocks,,,0.00,5.15,
8.097707148,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
8.097707148,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
8.097707148,S0-C2,Frontend_Bound,38.55,% Slots,,,0.00,5.24,
8.097707148,S0-C2,Backend_Bound,38.31,% Slots,,,0.00,5.24,
8.097707148,S0-C2,Retiring,16.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
8.097707148,S0-C2,Frontend_Bound.Frontend_Latency,71.86,% Slots,,rs_events.empty_end,0.00,5.15,
8.097707148,S0-C2,Backend_Bound.Memory_Bound,11.14,% Slots,,,0.00,5.15,
8.097707148,S0-C2,Backend_Bound.Core_Bound,27.17,% Slots,,,0.00,5.15,
8.097707148,S0-C2,Retiring.Microcode_Sequencer,8.70,% Slots,,idq.ms_uops,0.00,5.15,
8.097707148,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.53,% Clocks,,,0.00,5.14,
8.097707148,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
8.097707148,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.27,% Clocks,,idq.ms_switches,0.00,5.14,
8.097707148,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,103.05,% Clocks,,,0.00,5.16,
8.097707148,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
8.097707148,S0-C3,Frontend_Bound,45.44,% Slots,,,0.00,5.24,
8.097707148,S0-C3,Bad_Speculation,11.90,% Slots,,,0.00,5.24,
8.097707148,S0-C3,Backend_Bound,23.48,% Slots,,,0.00,5.24,
8.097707148,S0-C3,Retiring,26.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
8.097707148,S0-C3,Frontend_Bound.Frontend_Latency,33.37,% Slots,,rs_events.empty_end,0.00,5.15,
8.097707148,S0-C3,Frontend_Bound.Frontend_Bandwidth,22.46,% Slots,,,0.00,5.15,
8.097707148,S0-C3,Bad_Speculation.Branch_Mispredicts,11.53,% Slots,,br_misp_retired.all_branches,0.00,5.24,
8.097707148,S0-C3,Backend_Bound.Memory_Bound,67.61,% Slots,,,0.00,5.15,
8.097707148,S0-C3,Retiring.Microcode_Sequencer,3.40,% Slots,,idq.ms_uops,0.00,5.15,
8.097707148,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.05,% Clocks,,,0.00,5.14,
8.097707148,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
8.097707148,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.25,% Clocks,,idq.ms_switches,0.00,5.14,
8.097707148,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.57,% Core_Clocks,,,0.00,5.41,
8.097707148,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
8.097707148,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
8.097707148,S0-C4,Frontend_Bound,37.74,% Slots,,,0.00,5.24,
8.097707148,S0-C4,Bad_Speculation,19.67,% Slots,,,0.00,5.24,
8.097707148,S0-C4,Backend_Bound,20.40,% Slots,,,0.00,5.24,
8.097707148,S0-C4,Frontend_Bound.Frontend_Latency,29.92,% Slots,,rs_events.empty_end,0.00,5.15,
8.097707148,S0-C4,Bad_Speculation.Branch_Mispredicts,18.85,% Slots,,br_misp_retired.all_branches,0.00,5.24,
8.097707148,S0-C4,Backend_Bound.Memory_Bound,29.70,% Slots,,,0.00,5.15,
8.097707148,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
8.097707148,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
8.097707148,S0-C5,Frontend_Bound,20.21,% Slots,,,0.00,5.24,
8.097707148,S0-C5,Bad_Speculation,18.87,% Slots,,,0.00,5.24,
8.097707148,S0-C5,Backend_Bound,34.14,% Slots,,,0.00,5.24,<==
8.097707148,S0-C5,Bad_Speculation.Branch_Mispredicts,17.83,% Slots,,br_misp_retired.all_branches,0.00,5.24,
8.097707148,S0-C5,Backend_Bound.Memory_Bound,17.91,% Slots,,,0.00,5.15,
8.097707148,S0-C5,Backend_Bound.Core_Bound,16.23,% Slots,,,0.00,5.15,
8.097707148,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
8.097707148,S0-C6,Frontend_Bound,29.01,% Slots,,,0.00,5.25,
8.097707148,S0-C6,Bad_Speculation,22.09,% Slots,,,0.00,5.25,
8.097707148,S0-C6,Backend_Bound,21.27,% Slots,,,0.00,5.25,
8.097707148,S0-C6,Frontend_Bound.Frontend_Bandwidth,22.09,% Slots,,,0.00,5.15,
8.097707148,S0-C6,Bad_Speculation.Branch_Mispredicts,21.54,% Slots,,br_misp_retired.all_branches,0.00,5.25,
8.097707148,S0-C6,Backend_Bound.Core_Bound,42.20,% Slots,,,0.00,5.15,
8.097707148,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.54,% Core_Clocks,,,0.00,5.41,<==
8.097707148,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
8.097707148,S0-C7,Frontend_Bound,33.42,% Slots,,,0.00,5.25,<==
8.097707148,S0-C7,Bad_Speculation,30.23,% Slots,,,0.00,5.25,
8.097707148,S0-C7,Retiring,30.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
8.097707148,S0-C7,Frontend_Bound.Frontend_Latency,18.57,% Slots,,rs_events.empty_end,0.00,5.15,
8.097707148,S0-C7,Frontend_Bound.Frontend_Bandwidth,18.85,% Slots,,,0.00,5.15,
8.097707148,S0-C7,Bad_Speculation.Branch_Mispredicts,29.79,% Slots,,br_misp_retired.all_branches,0.00,5.25,
8.097707148,S0-C7,Retiring.Microcode_Sequencer,2.04,% Slots,,idq.ms_uops,0.00,5.15,
8.097707148,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.83,% Clocks,,,0.00,5.15,
8.097707148,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
8.097707148,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.01,% Clocks,,idq.ms_switches,0.00,5.15,
8.097707148,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.05,% Core_Clocks,,,0.00,5.41,
8.097707148,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.38,% Core_Clocks,,,0.00,5.15,
8.097707148,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
8.097707148,S1-C0,Frontend_Bound,35.88,% Slots,,,0.00,5.25,
8.097707148,S1-C0,Bad_Speculation,12.93,% Slots,,,0.00,5.25,
8.097707148,S1-C0,Backend_Bound,23.97,% Slots,,,0.00,5.25,
8.097707148,S1-C0,Frontend_Bound.Frontend_Latency,30.42,% Slots,,rs_events.empty_end,0.00,5.15,
8.097707148,S1-C0,Bad_Speculation.Branch_Mispredicts,12.67,% Slots,,br_misp_retired.all_branches,0.00,5.25,
8.097707148,S1-C0,Backend_Bound.Memory_Bound,14.00,% Slots,,,0.00,5.15,
8.097707148,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.32,% Clocks,,,0.00,5.15,
8.097707148,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
8.097707148,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
8.097707148,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
8.097707148,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
8.097707148,S1-C1,Frontend_Bound,22.99,% Slots,,,0.00,5.26,
8.097707148,S1-C1,Bad_Speculation,19.16,% Slots,,,0.00,5.26,
8.097707148,S1-C1,Backend_Bound,25.10,% Slots,,,0.00,5.26,
8.097707148,S1-C1,Bad_Speculation.Branch_Mispredicts,18.90,% Slots,,br_misp_retired.all_branches,0.00,5.26,
8.097707148,S1-C1,Backend_Bound.Memory_Bound,17.17,% Slots,,,0.00,5.15,
8.097707148,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
8.097707148,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
8.097707148,S1-C2,Frontend_Bound,29.23,% Slots,,,0.00,5.25,<==
8.097707148,S1-C2,Backend_Bound,28.43,% Slots,,,0.00,5.25,
8.097707148,S1-C2,Backend_Bound.Core_Bound,21.73,% Slots,,,0.00,5.15,
8.097707148,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.74,% Clocks,,,0.00,5.16,
8.097707148,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
8.097707148,S1-C3,Frontend_Bound,35.41,% Slots,,,0.00,5.25,
8.097707148,S1-C3,Bad_Speculation,10.63,% Slots,,,0.00,5.25,
8.097707148,S1-C3,Backend_Bound,15.73,% Slots,,,0.00,5.25,
8.097707148,S1-C3,Frontend_Bound.Frontend_Latency,20.69,% Slots,,rs_events.empty_end,0.00,5.15,<==
8.097707148,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.30,% Slots,,,0.00,5.15,
8.097707148,S1-C3,Bad_Speculation.Branch_Mispredicts,10.39,% Slots,,br_misp_retired.all_branches,0.00,5.25,
8.097707148,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.18,% Clocks,,,0.00,5.15,
8.097707148,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
8.097707148,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.47,% Core_Clocks,,,0.00,5.41,
8.097707148,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
8.097707148,S1-C4,Frontend_Bound,39.99,% Slots,,,0.00,5.26,
8.097707148,S1-C4,Backend_Bound,33.32,% Slots,,,0.00,5.26,
8.097707148,S1-C4,Retiring,18.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
8.097707148,S1-C4,Frontend_Bound.Frontend_Latency,32.84,% Slots,,rs_events.empty_end,0.00,5.15,<==
8.097707148,S1-C4,Backend_Bound.Core_Bound,24.63,% Slots,,,0.00,5.15,
8.097707148,S1-C4,Retiring.Microcode_Sequencer,12.79,% Slots,,idq.ms_uops,0.00,5.15,
8.097707148,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.15,
8.097707148,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
8.097707148,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.93,% Clocks,,idq.ms_switches,0.00,5.15,
8.097707148,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.42,% Clocks,,,0.00,5.16,
8.097707148,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
8.097707148,S1-C5,Frontend_Bound,27.88,% Slots,,,0.00,5.26,<==
8.097707148,S1-C5,Bad_Speculation,19.30,% Slots,,,0.00,5.26,
8.097707148,S1-C5,Backend_Bound,19.39,% Slots,,,0.00,5.26,
8.097707148,S1-C5,Retiring,17.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
8.097707148,S1-C5,Frontend_Bound.Frontend_Latency,17.13,% Slots,,rs_events.empty_end,0.00,5.15,
8.097707148,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.90,% Slots,,,0.00,5.15,
8.097707148,S1-C5,Bad_Speculation.Branch_Mispredicts,18.82,% Slots,,br_misp_retired.all_branches,0.00,5.26,
8.097707148,S1-C5,Retiring.Microcode_Sequencer,8.71,% Slots,,idq.ms_uops,0.00,5.15,
8.097707148,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.81,% Clocks,,,0.00,5.15,
8.097707148,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
8.097707148,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.29,% Clocks,,idq.ms_switches,0.00,5.15,
8.097707148,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.16,% Core_Clocks,,,0.00,5.41,
8.097707148,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
8.097707148,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
8.097707148,S1-C6,Frontend_Bound,34.32,% Slots,,,0.00,5.26,
8.097707148,S1-C6,Bad_Speculation,31.99,% Slots,,,0.00,5.26,
8.097707148,S1-C6,Retiring,17.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
8.097707148,S1-C6,Frontend_Bound.Frontend_Latency,18.09,% Slots,,rs_events.empty_end,0.00,5.15,
8.097707148,S1-C6,Frontend_Bound.Frontend_Bandwidth,84.60,% Slots,,,0.00,5.15,
8.097707148,S1-C6,Bad_Speculation.Branch_Mispredicts,30.15,% Slots,,br_misp_retired.all_branches,0.00,5.26,
8.097707148,S1-C6,Retiring.Microcode_Sequencer,13.39,% Slots,,idq.ms_uops,0.00,5.15,
8.097707148,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.15,
8.097707148,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
8.097707148,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.72,% Clocks,,idq.ms_switches,0.00,5.15,
8.097707148,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.57,% Core_Clocks,,,0.00,5.41,<==
8.097707148,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
8.097707148,S1-C7,Frontend_Bound,35.44,% Slots,,,0.00,5.26,
8.097707148,S1-C7,Bad_Speculation,16.24,% Slots,,,0.00,5.26,
8.097707148,S1-C7,Backend_Bound,13.12,% Slots,,,0.00,5.26,
8.097707148,S1-C7,Frontend_Bound.Frontend_Latency,18.63,% Slots,,rs_events.empty_end,0.00,5.15,
8.097707148,S1-C7,Bad_Speculation.Branch_Mispredicts,16.02,% Slots,,br_misp_retired.all_branches,0.00,5.26,
8.097707148,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.36,% Clocks,,,0.00,5.15,
8.097707148,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
8.097707148,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
8.097707148,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
8.097707148,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
8.097707148,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
8.097707148,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
8.097707148,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
8.097707148,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
8.097707148,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
8.097707148,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
8.097707148,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
8.097707148,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
8.097707148,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
8.097707148,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
8.097707148,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
8.097707148,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
8.097707148,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
8.097707148,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
9.594765033,S0-C0,Frontend_Bound,27.28,% Slots,,,0.00,5.18,
9.594765033,S0-C0,Bad_Speculation,11.02,% Slots,,,0.00,5.14,
9.594765033,S0-C0,Backend_Bound,29.56,% Slots,,,0.00,5.14,
9.594765033,S0-C0,Frontend_Bound.Frontend_Latency,19.67,% Slots,,rs_events.empty_end,0.00,5.23,
9.594765033,S0-C0,Bad_Speculation.Branch_Mispredicts,10.81,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.594765033,S0-C0,Backend_Bound.Memory_Bound,22.45,% Slots,,,0.00,5.14,<==
9.594765033,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
9.594765033,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
9.594765033,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
9.594765033,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
9.594765033,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
9.594765033,S0-C1,Frontend_Bound,20.78,% Slots,,,0.00,5.18,
9.594765033,S0-C1,Bad_Speculation,13.42,% Slots,,,0.00,5.14,
9.594765033,S0-C1,Backend_Bound,31.31,% Slots,,,0.00,5.14,
9.594765033,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.44,% Slots,,,0.00,5.18,
9.594765033,S0-C1,Bad_Speculation.Branch_Mispredicts,13.11,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.594765033,S0-C1,Backend_Bound.Core_Bound,43.02,% Slots,,,0.00,5.14,<==
9.594765033,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.78,% Core_Clocks,,,0.00,5.08,
9.594765033,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.37,% Core_Clocks,,,0.00,5.35,
9.594765033,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
9.594765033,S0-C2,Frontend_Bound,30.21,% Slots,,,0.00,5.18,
9.594765033,S0-C2,Backend_Bound,34.04,% Slots,,,0.00,5.14,
9.594765033,S0-C2,Frontend_Bound.Frontend_Latency,28.22,% Slots,,rs_events.empty_end,0.00,5.23,
9.594765033,S0-C2,Backend_Bound.Core_Bound,45.22,% Slots,,,0.00,5.14,<==
9.594765033,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.35,
9.594765033,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
9.594765033,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
9.594765033,S0-C3,Bad_Speculation,17.66,% Slots,,,0.00,5.14,
9.594765033,S0-C3,Bad_Speculation.Branch_Mispredicts,17.33,% Slots,,br_misp_retired.all_branches,0.00,5.07,
9.594765033,S0-C3,Backend_Bound,30.39,% Slots,,,0.00,5.14,
9.594765033,S0-C3,Backend_Bound.Memory_Bound,24.66,% Slots,,,0.00,5.14,
9.594765033,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,<==
9.594765033,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
9.594765033,S0-C4,Backend_Bound,35.29,% Slots,,,0.00,5.14,
9.594765033,S0-C4,Backend_Bound.Core_Bound,63.07,% Slots,,,0.00,5.14,<==
9.594765033,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
9.594765033,S0-C5,Frontend_Bound,22.28,% Slots,,,0.00,5.17,
9.594765033,S0-C5,Bad_Speculation,14.55,% Slots,,,0.00,5.14,
9.594765033,S0-C5,Backend_Bound,20.83,% Slots,,,0.00,5.14,
9.594765033,S0-C5,Frontend_Bound.Frontend_Latency,17.52,% Slots,,rs_events.empty_end,0.00,5.22,
9.594765033,S0-C5,Bad_Speculation.Branch_Mispredicts,14.39,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.594765033,S0-C5,Backend_Bound.Memory_Bound,11.44,% Slots,,,0.00,5.14,
9.594765033,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
9.594765033,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
9.594765033,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
9.594765033,S0-C6,Frontend_Bound,26.89,% Slots,,,0.00,5.17,
9.594765033,S0-C6,Bad_Speculation,14.63,% Slots,,,0.00,5.14,
9.594765033,S0-C6,Backend_Bound,30.13,% Slots,,,0.00,5.14,
9.594765033,S0-C6,Bad_Speculation.Branch_Mispredicts,13.55,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.594765033,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,<==
9.594765033,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
9.594765033,S0-C7,Frontend_Bound,23.63,% Slots,,,0.00,5.17,
9.594765033,S0-C7,Backend_Bound,44.04,% Slots,,,0.00,5.14,
9.594765033,S0-C7,Frontend_Bound.Frontend_Latency,15.95,% Slots,,rs_events.empty_end,0.00,5.22,
9.594765033,S0-C7,Backend_Bound.Core_Bound,53.60,% Slots,,,0.00,5.14,<==
9.594765033,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
9.594765033,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
9.594765033,S1-C0,Frontend_Bound,22.51,% Slots,,,0.00,5.17,
9.594765033,S1-C0,Bad_Speculation,12.22,% Slots,,,0.00,5.14,
9.594765033,S1-C0,Backend_Bound,33.14,% Slots,,,0.00,5.14,
9.594765033,S1-C0,Frontend_Bound.Frontend_Latency,17.14,% Slots,,rs_events.empty_end,0.00,5.22,
9.594765033,S1-C0,Bad_Speculation.Branch_Mispredicts,11.86,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.594765033,S1-C0,Backend_Bound.Memory_Bound,23.82,% Slots,,,0.00,5.08,
9.594765033,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
9.594765033,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,<==
9.594765033,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
9.594765033,S1-C1,Frontend_Bound,26.05,% Slots,,,0.00,5.17,
9.594765033,S1-C1,Bad_Speculation,12.68,% Slots,,,0.00,5.14,
9.594765033,S1-C1,Backend_Bound,30.26,% Slots,,,0.00,5.14,
9.594765033,S1-C1,Frontend_Bound.Frontend_Latency,16.18,% Slots,,rs_events.empty_end,0.00,5.21,
9.594765033,S1-C1,Frontend_Bound.Frontend_Bandwidth,26.06,% Slots,,,0.00,5.17,
9.594765033,S1-C1,Bad_Speculation.Branch_Mispredicts,12.55,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.594765033,S1-C1,Backend_Bound.Memory_Bound,43.30,% Slots,,,0.00,5.08,
9.594765033,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.34,
9.594765033,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
9.594765033,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.57,% Core_Clocks,,,0.00,5.08,
9.594765033,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,40.02,% Core_Clocks,,,0.00,5.34,
9.594765033,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,<==
9.594765033,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
9.594765033,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.48,% Slots,,,0.00,5.17,
9.594765033,S1-C2,Backend_Bound.Memory_Bound,21.49,% Slots,,,0.00,5.08,
9.594765033,S1-C2,Backend_Bound.Core_Bound,30.32,% Slots,,,0.00,5.08,<==
9.594765033,S1-C2,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.35,
9.594765033,S1-C2,Backend_Bound,51.81,% Slots,,,0.00,5.14,
9.594765033,S1-C2,Retiring,24.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
9.594765033,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.50,% Clocks,,idq.ms_switches,0.00,5.34,
9.594765033,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.32,% Core_Clocks,,,0.00,5.08,
9.594765033,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.87,% Core_Clocks,,,0.00,5.34,
9.594765033,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
9.594765033,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
9.594765033,S1-C3,Bad_Speculation,12.33,% Slots,,,0.00,5.14,
9.594765033,S1-C3,Bad_Speculation.Branch_Mispredicts,12.21,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.594765033,S1-C3,Backend_Bound,43.02,% Slots,,,0.00,5.14,
9.594765033,S1-C3,Backend_Bound.Memory_Bound,39.23,% Slots,,,0.00,5.08,
9.594765033,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,<==
9.594765033,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
9.594765033,S1-C4,Frontend_Bound,26.91,% Slots,,,0.00,5.17,
9.594765033,S1-C4,Bad_Speculation,11.74,% Slots,,,0.00,5.14,
9.594765033,S1-C4,Backend_Bound,33.26,% Slots,,,0.00,5.14,
9.594765033,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.86,% Slots,,,0.00,5.17,
9.594765033,S1-C4,Bad_Speculation.Branch_Mispredicts,11.61,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.594765033,S1-C4,Backend_Bound.Memory_Bound,19.76,% Slots,,,0.00,5.08,<==
9.594765033,S1-C4,Backend_Bound.Core_Bound,13.50,% Slots,,,0.00,5.08,
9.594765033,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.62,% Core_Clocks,,,0.00,5.07,
9.594765033,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.94,% Core_Clocks,,,0.00,5.35,
9.594765033,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
9.594765033,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
9.594765033,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,96.88,% Clocks,,,0.00,5.34,
9.594765033,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
9.594765033,S1-C5,Frontend_Bound,34.69,% Slots,,,0.00,5.17,
9.594765033,S1-C5,Backend_Bound,13.43,% Slots,,,0.00,5.14,
9.594765033,S1-C5,Frontend_Bound.Frontend_Latency,18.99,% Slots,,rs_events.empty_end,0.00,5.21,<==
9.594765033,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.35,
9.594765033,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
9.594765033,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
9.594765033,S1-C6,Frontend_Bound,22.34,% Slots,,,0.00,5.17,
9.594765033,S1-C6,Bad_Speculation,12.97,% Slots,,,0.00,5.14,
9.594765033,S1-C6,Backend_Bound,38.91,% Slots,,,0.00,5.14,
9.594765033,S1-C6,Retiring,21.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
9.594765033,S1-C6,Frontend_Bound.Frontend_Latency,18.16,% Slots,,rs_events.empty_end,0.00,5.2,
9.594765033,S1-C6,Bad_Speculation.Branch_Mispredicts,12.83,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.594765033,S1-C6,Backend_Bound.Memory_Bound,28.19,% Slots,,,0.00,5.08,
9.594765033,S1-C6,Backend_Bound.Core_Bound,10.72,% Slots,,,0.00,5.08,
9.594765033,S1-C6,Retiring.Microcode_Sequencer,5.35,% Slots,,idq.ms_uops,0.00,5.35,
9.594765033,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.12,% Clocks,,,0.00,5.35,
9.594765033,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
9.594765033,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.73,% Clocks,,idq.ms_switches,0.00,5.35,
9.594765033,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
9.594765033,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
9.594765033,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
9.594765033,S1-C7,Frontend_Bound,29.31,% Slots,,,0.00,5.17,
9.594765033,S1-C7,Bad_Speculation,10.64,% Slots,,,0.00,5.14,
9.594765033,S1-C7,Backend_Bound,31.38,% Slots,,,0.00,5.14,
9.594765033,S1-C7,Frontend_Bound.Frontend_Latency,23.60,% Slots,,rs_events.empty_end,0.00,5.21,
9.594765033,S1-C7,Bad_Speculation.Branch_Mispredicts,10.48,% Slots,,br_misp_retired.all_branches,0.00,5.08,
9.594765033,S1-C7,Backend_Bound.Memory_Bound,21.29,% Slots,,,0.00,5.08,
9.594765033,S1-C7,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.08,
9.594765033,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.04,% Clocks,,,0.00,5.35,
9.594765033,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
9.594765033,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,<==
9.594765033,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.09,% Clocks,,,0.00,5.34,
9.594765033,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
9.594765033,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
9.594765033,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
9.594765033,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
9.594765033,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
9.594765033,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
9.594765033,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
9.594765033,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
9.594765033,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
9.594765033,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
9.594765033,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
9.594765033,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
9.594765033,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
9.594765033,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
9.594765033,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
9.594765033,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
9.594765033,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
11.07516032,S0-C0,Bad_Speculation,18.87,% Slots,,,0.00,5.4,
11.07516032,S0-C0,Bad_Speculation.Branch_Mispredicts,18.71,% Slots,,br_misp_retired.all_branches,0.00,5.4,
11.07516032,S0-C0,Backend_Bound,35.28,% Slots,,,0.00,5.4,<==
11.07516032,S0-C0,Retiring,26.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
11.07516032,S0-C0,Backend_Bound.Memory_Bound,16.21,% Slots,,,0.00,5.13,
11.07516032,S0-C0,Backend_Bound.Core_Bound,19.07,% Slots,,,0.00,5.13,
11.07516032,S0-C0,Retiring.Microcode_Sequencer,7.20,% Slots,,idq.ms_uops,0.00,5.13,
11.07516032,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.63,% Clocks,,idq.ms_switches,0.00,5.13,
11.07516032,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
11.07516032,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.71,% Clocks,,,0.00,5.13,
11.07516032,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
11.07516032,S0-C1,Bad_Speculation,14.40,% Slots,,,0.00,5.41,
11.07516032,S0-C1,Bad_Speculation.Branch_Mispredicts,14.32,% Slots,,br_misp_retired.all_branches,0.00,5.41,
11.07516032,S0-C1,Backend_Bound,36.43,% Slots,,,0.00,5.41,
11.07516032,S0-C1,Backend_Bound.Memory_Bound,14.91,% Slots,,,0.00,5.14,
11.07516032,S0-C1,Backend_Bound.Core_Bound,21.52,% Slots,,,0.00,5.14,<==
11.07516032,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,14.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
11.07516032,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
11.07516032,S0-C2,Frontend_Bound,28.16,% Slots,,,0.00,5.4,
11.07516032,S0-C2,Bad_Speculation,13.11,% Slots,,,0.00,5.4,
11.07516032,S0-C2,Backend_Bound,26.27,% Slots,,,0.00,5.4,
11.07516032,S0-C2,Frontend_Bound.Frontend_Latency,30.19,% Slots,,rs_events.empty_end,0.00,5.4,
11.07516032,S0-C2,Bad_Speculation.Branch_Mispredicts,12.87,% Slots,,br_misp_retired.all_branches,0.00,5.4,
11.07516032,S0-C2,Backend_Bound.Memory_Bound,55.99,% Slots,,,0.00,5.13,
11.07516032,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.14,
11.07516032,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
11.07516032,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
11.07516032,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
11.07516032,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
11.07516032,S0-C3,Bad_Speculation,12.79,% Slots,,,0.00,5.41,
11.07516032,S0-C3,Bad_Speculation.Branch_Mispredicts,12.67,% Slots,,br_misp_retired.all_branches,0.00,5.41,
11.07516032,S0-C3,Backend_Bound,33.67,% Slots,,,0.00,5.41,
11.07516032,S0-C3,Backend_Bound.Memory_Bound,31.50,% Slots,,,0.00,5.13,
11.07516032,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,<==
11.07516032,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
11.07516032,S0-C4,Frontend_Bound,34.54,% Slots,,,0.00,5.4,
11.07516032,S0-C4,Backend_Bound,24.88,% Slots,,,0.00,5.4,
11.07516032,S0-C4,Retiring,26.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
11.07516032,S0-C4,Frontend_Bound.Frontend_Latency,23.75,% Slots,,rs_events.empty_end,0.00,5.4,
11.07516032,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.40,% Slots,,,0.00,5.13,
11.07516032,S0-C4,Backend_Bound.Core_Bound,26.61,% Slots,,,0.00,5.13,
11.07516032,S0-C4,Retiring.Microcode_Sequencer,5.87,% Slots,,idq.ms_uops,0.00,5.14,
11.07516032,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.14,
11.07516032,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
11.07516032,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.01,% Clocks,,idq.ms_switches,0.00,5.14,
11.07516032,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.59,% Core_Clocks,,,0.00,5.41,
11.07516032,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.89,% Clocks,,,0.00,5.13,
11.07516032,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
11.07516032,S0-C5,Backend_Bound,52.63,% Slots,,,0.00,5.4,
11.07516032,S0-C5,Retiring,26.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
11.07516032,S0-C5,Backend_Bound.Core_Bound,68.59,% Slots,,,0.00,5.14,
11.07516032,S0-C5,Retiring.Microcode_Sequencer,8.63,% Slots,,idq.ms_uops,0.00,5.13,
11.07516032,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.38,% Clocks,,idq.ms_switches,0.00,5.14,
11.07516032,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.00,% Clocks,,,0.00,5.14,<==
11.07516032,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
11.07516032,S0-C6,Frontend_Bound,26.91,% Slots,,,0.00,5.4,
11.07516032,S0-C6,Bad_Speculation,18.49,% Slots,,,0.00,5.4,
11.07516032,S0-C6,Backend_Bound,21.31,% Slots,,,0.00,5.4,
11.07516032,S0-C6,Frontend_Bound.Frontend_Latency,16.18,% Slots,,rs_events.empty_end,0.00,5.4,
11.07516032,S0-C6,Frontend_Bound.Frontend_Bandwidth,22.31,% Slots,,,0.00,5.13,<==
11.07516032,S0-C6,Bad_Speculation.Branch_Mispredicts,18.37,% Slots,,br_misp_retired.all_branches,0.00,5.4,
11.07516032,S0-C6,Backend_Bound.Memory_Bound,14.24,% Slots,,,0.00,5.13,
11.07516032,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
11.07516032,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.79,% Core_Clocks,,,0.00,5.41,
11.07516032,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.90,% Core_Clocks,,,0.00,5.41,
11.07516032,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
11.07516032,S0-C7,Frontend_Bound,25.37,% Slots,,,0.00,5.4,
11.07516032,S0-C7,Backend_Bound,35.03,% Slots,,,0.00,5.4,
11.07516032,S0-C7,Frontend_Bound.Frontend_Bandwidth,23.71,% Slots,,,0.00,5.13,
11.07516032,S0-C7,Backend_Bound.Memory_Bound,24.82,% Slots,,,0.00,5.14,<==
11.07516032,S0-C7,Backend_Bound.Core_Bound,10.21,% Slots,,,0.00,5.14,
11.07516032,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.50,% Core_Clocks,,,0.00,5.41,
11.07516032,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.04,% Core_Clocks,,,0.00,5.41,
11.07516032,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
11.07516032,S1-C0,Frontend_Bound,31.34,% Slots,,,0.00,5.4,
11.07516032,S1-C0,Backend_Bound,33.14,% Slots,,,0.00,5.4,
11.07516032,S1-C0,Retiring,26.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
11.07516032,S1-C0,Frontend_Bound.Frontend_Latency,42.28,% Slots,,rs_events.empty_end,0.00,5.4,
11.07516032,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.79,% Slots,,,0.00,5.13,
11.07516032,S1-C0,Backend_Bound.Memory_Bound,27.36,% Slots,,,0.00,5.13,
11.07516032,S1-C0,Retiring.Microcode_Sequencer,3.44,% Slots,,idq.ms_uops,0.00,5.13,
11.07516032,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
11.07516032,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.92,% Clocks,,idq.ms_switches,0.00,5.14,
11.07516032,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.69,% Core_Clocks,,,0.00,5.41,
11.07516032,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.67,% Core_Clocks,,,0.00,5.41,
11.07516032,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,<==
11.07516032,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
11.07516032,S1-C1,Frontend_Bound,23.07,% Slots,,,0.00,5.4,
11.07516032,S1-C1,Backend_Bound,42.12,% Slots,,,0.00,5.4,
11.07516032,S1-C1,Retiring,30.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
11.07516032,S1-C1,Frontend_Bound.Frontend_Latency,18.34,% Slots,,rs_events.empty_end,0.00,5.4,
11.07516032,S1-C1,Backend_Bound.Memory_Bound,36.77,% Slots,,,0.00,5.13,
11.07516032,S1-C1,Retiring.Microcode_Sequencer,2.90,% Slots,,idq.ms_uops,0.00,5.14,
11.07516032,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
11.07516032,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.16,% Clocks,,idq.ms_switches,0.00,5.13,
11.07516032,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
11.07516032,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
11.07516032,S1-C2,Frontend_Bound,23.97,% Slots,,,0.00,5.41,
11.07516032,S1-C2,Backend_Bound,42.66,% Slots,,,0.00,5.41,
11.07516032,S1-C2,Retiring,27.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
11.07516032,S1-C2,Frontend_Bound.Frontend_Latency,34.09,% Slots,,rs_events.empty_end,0.00,5.4,
11.07516032,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.62,% Slots,,,0.00,5.13,
11.07516032,S1-C2,Backend_Bound.Memory_Bound,17.98,% Slots,,,0.00,5.13,
11.07516032,S1-C2,Backend_Bound.Core_Bound,24.68,% Slots,,,0.00,5.13,<==
11.07516032,S1-C2,Retiring.Microcode_Sequencer,2.97,% Slots,,idq.ms_uops,0.00,5.13,
11.07516032,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.41,% Clocks,,,0.00,5.14,
11.07516032,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
11.07516032,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.83,% Clocks,,idq.ms_switches,0.00,5.14,
11.07516032,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
11.07516032,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
11.07516032,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
11.07516032,S1-C3,Frontend_Bound,38.84,% Slots,,,0.00,5.4,
11.07516032,S1-C3,Bad_Speculation,12.09,% Slots,,,0.00,5.4,
11.07516032,S1-C3,Backend_Bound,28.12,% Slots,,,0.00,5.4,
11.07516032,S1-C3,Frontend_Bound.Frontend_Latency,61.83,% Slots,,rs_events.empty_end,0.00,5.4,
11.07516032,S1-C3,Bad_Speculation.Branch_Mispredicts,11.95,% Slots,,br_misp_retired.all_branches,0.00,5.14,
11.07516032,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.13,
11.07516032,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
11.07516032,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
11.07516032,S1-C4,Frontend_Bound,25.71,% Slots,,,0.00,5.4,
11.07516032,S1-C4,Backend_Bound,39.02,% Slots,,,0.00,5.4,
11.07516032,S1-C4,Frontend_Bound.Frontend_Latency,39.49,% Slots,,rs_events.empty_end,0.00,5.4,
11.07516032,S1-C4,Backend_Bound.Memory_Bound,26.45,% Slots,,,0.00,5.14,<==
11.07516032,S1-C4,Backend_Bound.Core_Bound,12.58,% Slots,,,0.00,5.14,
11.07516032,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.43,% Clocks,,,0.00,5.13,
11.07516032,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
11.07516032,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
11.07516032,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
11.07516032,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
11.07516032,S1-C5,Frontend_Bound,21.65,% Slots,,,0.00,5.41,
11.07516032,S1-C5,Backend_Bound,42.88,% Slots,,,0.00,5.41,
11.07516032,S1-C5,Frontend_Bound.Frontend_Latency,19.28,% Slots,,rs_events.empty_end,0.00,5.4,
11.07516032,S1-C5,Backend_Bound.Memory_Bound,14.33,% Slots,,,0.00,5.14,
11.07516032,S1-C5,Backend_Bound.Core_Bound,28.55,% Slots,,,0.00,5.14,<==
11.07516032,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
11.07516032,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
11.07516032,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
11.07516032,S1-C6,Bad_Speculation,14.62,% Slots,,,0.00,5.4,
11.07516032,S1-C6,Bad_Speculation.Branch_Mispredicts,14.49,% Slots,,br_misp_retired.all_branches,0.00,5.4,
11.07516032,S1-C6,Backend_Bound,38.63,% Slots,,,0.00,5.4,
11.07516032,S1-C6,Backend_Bound.Memory_Bound,24.41,% Slots,,,0.00,5.14,
11.07516032,S1-C6,Backend_Bound.Core_Bound,14.22,% Slots,,,0.00,5.14,
11.07516032,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,<==
11.07516032,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
11.07516032,S1-C7,Frontend_Bound,32.92,% Slots,,,0.00,5.4,<==
11.07516032,S1-C7,Backend_Bound,15.57,% Slots,,,0.00,5.4,
11.07516032,S1-C7,Frontend_Bound.Frontend_Latency,20.20,% Slots,,rs_events.empty_end,0.00,5.4,
11.07516032,S1-C7,Frontend_Bound.Frontend_Bandwidth,19.20,% Slots,,,0.00,5.13,
11.07516032,S1-C7,Backend_Bound.Memory_Bound,15.84,% Slots,,,0.00,5.13,
11.07516032,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.13,
11.07516032,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
11.07516032,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.75,% Core_Clocks,,,0.00,5.41,
11.07516032,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
11.07516032,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
11.07516032,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
11.07516032,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
11.07516032,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
11.07516032,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
11.07516032,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
11.07516032,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
11.07516032,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
11.07516032,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
11.07516032,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
11.07516032,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
11.07516032,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
11.07516032,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
11.07516032,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
11.07516032,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
11.07516032,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
12.575534333,S0-C0,Frontend_Bound,39.11,% Slots,,,0.00,5.06,
12.575534333,S0-C0,Backend_Bound,34.62,% Slots,,,0.00,5.06,
12.575534333,S0-C0,Retiring,16.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
12.575534333,S0-C0,Frontend_Bound.Frontend_Latency,29.88,% Slots,,rs_events.empty_end,0.00,5.06,
12.575534333,S0-C0,Backend_Bound.Memory_Bound,19.04,% Slots,,,0.00,5.06,
12.575534333,S0-C0,Backend_Bound.Core_Bound,15.58,% Slots,,,0.00,5.06,
12.575534333,S0-C0,Retiring.Microcode_Sequencer,8.44,% Slots,,idq.ms_uops,0.00,5.33,
12.575534333,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.34,
12.575534333,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
12.575534333,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.61,% Clocks,,idq.ms_switches,0.00,5.34,
12.575534333,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
12.575534333,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
12.575534333,S0-C1,Frontend_Bound,43.26,% Slots,,,0.00,5.07,
12.575534333,S0-C1,Backend_Bound,31.07,% Slots,,,0.00,5.07,
12.575534333,S0-C1,Retiring,19.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.575534333,S0-C1,Frontend_Bound.Frontend_Latency,21.53,% Slots,,rs_events.empty_end,0.00,5.07,
12.575534333,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.07,
12.575534333,S0-C1,Backend_Bound.Memory_Bound,19.05,% Slots,,,0.00,5.07,
12.575534333,S0-C1,Backend_Bound.Core_Bound,12.02,% Slots,,,0.00,5.07,
12.575534333,S0-C1,Retiring.Microcode_Sequencer,7.69,% Slots,,idq.ms_uops,0.00,5.34,
12.575534333,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.34,
12.575534333,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
12.575534333,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.50,% Clocks,,idq.ms_switches,0.00,5.34,
12.575534333,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.30,% Core_Clocks,,,0.00,5.11,
12.575534333,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
12.575534333,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.575534333,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.51,% Clocks,,,0.00,5.07,
12.575534333,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
12.575534333,S0-C2,Frontend_Bound,37.45,% Slots,,,0.00,5.07,
12.575534333,S0-C2,Backend_Bound,38.63,% Slots,,,0.00,5.07,
12.575534333,S0-C2,Retiring,15.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.575534333,S0-C2,Frontend_Bound.Frontend_Latency,53.14,% Slots,,rs_events.empty_end,0.00,5.07,
12.575534333,S0-C2,Backend_Bound.Core_Bound,28.66,% Slots,,,0.00,5.07,<==
12.575534333,S0-C2,Retiring.Microcode_Sequencer,4.04,% Slots,,idq.ms_uops,0.00,5.34,
12.575534333,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
12.575534333,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.97,% Clocks,,idq.ms_switches,0.00,5.34,
12.575534333,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
12.575534333,S0-C3,Frontend_Bound,37.89,% Slots,,,0.00,5.07,
12.575534333,S0-C3,Backend_Bound,36.82,% Slots,,,0.00,5.07,
12.575534333,S0-C3,Retiring,15.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
12.575534333,S0-C3,Frontend_Bound.Frontend_Latency,45.40,% Slots,,rs_events.empty_end,0.00,5.07,<==
12.575534333,S0-C3,Backend_Bound.Memory_Bound,27.13,% Slots,,,0.00,5.07,
12.575534333,S0-C3,Retiring.Microcode_Sequencer,8.78,% Slots,,idq.ms_uops,0.00,5.33,
12.575534333,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.08,% Clocks,,,0.00,5.34,
12.575534333,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
12.575534333,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.57,% Clocks,,idq.ms_switches,0.00,5.34,
12.575534333,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
12.575534333,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
12.575534333,S0-C4,Frontend_Bound,36.03,% Slots,,,0.00,5.07,
12.575534333,S0-C4,Backend_Bound,38.44,% Slots,,,0.00,5.07,<==
12.575534333,S0-C4,Retiring,16.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.575534333,S0-C4,Frontend_Bound.Frontend_Latency,28.68,% Slots,,rs_events.empty_end,0.00,5.07,
12.575534333,S0-C4,Backend_Bound.Memory_Bound,19.69,% Slots,,,0.00,5.07,
12.575534333,S0-C4,Backend_Bound.Core_Bound,18.75,% Slots,,,0.00,5.07,
12.575534333,S0-C4,Retiring.Microcode_Sequencer,6.39,% Slots,,idq.ms_uops,0.00,5.34,
12.575534333,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.34,
12.575534333,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
12.575534333,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.71,% Clocks,,idq.ms_switches,0.00,5.34,
12.575534333,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
12.575534333,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
12.575534333,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,92.68,% Clocks,,,0.00,5.07,
12.575534333,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
12.575534333,S0-C5,Frontend_Bound,37.20,% Slots,,,0.00,5.07,
12.575534333,S0-C5,Backend_Bound,37.42,% Slots,,,0.00,5.07,
12.575534333,S0-C5,Frontend_Bound.Frontend_Latency,30.04,% Slots,,rs_events.empty_end,0.00,5.07,
12.575534333,S0-C5,Backend_Bound.Memory_Bound,10.86,% Slots,,,0.00,5.07,
12.575534333,S0-C5,Backend_Bound.Core_Bound,26.56,% Slots,,,0.00,5.07,<==
12.575534333,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.34,
12.575534333,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
12.575534333,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
12.575534333,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
12.575534333,S0-C6,Frontend_Bound,21.94,% Slots,,,0.00,5.07,
12.575534333,S0-C6,Bad_Speculation,24.23,% Slots,,,0.00,5.07,
12.575534333,S0-C6,Backend_Bound,16.15,% Slots,,,0.00,5.07,
12.575534333,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.25,% Slots,,,0.00,5.07,
12.575534333,S0-C6,Bad_Speculation.Branch_Mispredicts,24.16,% Slots,,br_misp_retired.all_branches,0.00,5.07,<==
12.575534333,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.06,% Core_Clocks,,,0.00,5.12,
12.575534333,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.73,% Core_Clocks,,,0.00,5.06,
12.575534333,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
12.575534333,S0-C7,Frontend_Bound,41.44,% Slots,,,0.00,5.07,
12.575534333,S0-C7,Backend_Bound,34.86,% Slots,,,0.00,5.07,
12.575534333,S0-C7,Frontend_Bound.Frontend_Latency,20.55,% Slots,,rs_events.empty_end,0.00,5.07,
12.575534333,S0-C7,Backend_Bound.Memory_Bound,15.21,% Slots,,,0.00,5.07,
12.575534333,S0-C7,Backend_Bound.Core_Bound,19.65,% Slots,,,0.00,5.07,
12.575534333,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
12.575534333,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
12.575534333,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.98,% Clocks,,,0.00,5.06,
12.575534333,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
12.575534333,S1-C0,Frontend_Bound,34.88,% Slots,,,0.00,5.07,
12.575534333,S1-C0,Backend_Bound,28.90,% Slots,,,0.00,5.07,
12.575534333,S1-C0,Retiring,18.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.575534333,S1-C0,Frontend_Bound.Frontend_Latency,29.37,% Slots,,rs_events.empty_end,0.00,5.07,<==
12.575534333,S1-C0,Backend_Bound.Memory_Bound,85.08,% Slots,,,0.00,5.07,
12.575534333,S1-C0,Retiring.Microcode_Sequencer,14.63,% Slots,,idq.ms_uops,0.00,5.34,
12.575534333,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.34,
12.575534333,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
12.575534333,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.28,% Clocks,,idq.ms_switches,0.00,5.34,
12.575534333,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
12.575534333,S1-C1,Frontend_Bound,28.97,% Slots,,,0.00,5.07,
12.575534333,S1-C1,Backend_Bound,41.02,% Slots,,,0.00,5.07,
12.575534333,S1-C1,Retiring,26.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.575534333,S1-C1,Frontend_Bound.Frontend_Latency,15.98,% Slots,,rs_events.empty_end,0.00,5.07,
12.575534333,S1-C1,Backend_Bound.Memory_Bound,16.43,% Slots,,,0.00,5.07,
12.575534333,S1-C1,Backend_Bound.Core_Bound,24.59,% Slots,,,0.00,5.07,<==
12.575534333,S1-C1,Retiring.Microcode_Sequencer,6.13,% Slots,,idq.ms_uops,0.00,5.34,
12.575534333,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
12.575534333,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.33,% Clocks,,idq.ms_switches,0.00,5.34,
12.575534333,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
12.575534333,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
12.575534333,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
12.575534333,S1-C2,Frontend_Bound,33.27,% Slots,,,0.00,5.07,
12.575534333,S1-C2,Backend_Bound,41.93,% Slots,,,0.00,5.07,
12.575534333,S1-C2,Retiring,28.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.575534333,S1-C2,Frontend_Bound.Frontend_Latency,30.10,% Slots,,rs_events.empty_end,0.00,5.07,
12.575534333,S1-C2,Backend_Bound.Memory_Bound,18.36,% Slots,,,0.00,5.07,
12.575534333,S1-C2,Backend_Bound.Core_Bound,23.57,% Slots,,,0.00,5.07,<==
12.575534333,S1-C2,Retiring.Microcode_Sequencer,8.72,% Slots,,idq.ms_uops,0.00,5.34,
12.575534333,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.34,
12.575534333,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
12.575534333,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.46,% Clocks,,idq.ms_switches,0.00,5.34,
12.575534333,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
12.575534333,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
12.575534333,S1-C3,Frontend_Bound,32.70,% Slots,,,0.00,5.07,
12.575534333,S1-C3,Backend_Bound,42.49,% Slots,,,0.00,5.07,<==
12.575534333,S1-C3,Retiring,17.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.575534333,S1-C3,Frontend_Bound.Frontend_Latency,29.32,% Slots,,rs_events.empty_end,0.00,5.07,
12.575534333,S1-C3,Backend_Bound.Memory_Bound,19.29,% Slots,,,0.00,5.07,
12.575534333,S1-C3,Backend_Bound.Core_Bound,23.20,% Slots,,,0.00,5.07,
12.575534333,S1-C3,Retiring.Microcode_Sequencer,13.49,% Slots,,idq.ms_uops,0.00,5.34,
12.575534333,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.34,
12.575534333,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
12.575534333,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.70,% Clocks,,idq.ms_switches,0.00,5.34,
12.575534333,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
12.575534333,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
12.575534333,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.08,% Clocks,,,0.00,5.07,
12.575534333,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
12.575534333,S1-C4,Frontend_Bound,23.32,% Slots,,,0.00,5.07,
12.575534333,S1-C4,Backend_Bound,48.91,% Slots,,,0.00,5.07,
12.575534333,S1-C4,Retiring,17.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.575534333,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.09,% Slots,,,0.00,5.07,
12.575534333,S1-C4,Backend_Bound.Memory_Bound,36.28,% Slots,,,0.00,5.07,
12.575534333,S1-C4,Backend_Bound.Core_Bound,12.63,% Slots,,,0.00,5.07,
12.575534333,S1-C4,Retiring.Microcode_Sequencer,13.77,% Slots,,idq.ms_uops,0.00,5.34,
12.575534333,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.61,% Clocks,,idq.ms_switches,0.00,5.34,
12.575534333,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.59,% Core_Clocks,,,0.00,5.33,
12.575534333,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
12.575534333,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
12.575534333,S1-C5,Frontend_Bound,30.37,% Slots,,,0.00,5.07,
12.575534333,S1-C5,Backend_Bound,41.03,% Slots,,,0.00,5.07,
12.575534333,S1-C5,Retiring,20.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.575534333,S1-C5,Frontend_Bound.Frontend_Latency,22.36,% Slots,,rs_events.empty_end,0.00,5.07,
12.575534333,S1-C5,Frontend_Bound.Frontend_Bandwidth,54.44,% Slots,,,0.00,5.07,
12.575534333,S1-C5,Backend_Bound.Memory_Bound,43.99,% Slots,,,0.00,5.07,<==
12.575534333,S1-C5,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.34,
12.575534333,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.34,
12.575534333,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
12.575534333,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.96,% Clocks,,idq.ms_switches,0.00,5.34,
12.575534333,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.23,% Core_Clocks,,,0.00,5.33,
12.575534333,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
12.575534333,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.575534333,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
12.575534333,S1-C6,Frontend_Bound,35.45,% Slots,,,0.00,5.07,
12.575534333,S1-C6,Backend_Bound,42.25,% Slots,,,0.00,5.07,
12.575534333,S1-C6,Retiring,17.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.575534333,S1-C6,Frontend_Bound.Frontend_Latency,48.84,% Slots,,rs_events.empty_end,0.00,5.07,
12.575534333,S1-C6,Frontend_Bound.Frontend_Bandwidth,21.05,% Slots,,,0.00,5.07,
12.575534333,S1-C6,Backend_Bound.Memory_Bound,51.81,% Slots,,,0.00,5.07,
12.575534333,S1-C6,Retiring.Microcode_Sequencer,13.75,% Slots,,idq.ms_uops,0.00,5.34,
12.575534333,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.34,
12.575534333,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
12.575534333,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.10,% Clocks,,idq.ms_switches,0.00,5.34,
12.575534333,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.53,% Core_Clocks,,,0.00,5.33,
12.575534333,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,<==
12.575534333,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
12.575534333,S1-C7,Frontend_Bound,34.64,% Slots,,,0.00,5.07,<==
12.575534333,S1-C7,Bad_Speculation,10.30,% Slots,,,0.00,5.07,
12.575534333,S1-C7,Backend_Bound,14.08,% Slots,,,0.00,5.07,
12.575534333,S1-C7,Frontend_Bound.Frontend_Latency,18.99,% Slots,,rs_events.empty_end,0.00,5.07,
12.575534333,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.80,% Slots,,,0.00,5.07,
12.575534333,S1-C7,Bad_Speculation.Branch_Mispredicts,9.98,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.575534333,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.34,
12.575534333,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
12.575534333,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.19,% Core_Clocks,,,0.00,5.33,
12.575534333,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
12.575534333,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
12.575534333,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
12.575534333,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
12.575534333,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
12.575534333,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
12.575534333,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
12.575534333,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
12.575534333,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
12.575534333,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
12.575534333,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
12.575534333,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
12.575534333,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
12.575534333,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
12.575534333,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
12.575534333,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
12.575534333,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
14.072825803,S0-C0,Frontend_Bound,20.05,% Slots,,,0.00,5.34,
14.072825803,S0-C0,Bad_Speculation,20.10,% Slots,,,0.00,5.34,
14.072825803,S0-C0,Backend_Bound,27.75,% Slots,,,0.00,5.34,
14.072825803,S0-C0,Frontend_Bound.Frontend_Latency,17.19,% Slots,,rs_events.empty_end,0.00,5.33,
14.072825803,S0-C0,Bad_Speculation.Branch_Mispredicts,19.83,% Slots,,br_misp_retired.all_branches,0.00,5.07,
14.072825803,S0-C0,Backend_Bound.Memory_Bound,24.14,% Slots,,,0.00,5.06,<==
14.072825803,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
14.072825803,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
14.072825803,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
14.072825803,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
14.072825803,S0-C1,Frontend_Bound,28.55,% Slots,,,0.00,5.34,
14.072825803,S0-C1,Bad_Speculation,15.66,% Slots,,,0.00,5.34,
14.072825803,S0-C1,Backend_Bound,24.44,% Slots,,,0.00,5.34,
14.072825803,S0-C1,Frontend_Bound.Frontend_Latency,22.15,% Slots,,rs_events.empty_end,0.00,5.33,
14.072825803,S0-C1,Bad_Speculation.Branch_Mispredicts,15.31,% Slots,,br_misp_retired.all_branches,0.00,5.07,
14.072825803,S0-C1,Backend_Bound.Memory_Bound,11.26,% Slots,,,0.00,5.07,
14.072825803,S0-C1,Backend_Bound.Core_Bound,13.18,% Slots,,,0.00,5.07,
14.072825803,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.34,
14.072825803,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
14.072825803,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
14.072825803,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
14.072825803,S0-C2,Frontend_Bound,34.41,% Slots,,,0.00,5.34,
14.072825803,S0-C2,Bad_Speculation,13.81,% Slots,,,0.00,5.34,
14.072825803,S0-C2,Backend_Bound,21.96,% Slots,,,0.00,5.34,
14.072825803,S0-C2,Frontend_Bound.Frontend_Latency,30.64,% Slots,,rs_events.empty_end,0.00,5.33,
14.072825803,S0-C2,Bad_Speculation.Branch_Mispredicts,13.59,% Slots,,br_misp_retired.all_branches,0.00,5.07,
14.072825803,S0-C2,Backend_Bound.Memory_Bound,12.04,% Slots,,,0.00,5.07,
14.072825803,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.33,
14.072825803,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
14.072825803,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
14.072825803,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
14.072825803,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
14.072825803,S0-C3,Frontend_Bound,30.43,% Slots,,,0.00,5.34,
14.072825803,S0-C3,Bad_Speculation,18.26,% Slots,,,0.00,5.34,
14.072825803,S0-C3,Backend_Bound,23.19,% Slots,,,0.00,5.34,
14.072825803,S0-C3,Frontend_Bound.Frontend_Latency,27.18,% Slots,,rs_events.empty_end,0.00,5.33,
14.072825803,S0-C3,Bad_Speculation.Branch_Mispredicts,18.07,% Slots,,br_misp_retired.all_branches,0.00,5.07,
14.072825803,S0-C3,Backend_Bound.Core_Bound,14.32,% Slots,,,0.00,5.07,
14.072825803,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.34,
14.072825803,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
14.072825803,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
14.072825803,S0-C4,Frontend_Bound,28.72,% Slots,,,0.00,5.34,
14.072825803,S0-C4,Bad_Speculation,16.10,% Slots,,,0.00,5.34,
14.072825803,S0-C4,Backend_Bound,22.82,% Slots,,,0.00,5.34,
14.072825803,S0-C4,Retiring,24.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
14.072825803,S0-C4,Frontend_Bound.Frontend_Latency,39.23,% Slots,,rs_events.empty_end,0.00,5.33,
14.072825803,S0-C4,Bad_Speculation.Branch_Mispredicts,15.91,% Slots,,br_misp_retired.all_branches,0.00,5.07,
14.072825803,S0-C4,Backend_Bound.Memory_Bound,20.32,% Slots,,,0.00,5.08,
14.072825803,S0-C4,Retiring.Microcode_Sequencer,1.92,% Slots,,idq.ms_uops,0.00,5.33,
14.072825803,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,0.00,5.34,
14.072825803,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
14.072825803,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.42,% Clocks,,idq.ms_switches,0.00,5.34,
14.072825803,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
14.072825803,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
14.072825803,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
14.072825803,S0-C5,Frontend_Bound,28.17,% Slots,,,0.00,5.34,
14.072825803,S0-C5,Bad_Speculation,18.39,% Slots,,,0.00,5.34,
14.072825803,S0-C5,Backend_Bound,23.90,% Slots,,,0.00,5.34,
14.072825803,S0-C5,Frontend_Bound.Frontend_Latency,27.37,% Slots,,rs_events.empty_end,0.00,5.33,
14.072825803,S0-C5,Bad_Speculation.Branch_Mispredicts,18.24,% Slots,,br_misp_retired.all_branches,0.00,5.07,
14.072825803,S0-C5,Backend_Bound.Core_Bound,14.49,% Slots,,,0.00,5.08,
14.072825803,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.22,% Clocks,,,0.00,5.34,
14.072825803,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
14.072825803,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
14.072825803,S0-C6,Frontend_Bound,24.13,% Slots,,,0.00,5.34,
14.072825803,S0-C6,Bad_Speculation,17.05,% Slots,,,0.00,5.34,
14.072825803,S0-C6,Backend_Bound,20.86,% Slots,,,0.00,5.34,
14.072825803,S0-C6,Frontend_Bound.Frontend_Latency,21.12,% Slots,,rs_events.empty_end,0.00,5.33,
14.072825803,S0-C6,Bad_Speculation.Branch_Mispredicts,16.81,% Slots,,br_misp_retired.all_branches,0.00,5.07,
14.072825803,S0-C6,Backend_Bound.Core_Bound,10.96,% Slots,,,0.00,5.07,
14.072825803,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.04,% Clocks,,,0.00,5.34,
14.072825803,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
14.072825803,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
14.072825803,S0-C7,Frontend_Bound,28.94,% Slots,,,0.00,5.33,
14.072825803,S0-C7,Bad_Speculation,14.95,% Slots,,,0.00,5.33,
14.072825803,S0-C7,Backend_Bound,22.96,% Slots,,,0.00,5.33,
14.072825803,S0-C7,Frontend_Bound.Frontend_Latency,26.67,% Slots,,rs_events.empty_end,0.00,5.33,
14.072825803,S0-C7,Bad_Speculation.Branch_Mispredicts,14.75,% Slots,,br_misp_retired.all_branches,0.00,5.08,
14.072825803,S0-C7,Backend_Bound.Memory_Bound,17.74,% Slots,,,0.00,5.08,
14.072825803,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
14.072825803,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
14.072825803,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
14.072825803,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
14.072825803,S1-C0,Frontend_Bound,38.84,% Slots,,,0.00,5.34,
14.072825803,S1-C0,Bad_Speculation,12.24,% Slots,,,0.00,5.34,
14.072825803,S1-C0,Backend_Bound,24.84,% Slots,,,0.00,5.34,
14.072825803,S1-C0,Frontend_Bound.Frontend_Latency,33.04,% Slots,,rs_events.empty_end,0.00,5.33,
14.072825803,S1-C0,Bad_Speculation.Branch_Mispredicts,11.25,% Slots,,br_misp_retired.all_branches,0.00,5.07,
14.072825803,S1-C0,Backend_Bound.Memory_Bound,68.61,% Slots,,,0.00,5.07,
14.072825803,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
14.072825803,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
14.072825803,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
14.072825803,S1-C1,Frontend_Bound,29.22,% Slots,,,0.00,5.33,
14.072825803,S1-C1,Bad_Speculation,12.55,% Slots,,,0.00,5.33,
14.072825803,S1-C1,Backend_Bound,24.91,% Slots,,,0.00,5.33,
14.072825803,S1-C1,Frontend_Bound.Frontend_Latency,23.98,% Slots,,rs_events.empty_end,0.00,5.33,
14.072825803,S1-C1,Bad_Speculation.Branch_Mispredicts,12.36,% Slots,,br_misp_retired.all_branches,0.00,5.07,
14.072825803,S1-C1,Backend_Bound.Memory_Bound,16.13,% Slots,,,0.00,5.07,
14.072825803,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.33,
14.072825803,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
14.072825803,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
14.072825803,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
14.072825803,S1-C2,Frontend_Bound,29.27,% Slots,,,0.00,5.34,<==
14.072825803,S1-C2,Bad_Speculation,17.34,% Slots,,,0.00,5.34,
14.072825803,S1-C2,Backend_Bound,20.10,% Slots,,,0.00,5.34,
14.072825803,S1-C2,Bad_Speculation.Branch_Mispredicts,17.19,% Slots,,br_misp_retired.all_branches,0.00,5.07,
14.072825803,S1-C2,Backend_Bound.Memory_Bound,14.99,% Slots,,,0.00,5.07,
14.072825803,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
14.072825803,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
14.072825803,S1-C3,Frontend_Bound,21.95,% Slots,,,0.00,5.34,
14.072825803,S1-C3,Backend_Bound,46.82,% Slots,,,0.00,5.34,
14.072825803,S1-C3,Backend_Bound.Memory_Bound,11.55,% Slots,,,0.00,5.07,
14.072825803,S1-C3,Backend_Bound.Core_Bound,35.27,% Slots,,,0.00,5.07,
14.072825803,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
14.072825803,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.49,% Clocks,,,0.00,5.34,<==
14.072825803,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
14.072825803,S1-C4,Backend_Bound,76.96,% Slots,,,0.00,5.34,
14.072825803,S1-C4,Retiring,21.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
14.072825803,S1-C4,Backend_Bound.Memory_Bound,15.97,% Slots,,,0.00,5.07,
14.072825803,S1-C4,Backend_Bound.Core_Bound,60.99,% Slots,,,0.00,5.07,<==
14.072825803,S1-C4,Retiring.Microcode_Sequencer,8.59,% Slots,,idq.ms_uops,0.00,5.33,
14.072825803,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.28,% Clocks,,idq.ms_switches,0.00,5.34,
14.072825803,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
14.072825803,S1-C5,Frontend_Bound,33.59,% Slots,,,0.00,5.34,<==
14.072825803,S1-C5,Bad_Speculation,19.56,% Slots,,,0.00,5.34,
14.072825803,S1-C5,Backend_Bound,22.15,% Slots,,,0.00,5.34,
14.072825803,S1-C5,Bad_Speculation.Branch_Mispredicts,19.35,% Slots,,br_misp_retired.all_branches,0.00,5.07,
14.072825803,S1-C5,Backend_Bound.Core_Bound,16.52,% Slots,,,0.00,5.07,
14.072825803,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
14.072825803,S1-C6,Frontend_Bound,32.80,% Slots,,,0.00,5.34,
14.072825803,S1-C6,Bad_Speculation,22.40,% Slots,,,0.00,5.34,
14.072825803,S1-C6,Backend_Bound,16.40,% Slots,,,0.00,5.34,
14.072825803,S1-C6,Retiring,36.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
14.072825803,S1-C6,Frontend_Bound.Frontend_Latency,15.58,% Slots,,rs_events.empty_end,0.00,5.34,
14.072825803,S1-C6,Frontend_Bound.Frontend_Bandwidth,21.76,% Slots,,,0.00,5.33,
14.072825803,S1-C6,Bad_Speculation.Branch_Mispredicts,21.58,% Slots,,br_misp_retired.all_branches,0.00,5.07,
14.072825803,S1-C6,Retiring.Microcode_Sequencer,1.18,% Slots,,idq.ms_uops,0.00,5.33,<==
14.072825803,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.64,% Clocks,,,0.00,5.34,
14.072825803,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
14.072825803,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.86,% Clocks,,idq.ms_switches,0.00,5.34,
14.072825803,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.25,% Core_Clocks,,,0.00,5.07,
14.072825803,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.16,% Core_Clocks,,,0.00,5.34,
14.072825803,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
14.072825803,S1-C7,Frontend_Bound,32.52,% Slots,,,0.00,5.34,<==
14.072825803,S1-C7,Bad_Speculation,10.76,% Slots,,,0.00,5.34,
14.072825803,S1-C7,Backend_Bound,14.86,% Slots,,,0.00,5.34,
14.072825803,S1-C7,Frontend_Bound.Frontend_Latency,16.89,% Slots,,rs_events.empty_end,0.00,5.33,
14.072825803,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.33,
14.072825803,S1-C7,Bad_Speculation.Branch_Mispredicts,10.45,% Slots,,br_misp_retired.all_branches,0.00,5.07,
14.072825803,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.34,
14.072825803,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
14.072825803,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.49,% Core_Clocks,,,0.00,5.07,
14.072825803,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
14.072825803,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
14.072825803,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
14.072825803,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
14.072825803,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
14.072825803,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
14.072825803,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
14.072825803,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
14.072825803,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
14.072825803,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
14.072825803,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
14.072825803,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
14.072825803,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
14.072825803,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
14.072825803,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
14.072825803,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
14.072825803,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
15.583873176,S0-C0,Backend_Bound,53.22,% Slots,,,0.00,5.32,
15.583873176,S0-C0,Backend_Bound.Memory_Bound,55.27,% Slots,,,0.00,5.31,
15.583873176,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.06,<==
15.583873176,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
15.583873176,S0-C1,Frontend_Bound,32.53,% Slots,,,0.00,5.32,
15.583873176,S0-C1,Backend_Bound,32.76,% Slots,,,0.00,5.32,
15.583873176,S0-C1,Retiring,32.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
15.583873176,S0-C1,Frontend_Bound.Frontend_Latency,21.49,% Slots,,rs_events.empty_end,0.00,5.31,
15.583873176,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.77,% Slots,,,0.00,5.31,
15.583873176,S0-C1,Backend_Bound.Memory_Bound,13.59,% Slots,,,0.00,5.31,
15.583873176,S0-C1,Backend_Bound.Core_Bound,19.17,% Slots,,,0.00,5.31,<==
15.583873176,S0-C1,Retiring.Microcode_Sequencer,4.48,% Slots,,idq.ms_uops,0.00,5.15,
15.583873176,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
15.583873176,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.98,% Clocks,,idq.ms_switches,0.00,5.12,
15.583873176,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.95,% Core_Clocks,,,0.00,5.3,
15.583873176,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.06,
15.583873176,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
15.583873176,S0-C2,Frontend_Bound,20.83,% Slots,,,0.00,5.32,
15.583873176,S0-C2,Backend_Bound,48.85,% Slots,,,0.00,5.32,
15.583873176,S0-C2,Retiring,28.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
15.583873176,S0-C2,Frontend_Bound.Frontend_Latency,23.13,% Slots,,rs_events.empty_end,0.00,5.31,
15.583873176,S0-C2,Backend_Bound.Core_Bound,86.01,% Slots,,,0.00,5.31,<==
15.583873176,S0-C2,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.15,
15.583873176,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
15.583873176,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.48,% Clocks,,idq.ms_switches,0.00,5.12,
15.583873176,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
15.583873176,S0-C3,Bad_Speculation,11.42,% Slots,,,0.00,5.32,
15.583873176,S0-C3,Bad_Speculation.Branch_Mispredicts,11.22,% Slots,,br_misp_retired.all_branches,0.00,5.31,
15.583873176,S0-C3,Backend_Bound,34.82,% Slots,,,0.00,5.32,
15.583873176,S0-C3,Backend_Bound.Memory_Bound,20.93,% Slots,,,0.00,5.31,
15.583873176,S0-C3,Backend_Bound.Core_Bound,13.89,% Slots,,,0.00,5.31,
15.583873176,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
15.583873176,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
15.583873176,S0-C4,Frontend_Bound,27.31,% Slots,,,0.00,5.32,
15.583873176,S0-C4,Bad_Speculation,14.95,% Slots,,,0.00,5.32,
15.583873176,S0-C4,Backend_Bound,26.11,% Slots,,,0.00,5.32,
15.583873176,S0-C4,Frontend_Bound.Frontend_Bandwidth,19.20,% Slots,,,0.00,5.31,<==
15.583873176,S0-C4,Bad_Speculation.Branch_Mispredicts,14.75,% Slots,,br_misp_retired.all_branches,0.00,5.32,
15.583873176,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.51,% Core_Clocks,,,0.00,5.3,
15.583873176,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.46,% Core_Clocks,,,0.00,5.31,
15.583873176,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.06,
15.583873176,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
15.583873176,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
15.583873176,S0-C5,Frontend_Bound,27.50,% Slots,,,0.00,5.32,
15.583873176,S0-C5,Backend_Bound,36.51,% Slots,,,0.00,5.32,
15.583873176,S0-C5,Retiring,28.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
15.583873176,S0-C5,Frontend_Bound.Frontend_Latency,22.17,% Slots,,rs_events.empty_end,0.00,5.32,
15.583873176,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.14,% Slots,,,0.00,5.31,
15.583873176,S0-C5,Backend_Bound.Memory_Bound,23.53,% Slots,,,0.00,5.32,<==
15.583873176,S0-C5,Backend_Bound.Core_Bound,12.98,% Slots,,,0.00,5.32,
15.583873176,S0-C5,Retiring.Microcode_Sequencer,3.61,% Slots,,idq.ms_uops,0.00,5.15,
15.583873176,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.17,
15.583873176,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
15.583873176,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.34,% Clocks,,idq.ms_switches,0.00,5.12,
15.583873176,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.81,% Core_Clocks,,,0.00,5.31,
15.583873176,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.84,% Core_Clocks,,,0.00,5.31,
15.583873176,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
15.583873176,S0-C6,Frontend_Bound,27.59,% Slots,,,0.00,5.32,
15.583873176,S0-C6,Bad_Speculation,12.49,% Slots,,,0.00,5.32,
15.583873176,S0-C6,Backend_Bound,30.91,% Slots,,,0.00,5.32,<==
15.583873176,S0-C6,Frontend_Bound.Frontend_Bandwidth,47.13,% Slots,,,0.00,5.31,
15.583873176,S0-C6,Bad_Speculation.Branch_Mispredicts,11.46,% Slots,,br_misp_retired.all_branches,0.00,5.32,
15.583873176,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.89,% Core_Clocks,,,0.00,5.3,
15.583873176,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
15.583873176,S0-C7,Frontend_Bound,25.35,% Slots,,,0.00,5.32,
15.583873176,S0-C7,Backend_Bound,40.81,% Slots,,,0.00,5.32,
15.583873176,S0-C7,Retiring,33.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
15.583873176,S0-C7,Frontend_Bound.Frontend_Latency,42.08,% Slots,,rs_events.empty_end,0.00,5.32,
15.583873176,S0-C7,Retiring.Microcode_Sequencer,3.46,% Slots,,idq.ms_uops,0.00,5.16,
15.583873176,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
15.583873176,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.28,% Clocks,,idq.ms_switches,0.00,5.13,
15.583873176,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.06,
15.583873176,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
15.583873176,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
15.583873176,S1-C0,Frontend_Bound,27.77,% Slots,,,0.00,5.32,
15.583873176,S1-C0,Bad_Speculation,14.14,% Slots,,,0.00,5.32,
15.583873176,S1-C0,Backend_Bound,27.37,% Slots,,,0.00,5.32,
15.583873176,S1-C0,Frontend_Bound.Frontend_Latency,21.14,% Slots,,rs_events.empty_end,0.00,5.31,
15.583873176,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.39,% Slots,,,0.00,5.31,
15.583873176,S1-C0,Bad_Speculation.Branch_Mispredicts,13.92,% Slots,,br_misp_retired.all_branches,0.00,5.31,
15.583873176,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
15.583873176,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.17,% Core_Clocks,,,0.00,5.31,
15.583873176,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.17,% Core_Clocks,,,0.00,5.31,
15.583873176,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
15.583873176,S1-C1,Frontend_Bound,37.29,% Slots,,,0.00,5.32,<==
15.583873176,S1-C1,Bad_Speculation,14.96,% Slots,,,0.00,5.32,
15.583873176,S1-C1,Backend_Bound,24.43,% Slots,,,0.00,5.32,
15.583873176,S1-C1,Bad_Speculation.Branch_Mispredicts,14.41,% Slots,,br_misp_retired.all_branches,0.00,5.31,
15.583873176,S1-C1,Backend_Bound.Core_Bound,17.84,% Slots,,,0.00,5.31,
15.583873176,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
15.583873176,S1-C2,Frontend_Bound,30.11,% Slots,,,0.00,5.32,
15.583873176,S1-C2,Bad_Speculation,16.97,% Slots,,,0.00,5.32,
15.583873176,S1-C2,Backend_Bound,21.83,% Slots,,,0.00,5.32,
15.583873176,S1-C2,Retiring,26.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
15.583873176,S1-C2,Frontend_Bound.Frontend_Latency,15.27,% Slots,,rs_events.empty_end,0.00,5.31,
15.583873176,S1-C2,Frontend_Bound.Frontend_Bandwidth,101.64,% Slots,,,0.00,5.31,
15.583873176,S1-C2,Bad_Speculation.Branch_Mispredicts,16.66,% Slots,,br_misp_retired.all_branches,0.00,5.32,
15.583873176,S1-C2,Backend_Bound.Memory_Bound,12.04,% Slots,,,0.00,5.31,
15.583873176,S1-C2,Retiring.Microcode_Sequencer,9.00,% Slots,,idq.ms_uops,0.00,5.16,
15.583873176,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.17,
15.583873176,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
15.583873176,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.99,% Clocks,,idq.ms_switches,0.00,5.12,
15.583873176,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.67,% Core_Clocks,,,0.00,5.3,<==
15.583873176,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
15.583873176,S1-C3,Backend_Bound,58.40,% Slots,,,0.00,5.32,
15.583873176,S1-C3,Backend_Bound.Memory_Bound,18.43,% Slots,,,0.00,5.31,
15.583873176,S1-C3,Backend_Bound.Core_Bound,39.97,% Slots,,,0.00,5.31,
15.583873176,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.06,
15.583873176,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.07,% Clocks,,,0.00,5.3,<==
15.583873176,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
15.583873176,S1-C4,Frontend_Bound,30.77,% Slots,,,0.00,5.32,
15.583873176,S1-C4,Bad_Speculation,17.24,% Slots,,,0.00,5.32,
15.583873176,S1-C4,Backend_Bound,25.67,% Slots,,,0.00,5.32,
15.583873176,S1-C4,Retiring,24.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
15.583873176,S1-C4,Frontend_Bound.Frontend_Latency,26.77,% Slots,,rs_events.empty_end,0.00,5.31,
15.583873176,S1-C4,Bad_Speculation.Branch_Mispredicts,17.00,% Slots,,br_misp_retired.all_branches,0.00,5.32,
15.583873176,S1-C4,Backend_Bound.Memory_Bound,10.93,% Slots,,,0.00,5.31,
15.583873176,S1-C4,Backend_Bound.Core_Bound,14.74,% Slots,,,0.00,5.31,
15.583873176,S1-C4,Retiring.Microcode_Sequencer,3.76,% Slots,,idq.ms_uops,0.00,5.17,
15.583873176,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
15.583873176,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.65,% Clocks,,idq.ms_switches,0.00,5.13,
15.583873176,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
15.583873176,S1-C5,Frontend_Bound,34.14,% Slots,,,0.00,5.32,
15.583873176,S1-C5,Bad_Speculation,14.26,% Slots,,,0.00,5.32,
15.583873176,S1-C5,Backend_Bound,23.80,% Slots,,,0.00,5.32,
15.583873176,S1-C5,Frontend_Bound.Frontend_Latency,23.22,% Slots,,rs_events.empty_end,0.00,5.31,
15.583873176,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.70,% Slots,,,0.00,5.31,
15.583873176,S1-C5,Bad_Speculation.Branch_Mispredicts,14.09,% Slots,,br_misp_retired.all_branches,0.00,5.32,
15.583873176,S1-C5,Backend_Bound.Memory_Bound,12.67,% Slots,,,0.00,5.31,
15.583873176,S1-C5,Backend_Bound.Core_Bound,11.13,% Slots,,,0.00,5.31,
15.583873176,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.18,
15.583873176,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
15.583873176,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.51,% Core_Clocks,,,0.00,5.3,
15.583873176,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.48,% Core_Clocks,,,0.00,5.31,
15.583873176,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.05,
15.583873176,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
15.583873176,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
15.583873176,S1-C6,Frontend_Bound,29.07,% Slots,,,0.00,5.32,
15.583873176,S1-C6,Bad_Speculation,11.21,% Slots,,,0.00,5.32,
15.583873176,S1-C6,Backend_Bound,30.47,% Slots,,,0.00,5.32,
15.583873176,S1-C6,Frontend_Bound.Frontend_Latency,24.65,% Slots,,rs_events.empty_end,0.00,5.31,
15.583873176,S1-C6,Bad_Speculation.Branch_Mispredicts,10.99,% Slots,,br_misp_retired.all_branches,0.00,5.32,
15.583873176,S1-C6,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.31,
15.583873176,S1-C6,Backend_Bound.Core_Bound,20.08,% Slots,,,0.00,5.31,<==
15.583873176,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.18,
15.583873176,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
15.583873176,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
15.583873176,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
15.583873176,S1-C7,Frontend_Bound,33.53,% Slots,,,0.00,5.32,<==
15.583873176,S1-C7,Backend_Bound,15.10,% Slots,,,0.00,5.32,
15.583873176,S1-C7,Frontend_Bound.Frontend_Latency,17.37,% Slots,,rs_events.empty_end,0.00,5.31,
15.583873176,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.61,% Slots,,,0.00,5.32,
15.583873176,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.18,
15.583873176,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
15.583873176,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.79,% Core_Clocks,,,0.00,5.3,
15.583873176,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
15.583873176,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
15.583873176,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
15.583873176,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
15.583873176,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
15.583873176,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
15.583873176,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
15.583873176,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
15.583873176,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
15.583873176,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
15.583873176,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
15.583873176,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
15.583873176,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
15.583873176,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
15.583873176,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
15.583873176,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
15.583873176,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
17.077197446,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.07,% Slots,,,0.00,5.07,
17.077197446,S0-C0,Bad_Speculation.Branch_Mispredicts,15.77,% Slots,,br_misp_retired.all_branches,0.00,5.33,
17.077197446,S0-C0,Backend_Bound.Memory_Bound,30.81,% Slots,,,0.00,5.33,
17.077197446,S0-C0,Bad_Speculation,15.99,% Slots,,,0.00,5.33,
17.077197446,S0-C0,Backend_Bound,35.06,% Slots,,,0.00,5.33,
17.077197446,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.72,% Core_Clocks,,,0.00,5.35,
17.077197446,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.13,% Core_Clocks,,,0.00,5.29,
17.077197446,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
17.077197446,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
17.077197446,S0-C1,Frontend_Bound,26.37,% Slots,,,0.00,5.33,
17.077197446,S0-C1,Bad_Speculation,14.39,% Slots,,,0.00,5.33,
17.077197446,S0-C1,Backend_Bound,35.01,% Slots,,,0.00,5.33,
17.077197446,S0-C1,Retiring,16.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
17.077197446,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.73,% Slots,,,0.00,5.07,
17.077197446,S0-C1,Bad_Speculation.Branch_Mispredicts,14.06,% Slots,,br_misp_retired.all_branches,0.00,5.33,
17.077197446,S0-C1,Backend_Bound.Memory_Bound,33.76,% Slots,,,0.00,5.33,
17.077197446,S0-C1,Retiring.Microcode_Sequencer,6.69,% Slots,,idq.ms_uops,0.00,5.07,
17.077197446,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.48,% Clocks,,idq.ms_switches,0.00,5.09,
17.077197446,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.17,% Core_Clocks,,,0.00,5.34,
17.077197446,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.78,% Core_Clocks,,,0.00,5.29,
17.077197446,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,20.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
17.077197446,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
17.077197446,S0-C2,Frontend_Bound,29.53,% Slots,,,0.00,5.33,
17.077197446,S0-C2,Bad_Speculation,11.72,% Slots,,,0.00,5.33,
17.077197446,S0-C2,Backend_Bound,32.75,% Slots,,,0.00,5.33,
17.077197446,S0-C2,Frontend_Bound.Frontend_Latency,21.55,% Slots,,rs_events.empty_end,0.00,5.33,
17.077197446,S0-C2,Bad_Speculation.Branch_Mispredicts,11.57,% Slots,,br_misp_retired.all_branches,0.00,5.33,
17.077197446,S0-C2,Backend_Bound.Memory_Bound,23.95,% Slots,,,0.00,5.33,<==
17.077197446,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.08,
17.077197446,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
17.077197446,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
17.077197446,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
17.077197446,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
17.077197446,S0-C3,Bad_Speculation,14.84,% Slots,,,0.00,5.34,
17.077197446,S0-C3,Bad_Speculation.Branch_Mispredicts,14.64,% Slots,,br_misp_retired.all_branches,0.00,5.34,
17.077197446,S0-C3,Backend_Bound,36.12,% Slots,,,0.00,5.34,
17.077197446,S0-C3,Backend_Bound.Memory_Bound,24.21,% Slots,,,0.00,5.34,
17.077197446,S0-C3,Backend_Bound.Core_Bound,11.91,% Slots,,,0.00,5.34,
17.077197446,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,<==
17.077197446,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
17.077197446,S0-C4,Backend_Bound,47.53,% Slots,,,0.00,5.34,
17.077197446,S0-C4,Backend_Bound.Memory_Bound,26.43,% Slots,,,0.00,5.34,
17.077197446,S0-C4,Backend_Bound.Core_Bound,21.10,% Slots,,,0.00,5.34,
17.077197446,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
17.077197446,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
17.077197446,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
17.077197446,S0-C5,Bad_Speculation,14.59,% Slots,,,0.00,5.34,
17.077197446,S0-C5,Bad_Speculation.Branch_Mispredicts,14.45,% Slots,,br_misp_retired.all_branches,0.00,5.34,
17.077197446,S0-C5,Backend_Bound,44.33,% Slots,,,0.00,5.34,
17.077197446,S0-C5,Backend_Bound.Memory_Bound,29.10,% Slots,,,0.00,5.34,
17.077197446,S0-C5,Backend_Bound.Core_Bound,15.23,% Slots,,,0.00,5.34,
17.077197446,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
17.077197446,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
17.077197446,S0-C6,Frontend_Bound,32.36,% Slots,,,0.00,5.34,
17.077197446,S0-C6,Backend_Bound,30.17,% Slots,,,0.00,5.34,
17.077197446,S0-C6,Frontend_Bound.Frontend_Latency,18.71,% Slots,,rs_events.empty_end,0.00,5.34,
17.077197446,S0-C6,Frontend_Bound.Frontend_Bandwidth,35.41,% Slots,,,0.00,5.07,<==
17.077197446,S0-C6,Backend_Bound.Memory_Bound,21.97,% Slots,,,0.00,5.34,
17.077197446,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.08,
17.077197446,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
17.077197446,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
17.077197446,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
17.077197446,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
17.077197446,S0-C7,Backend_Bound,57.31,% Slots,,,0.00,5.33,
17.077197446,S0-C7,Backend_Bound.Memory_Bound,46.64,% Slots,,,0.00,5.33,
17.077197446,S0-C7,Backend_Bound.Core_Bound,10.67,% Slots,,,0.00,5.33,
17.077197446,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,22.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
17.077197446,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
17.077197446,S1-C0,Frontend_Bound,33.59,% Slots,,,0.00,5.33,
17.077197446,S1-C0,Bad_Speculation,13.01,% Slots,,,0.00,5.33,
17.077197446,S1-C0,Backend_Bound,25.61,% Slots,,,0.00,5.33,
17.077197446,S1-C0,Frontend_Bound.Frontend_Latency,21.51,% Slots,,rs_events.empty_end,0.00,5.33,
17.077197446,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.36,% Slots,,,0.00,5.07,
17.077197446,S1-C0,Bad_Speculation.Branch_Mispredicts,12.87,% Slots,,br_misp_retired.all_branches,0.00,5.33,
17.077197446,S1-C0,Backend_Bound.Memory_Bound,14.87,% Slots,,,0.00,5.33,
17.077197446,S1-C0,Backend_Bound.Core_Bound,10.74,% Slots,,,0.00,5.33,
17.077197446,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.08,
17.077197446,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
17.077197446,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.28,% Core_Clocks,,,0.00,5.36,
17.077197446,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.50,% Core_Clocks,,,0.00,5.3,
17.077197446,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
17.077197446,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
17.077197446,S1-C1,Frontend_Bound,25.57,% Slots,,,0.00,5.34,
17.077197446,S1-C1,Backend_Bound,38.57,% Slots,,,0.00,5.34,<==
17.077197446,S1-C1,Frontend_Bound.Frontend_Latency,19.10,% Slots,,rs_events.empty_end,0.00,5.34,
17.077197446,S1-C1,Backend_Bound.Memory_Bound,19.16,% Slots,,,0.00,5.34,
17.077197446,S1-C1,Backend_Bound.Core_Bound,19.41,% Slots,,,0.00,5.34,
17.077197446,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.99,% Clocks,,,0.00,5.08,
17.077197446,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
17.077197446,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
17.077197446,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
17.077197446,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.59,% Clocks,,,0.00,5.09,
17.077197446,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
17.077197446,S1-C2,Frontend_Bound,28.98,% Slots,,,0.00,5.33,<==
17.077197446,S1-C2,Bad_Speculation,15.69,% Slots,,,0.00,5.33,
17.077197446,S1-C2,Backend_Bound,28.72,% Slots,,,0.00,5.33,
17.077197446,S1-C2,Frontend_Bound.Frontend_Latency,20.51,% Slots,,rs_events.empty_end,0.00,5.33,
17.077197446,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.75,% Slots,,,0.00,5.07,
17.077197446,S1-C2,Bad_Speculation.Branch_Mispredicts,15.55,% Slots,,br_misp_retired.all_branches,0.00,5.33,
17.077197446,S1-C2,Backend_Bound.Memory_Bound,18.94,% Slots,,,0.00,5.33,
17.077197446,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.08,
17.077197446,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
17.077197446,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.92,% Core_Clocks,,,0.00,5.35,
17.077197446,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.95,% Core_Clocks,,,0.00,5.29,
17.077197446,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
17.077197446,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
17.077197446,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
17.077197446,S1-C3,Frontend_Bound,22.97,% Slots,,,0.00,5.33,
17.077197446,S1-C3,Bad_Speculation,19.83,% Slots,,,0.00,5.33,
17.077197446,S1-C3,Backend_Bound,22.10,% Slots,,,0.00,5.33,
17.077197446,S1-C3,Frontend_Bound.Frontend_Bandwidth,21.16,% Slots,,,0.00,5.08,<==
17.077197446,S1-C3,Bad_Speculation.Branch_Mispredicts,19.61,% Slots,,br_misp_retired.all_branches,0.00,5.33,
17.077197446,S1-C3,Backend_Bound.Memory_Bound,14.54,% Slots,,,0.00,5.33,
17.077197446,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.32,% Core_Clocks,,,0.00,5.36,
17.077197446,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.08,% Core_Clocks,,,0.00,5.3,
17.077197446,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
17.077197446,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
17.077197446,S1-C4,Frontend_Bound.Frontend_Bandwidth,18.85,% Slots,,,0.00,5.07,
17.077197446,S1-C4,Bad_Speculation.Branch_Mispredicts,12.02,% Slots,,br_misp_retired.all_branches,0.00,5.33,
17.077197446,S1-C4,Backend_Bound.Memory_Bound,12.58,% Slots,,,0.00,5.33,
17.077197446,S1-C4,Backend_Bound.Core_Bound,23.72,% Slots,,,0.00,5.33,<==
17.077197446,S1-C4,Bad_Speculation,12.21,% Slots,,,0.00,5.33,
17.077197446,S1-C4,Backend_Bound,36.30,% Slots,,,0.00,5.33,
17.077197446,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.77,% Core_Clocks,,,0.00,5.35,
17.077197446,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.23,% Core_Clocks,,,0.00,5.3,
17.077197446,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
17.077197446,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
17.077197446,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
17.077197446,S1-C5,Backend_Bound,67.55,% Slots,,,0.00,5.33,
17.077197446,S1-C5,Retiring,16.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
17.077197446,S1-C5,Backend_Bound.Memory_Bound,75.28,% Slots,,,0.00,5.33,
17.077197446,S1-C5,Retiring.Microcode_Sequencer,7.79,% Slots,,idq.ms_uops,0.00,5.08,
17.077197446,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.15,% Clocks,,idq.ms_switches,0.00,5.08,
17.077197446,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,21.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
17.077197446,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
17.077197446,S1-C6,Bad_Speculation,16.93,% Slots,,,0.00,5.33,
17.077197446,S1-C6,Bad_Speculation.Branch_Mispredicts,16.73,% Slots,,br_misp_retired.all_branches,0.00,5.33,
17.077197446,S1-C6,Backend_Bound,30.95,% Slots,,,0.00,5.33,<==
17.077197446,S1-C6,Backend_Bound.Memory_Bound,16.44,% Slots,,,0.00,5.33,
17.077197446,S1-C6,Backend_Bound.Core_Bound,14.52,% Slots,,,0.00,5.33,
17.077197446,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
17.077197446,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
17.077197446,S1-C7,Frontend_Bound,31.97,% Slots,,,0.00,5.33,<==
17.077197446,S1-C7,Bad_Speculation,11.17,% Slots,,,0.00,5.33,
17.077197446,S1-C7,Backend_Bound,15.02,% Slots,,,0.00,5.33,
17.077197446,S1-C7,Frontend_Bound.Frontend_Latency,17.49,% Slots,,rs_events.empty_end,0.00,5.33,
17.077197446,S1-C7,Frontend_Bound.Frontend_Bandwidth,21.29,% Slots,,,0.00,5.07,
17.077197446,S1-C7,Bad_Speculation.Branch_Mispredicts,10.79,% Slots,,br_misp_retired.all_branches,0.00,5.33,
17.077197446,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.09,
17.077197446,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
17.077197446,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.22,% Core_Clocks,,,0.00,5.35,
17.077197446,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
17.077197446,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
17.077197446,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
17.077197446,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
17.077197446,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
17.077197446,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
17.077197446,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
17.077197446,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
17.077197446,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
17.077197446,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
17.077197446,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
17.077197446,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
17.077197446,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
17.077197446,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
17.077197446,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
17.077197446,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
17.077197446,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
18.579311296,S0-C0,Bad_Speculation,14.11,% Slots,,,0.00,5.06,
18.579311296,S0-C0,Bad_Speculation.Branch_Mispredicts,14.01,% Slots,,br_misp_retired.all_branches,0.00,5.06,
18.579311296,S0-C0,Backend_Bound,43.54,% Slots,,,0.00,5.06,<==
18.579311296,S0-C0,Backend_Bound.Memory_Bound,21.34,% Slots,,,0.00,5.06,
18.579311296,S0-C0,Backend_Bound.Core_Bound,22.21,% Slots,,,0.00,5.06,
18.579311296,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.80,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.66,
18.579311296,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
18.579311296,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.10,% Clocks,,,0.00,5.19,
18.579311296,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
18.579311296,S0-C1,Frontend_Bound,21.89,% Slots,,,0.00,5.06,
18.579311296,S0-C1,Bad_Speculation,20.19,% Slots,,,0.00,5.06,
18.579311296,S0-C1,Backend_Bound,21.99,% Slots,,,0.00,5.06,
18.579311296,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.26,% Slots,,,0.00,5.06,
18.579311296,S0-C1,Bad_Speculation.Branch_Mispredicts,19.65,% Slots,,br_misp_retired.all_branches,0.00,5.06,
18.579311296,S0-C1,Backend_Bound.Memory_Bound,12.94,% Slots,,,0.00,5.06,<==
18.579311296,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.84,% Core_Clocks,,,0.00,5.06,
18.579311296,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.20,% Core_Clocks,,,0.00,5.07,
18.579311296,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
18.579311296,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
18.579311296,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
18.579311296,S0-C2,Bad_Speculation,19.06,% Slots,,,0.00,5.06,
18.579311296,S0-C2,Bad_Speculation.Branch_Mispredicts,18.89,% Slots,,br_misp_retired.all_branches,0.00,5.06,
18.579311296,S0-C2,Backend_Bound,30.86,% Slots,,,0.00,5.06,
18.579311296,S0-C2,Backend_Bound.Memory_Bound,19.37,% Slots,,,0.00,5.06,
18.579311296,S0-C2,Backend_Bound.Core_Bound,11.49,% Slots,,,0.00,5.06,
18.579311296,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
18.579311296,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
18.579311296,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.18,% Clocks,,,0.00,5.18,
18.579311296,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
18.579311296,S0-C3,Frontend_Bound,22.16,% Slots,,,0.00,5.06,
18.579311296,S0-C3,Bad_Speculation,14.64,% Slots,,,0.00,5.06,
18.579311296,S0-C3,Backend_Bound,27.79,% Slots,,,0.00,5.06,<==
18.579311296,S0-C3,Bad_Speculation.Branch_Mispredicts,14.43,% Slots,,br_misp_retired.all_branches,0.00,5.06,
18.579311296,S0-C3,Backend_Bound.Memory_Bound,13.62,% Slots,,,0.00,5.06,
18.579311296,S0-C3,Backend_Bound.Core_Bound,14.18,% Slots,,,0.00,5.06,
18.579311296,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,15.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
18.579311296,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
18.579311296,S0-C4,Bad_Speculation,10.55,% Slots,,,0.00,5.06,
18.579311296,S0-C4,Bad_Speculation.Branch_Mispredicts,10.38,% Slots,,br_misp_retired.all_branches,0.00,5.06,
18.579311296,S0-C4,Backend_Bound,44.45,% Slots,,,0.00,5.06,
18.579311296,S0-C4,Backend_Bound.Memory_Bound,17.78,% Slots,,,0.00,5.06,
18.579311296,S0-C4,Backend_Bound.Core_Bound,26.67,% Slots,,,0.00,5.06,
18.579311296,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,6.21,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.66,
18.579311296,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
18.579311296,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.87,% Clocks,,,0.00,5.19,<==
18.579311296,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
18.579311296,S0-C5,Bad_Speculation,18.35,% Slots,,,0.00,5.06,
18.579311296,S0-C5,Bad_Speculation.Branch_Mispredicts,18.05,% Slots,,br_misp_retired.all_branches,0.00,5.06,
18.579311296,S0-C5,Backend_Bound,23.29,% Slots,,,0.00,5.06,
18.579311296,S0-C5,Backend_Bound.Core_Bound,15.27,% Slots,,,0.00,5.06,<==
18.579311296,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
18.579311296,S0-C6,Bad_Speculation,10.57,% Slots,,,0.00,5.06,
18.579311296,S0-C6,Bad_Speculation.Branch_Mispredicts,10.39,% Slots,,br_misp_retired.all_branches,0.00,5.06,
18.579311296,S0-C6,Backend_Bound,47.87,% Slots,,,0.00,5.06,<==
18.579311296,S0-C6,Backend_Bound.Memory_Bound,23.03,% Slots,,,0.00,5.06,
18.579311296,S0-C6,Backend_Bound.Core_Bound,24.83,% Slots,,,0.00,5.06,
18.579311296,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
18.579311296,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
18.579311296,S0-C7,Frontend_Bound,36.17,% Slots,,,0.00,5.06,
18.579311296,S0-C7,Bad_Speculation,11.31,% Slots,,,0.00,5.06,
18.579311296,S0-C7,Backend_Bound,22.53,% Slots,,,0.00,5.06,
18.579311296,S0-C7,Frontend_Bound.Frontend_Latency,17.28,% Slots,,rs_events.empty_end,0.00,5.06,
18.579311296,S0-C7,Frontend_Bound.Frontend_Bandwidth,60.85,% Slots,,,0.00,5.06,
18.579311296,S0-C7,Bad_Speculation.Branch_Mispredicts,10.80,% Slots,,br_misp_retired.all_branches,0.00,5.06,
18.579311296,S0-C7,Backend_Bound.Memory_Bound,15.73,% Slots,,,0.00,5.06,
18.579311296,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.01,% Clocks,,,0.00,5.34,
18.579311296,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.579311296,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.83,% Core_Clocks,,,0.00,5.07,<==
18.579311296,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
18.579311296,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
18.579311296,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
18.579311296,S1-C0,Frontend_Bound,45.01,% Slots,,,0.00,5.06,
18.579311296,S1-C0,Bad_Speculation,11.07,% Slots,,,0.00,5.06,
18.579311296,S1-C0,Backend_Bound,23.20,% Slots,,,0.00,5.06,
18.579311296,S1-C0,Frontend_Bound.Frontend_Latency,34.51,% Slots,,rs_events.empty_end,0.00,5.06,
18.579311296,S1-C0,Bad_Speculation.Branch_Mispredicts,10.88,% Slots,,br_misp_retired.all_branches,0.00,5.06,
18.579311296,S1-C0,Backend_Bound.Memory_Bound,13.12,% Slots,,,0.00,5.06,
18.579311296,S1-C0,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.06,
18.579311296,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.33,
18.579311296,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
18.579311296,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
18.579311296,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
18.579311296,S1-C1,Bad_Speculation,14.62,% Slots,,,0.00,5.06,
18.579311296,S1-C1,Bad_Speculation.Branch_Mispredicts,14.44,% Slots,,br_misp_retired.all_branches,0.00,5.06,
18.579311296,S1-C1,Backend_Bound,32.57,% Slots,,,0.00,5.06,
18.579311296,S1-C1,Backend_Bound.Memory_Bound,21.79,% Slots,,,0.00,5.06,<==
18.579311296,S1-C1,Backend_Bound.Core_Bound,10.78,% Slots,,,0.00,5.06,
18.579311296,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
18.579311296,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
18.579311296,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.17,% Clocks,,,0.00,5.18,
18.579311296,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
18.579311296,S1-C2,Frontend_Bound,33.31,% Slots,,,0.00,5.06,
18.579311296,S1-C2,Bad_Speculation,12.82,% Slots,,,0.00,5.06,
18.579311296,S1-C2,Backend_Bound,32.83,% Slots,,,0.00,5.06,
18.579311296,S1-C2,Frontend_Bound.Frontend_Latency,27.16,% Slots,,rs_events.empty_end,0.00,5.06,
18.579311296,S1-C2,Bad_Speculation.Branch_Mispredicts,12.65,% Slots,,br_misp_retired.all_branches,0.00,5.06,
18.579311296,S1-C2,Backend_Bound.Memory_Bound,78.26,% Slots,,,0.00,5.06,
18.579311296,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.33,
18.579311296,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
18.579311296,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
18.579311296,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
18.579311296,S1-C3,Backend_Bound,46.42,% Slots,,,0.00,5.05,
18.579311296,S1-C3,Backend_Bound.Memory_Bound,30.13,% Slots,,,0.00,5.05,<==
18.579311296,S1-C3,Backend_Bound.Core_Bound,16.30,% Slots,,,0.00,5.05,
18.579311296,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
18.579311296,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.79,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.66,
18.579311296,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
18.579311296,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.50,% Clocks,,,0.00,5.18,
18.579311296,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
18.579311296,S1-C4,Frontend_Bound,26.30,% Slots,,,0.00,5.06,
18.579311296,S1-C4,Bad_Speculation,16.56,% Slots,,,0.00,5.06,
18.579311296,S1-C4,Backend_Bound,27.48,% Slots,,,0.00,5.06,
18.579311296,S1-C4,Frontend_Bound.Frontend_Latency,21.38,% Slots,,rs_events.empty_end,0.00,5.06,
18.579311296,S1-C4,Bad_Speculation.Branch_Mispredicts,16.37,% Slots,,br_misp_retired.all_branches,0.00,5.06,
18.579311296,S1-C4,Backend_Bound.Memory_Bound,66.11,% Slots,,,0.00,5.06,<==
18.579311296,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.579311296,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
18.579311296,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
18.579311296,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
18.579311296,S1-C5,Frontend_Bound,26.17,% Slots,,,0.00,5.06,
18.579311296,S1-C5,Bad_Speculation,17.92,% Slots,,,0.00,5.06,
18.579311296,S1-C5,Backend_Bound,25.70,% Slots,,,0.00,5.06,
18.579311296,S1-C5,Retiring,39.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
18.579311296,S1-C5,Frontend_Bound.Frontend_Latency,18.40,% Slots,,rs_events.empty_end,0.00,5.06,
18.579311296,S1-C5,Bad_Speculation.Branch_Mispredicts,17.51,% Slots,,br_misp_retired.all_branches,0.00,5.06,
18.579311296,S1-C5,Backend_Bound.Memory_Bound,10.37,% Slots,,,0.00,5.06,
18.579311296,S1-C5,Backend_Bound.Core_Bound,15.33,% Slots,,,0.00,5.06,
18.579311296,S1-C5,Retiring.Microcode_Sequencer,1.65,% Slots,,idq.ms_uops,0.00,5.34,<==
18.579311296,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.62,% Clocks,,,0.00,5.33,
18.579311296,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.579311296,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.02,% Clocks,,idq.ms_switches,0.00,5.33,
18.579311296,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
18.579311296,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.09,% Clocks,,,0.00,5.17,
18.579311296,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
18.579311296,S1-C6,Frontend_Bound,36.72,% Slots,,,0.00,5.06,
18.579311296,S1-C6,Bad_Speculation,11.68,% Slots,,,0.00,5.06,
18.579311296,S1-C6,Backend_Bound,28.20,% Slots,,,0.00,5.06,
18.579311296,S1-C6,Retiring,24.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
18.579311296,S1-C6,Frontend_Bound.Frontend_Latency,31.30,% Slots,,rs_events.empty_end,0.00,5.06,
18.579311296,S1-C6,Bad_Speculation.Branch_Mispredicts,11.56,% Slots,,br_misp_retired.all_branches,0.00,5.06,
18.579311296,S1-C6,Backend_Bound.Memory_Bound,37.17,% Slots,,,0.00,5.06,
18.579311296,S1-C6,Retiring.Microcode_Sequencer,1.26,% Slots,,idq.ms_uops,0.00,5.33,
18.579311296,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.38,% Clocks,,,0.00,5.33,
18.579311296,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
18.579311296,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.16,% Clocks,,idq.ms_switches,0.00,5.33,
18.579311296,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
18.579311296,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
18.579311296,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.91,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
18.579311296,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
18.579311296,S1-C7,Frontend_Bound,36.79,% Slots,,,0.00,5.06,<==
18.579311296,S1-C7,Bad_Speculation,10.40,% Slots,,,0.00,5.06,
18.579311296,S1-C7,Backend_Bound,13.56,% Slots,,,0.00,5.06,
18.579311296,S1-C7,Frontend_Bound.Frontend_Latency,19.32,% Slots,,rs_events.empty_end,0.00,5.06,
18.579311296,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.82,% Slots,,,0.00,5.06,
18.579311296,S1-C7,Bad_Speculation.Branch_Mispredicts,10.10,% Slots,,br_misp_retired.all_branches,0.00,5.06,
18.579311296,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.33,
18.579311296,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
18.579311296,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.30,% Core_Clocks,,,0.00,5.33,
18.579311296,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
18.579311296,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
18.579311296,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
18.579311296,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
18.579311296,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
18.579311296,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
18.579311296,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
18.579311296,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
18.579311296,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
18.579311296,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
18.579311296,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
18.579311296,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
18.579311296,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
18.579311296,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
18.579311296,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
18.579311296,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
18.579311296,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
20.022237918,S0-C0,Frontend_Bound,24.59,% Slots,,,0.00,5.28,
20.022237918,S0-C0,Bad_Speculation,24.33,% Slots,,,0.00,5.28,
20.022237918,S0-C0,Backend_Bound,17.77,% Slots,,,0.00,5.28,
20.022237918,S0-C0,Frontend_Bound.Frontend_Latency,16.71,% Slots,,rs_events.empty_end,0.00,5.27,
20.022237918,S0-C0,Frontend_Bound.Frontend_Bandwidth,41.80,% Slots,,,0.00,5.27,
20.022237918,S0-C0,Bad_Speculation.Branch_Mispredicts,22.37,% Slots,,br_misp_retired.all_branches,0.00,5.15,
20.022237918,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.70,% Clocks,,,0.00,5.27,
20.022237918,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
20.022237918,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.02,% Core_Clocks,,,0.00,5.24,<==
20.022237918,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
20.022237918,S0-C1,Frontend_Bound,34.34,% Slots,,,0.00,5.28,
20.022237918,S0-C1,Backend_Bound,41.81,% Slots,,,0.00,5.28,
20.022237918,S0-C1,Retiring,14.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
20.022237918,S0-C1,Frontend_Bound.Frontend_Latency,36.07,% Slots,,rs_events.empty_end,0.00,5.27,
20.022237918,S0-C1,Backend_Bound.Memory_Bound,10.30,% Slots,,,0.00,5.27,
20.022237918,S0-C1,Backend_Bound.Core_Bound,31.51,% Slots,,,0.00,5.27,<==
20.022237918,S0-C1,Retiring.Microcode_Sequencer,9.59,% Slots,,idq.ms_uops,0.00,5.27,
20.022237918,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.28,
20.022237918,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
20.022237918,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.40,% Clocks,,idq.ms_switches,0.00,5.28,
20.022237918,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
20.022237918,S0-C2,Frontend_Bound,27.24,% Slots,,,0.00,5.28,
20.022237918,S0-C2,Bad_Speculation,11.15,% Slots,,,0.00,5.28,
20.022237918,S0-C2,Backend_Bound,31.71,% Slots,,,0.00,5.28,
20.022237918,S0-C2,Frontend_Bound.Frontend_Latency,23.82,% Slots,,rs_events.empty_end,0.00,5.27,
20.022237918,S0-C2,Bad_Speculation.Branch_Mispredicts,10.98,% Slots,,br_misp_retired.all_branches,0.00,5.15,
20.022237918,S0-C2,Backend_Bound.Memory_Bound,29.53,% Slots,,,0.00,5.27,
20.022237918,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.27,
20.022237918,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
20.022237918,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
20.022237918,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
20.022237918,S0-C3,Frontend_Bound,29.83,% Slots,,,0.00,5.28,
20.022237918,S0-C3,Bad_Speculation,11.42,% Slots,,,0.00,5.28,
20.022237918,S0-C3,Backend_Bound,27.77,% Slots,,,0.00,5.28,
20.022237918,S0-C3,Frontend_Bound.Frontend_Bandwidth,49.74,% Slots,,,0.00,5.28,
20.022237918,S0-C3,Bad_Speculation.Branch_Mispredicts,10.73,% Slots,,br_misp_retired.all_branches,0.00,5.15,
20.022237918,S0-C3,Backend_Bound.Core_Bound,19.25,% Slots,,,0.00,5.27,
20.022237918,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.14,% Core_Clocks,,,0.00,5.25,<==
20.022237918,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
20.022237918,S0-C4,Backend_Bound,72.22,% Slots,,,0.00,5.28,
20.022237918,S0-C4,Retiring,15.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
20.022237918,S0-C4,Backend_Bound.Memory_Bound,31.79,% Slots,,,0.00,5.27,
20.022237918,S0-C4,Backend_Bound.Core_Bound,40.43,% Slots,,,0.00,5.27,<==
20.022237918,S0-C4,Retiring.Microcode_Sequencer,7.33,% Slots,,idq.ms_uops,0.00,5.28,
20.022237918,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.42,% Clocks,,idq.ms_switches,0.00,5.27,
20.022237918,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
20.022237918,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
20.022237918,S0-C5,Frontend_Bound,34.77,% Slots,,,0.00,5.28,
20.022237918,S0-C5,Backend_Bound,41.88,% Slots,,,0.00,5.28,
20.022237918,S0-C5,Retiring,19.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
20.022237918,S0-C5,Frontend_Bound.Frontend_Latency,38.60,% Slots,,rs_events.empty_end,0.00,5.27,
20.022237918,S0-C5,Backend_Bound.Memory_Bound,16.50,% Slots,,,0.00,5.27,
20.022237918,S0-C5,Backend_Bound.Core_Bound,25.38,% Slots,,,0.00,5.27,
20.022237918,S0-C5,Retiring.Microcode_Sequencer,5.50,% Slots,,idq.ms_uops,0.00,5.27,
20.022237918,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.38,% Clocks,,,0.00,5.27,
20.022237918,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
20.022237918,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.93,% Clocks,,idq.ms_switches,0.00,5.27,
20.022237918,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
20.022237918,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.98,% Clocks,,,0.00,5.27,<==
20.022237918,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
20.022237918,S0-C6,Frontend_Bound,37.08,% Slots,,,0.00,5.28,
20.022237918,S0-C6,Backend_Bound,34.94,% Slots,,,0.00,5.28,
20.022237918,S0-C6,Retiring,17.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
20.022237918,S0-C6,Frontend_Bound.Frontend_Latency,35.58,% Slots,,rs_events.empty_end,0.00,5.27,<==
20.022237918,S0-C6,Backend_Bound.Memory_Bound,16.76,% Slots,,,0.00,5.27,
20.022237918,S0-C6,Backend_Bound.Core_Bound,18.18,% Slots,,,0.00,5.27,
20.022237918,S0-C6,Retiring.Microcode_Sequencer,13.57,% Slots,,idq.ms_uops,0.00,5.28,
20.022237918,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.27,
20.022237918,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
20.022237918,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.37,% Clocks,,idq.ms_switches,0.00,5.27,
20.022237918,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
20.022237918,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
20.022237918,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
20.022237918,S0-C7,Frontend_Bound,24.72,% Slots,,,0.00,5.28,
20.022237918,S0-C7,Bad_Speculation,17.51,% Slots,,,0.00,5.28,
20.022237918,S0-C7,Backend_Bound,22.37,% Slots,,,0.00,5.28,
20.022237918,S0-C7,Retiring,15.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
20.022237918,S0-C7,Frontend_Bound.Frontend_Latency,15.22,% Slots,,rs_events.empty_end,0.00,5.28,<==
20.022237918,S0-C7,Bad_Speculation.Branch_Mispredicts,17.26,% Slots,,br_misp_retired.all_branches,0.00,5.16,
20.022237918,S0-C7,Backend_Bound.Core_Bound,28.23,% Slots,,,0.00,5.27,
20.022237918,S0-C7,Retiring.Microcode_Sequencer,11.12,% Slots,,idq.ms_uops,0.00,5.28,
20.022237918,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.73,% Clocks,,,0.00,5.27,
20.022237918,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
20.022237918,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.86,% Clocks,,idq.ms_switches,0.00,5.27,
20.022237918,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,86.23,% Clocks,,,0.00,5.27,
20.022237918,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
20.022237918,S1-C0,Frontend_Bound,32.85,% Slots,,,0.00,5.28,
20.022237918,S1-C0,Bad_Speculation,15.05,% Slots,,,0.00,5.28,
20.022237918,S1-C0,Backend_Bound,27.22,% Slots,,,0.00,5.28,
20.022237918,S1-C0,Retiring,16.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
20.022237918,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.06,% Slots,,,0.00,5.27,
20.022237918,S1-C0,Bad_Speculation.Branch_Mispredicts,14.41,% Slots,,br_misp_retired.all_branches,0.00,5.16,
20.022237918,S1-C0,Backend_Bound.Memory_Bound,15.87,% Slots,,,0.00,5.27,
20.022237918,S1-C0,Backend_Bound.Core_Bound,11.35,% Slots,,,0.00,5.27,
20.022237918,S1-C0,Retiring.Microcode_Sequencer,11.16,% Slots,,idq.ms_uops,0.00,5.27,
20.022237918,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.56,% Clocks,,idq.ms_switches,0.00,5.27,
20.022237918,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.56,% Core_Clocks,,,0.00,5.11,<==
20.022237918,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
20.022237918,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
20.022237918,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
20.022237918,S1-C1,Frontend_Bound,34.82,% Slots,,,0.00,5.28,
20.022237918,S1-C1,Backend_Bound,42.55,% Slots,,,0.00,5.28,
20.022237918,S1-C1,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
20.022237918,S1-C1,Frontend_Bound.Frontend_Latency,28.47,% Slots,,rs_events.empty_end,0.00,5.27,
20.022237918,S1-C1,Backend_Bound.Memory_Bound,27.49,% Slots,,,0.00,5.27,
20.022237918,S1-C1,Backend_Bound.Core_Bound,15.06,% Slots,,,0.00,5.27,
20.022237918,S1-C1,Retiring.Microcode_Sequencer,13.02,% Slots,,idq.ms_uops,0.00,5.28,
20.022237918,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.99,% Clocks,,,0.00,5.27,
20.022237918,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
20.022237918,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.94,% Clocks,,idq.ms_switches,0.00,5.27,
20.022237918,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
20.022237918,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
20.022237918,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
20.022237918,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
20.022237918,S1-C2,Frontend_Bound,20.99,% Slots,,,0.00,5.28,
20.022237918,S1-C2,Bad_Speculation,17.07,% Slots,,,0.00,5.28,
20.022237918,S1-C2,Backend_Bound,26.47,% Slots,,,0.00,5.28,
20.022237918,S1-C2,Retiring,20.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
20.022237918,S1-C2,Frontend_Bound.Frontend_Bandwidth,87.71,% Slots,,,0.00,5.27,
20.022237918,S1-C2,Bad_Speculation.Branch_Mispredicts,16.75,% Slots,,br_misp_retired.all_branches,0.00,5.17,
20.022237918,S1-C2,Backend_Bound.Memory_Bound,40.19,% Slots,,,0.00,5.27,
20.022237918,S1-C2,Retiring.Microcode_Sequencer,8.11,% Slots,,idq.ms_uops,0.00,5.28,
20.022237918,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.24,% Clocks,,idq.ms_switches,0.00,5.27,
20.022237918,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.11,% Core_Clocks,,,0.00,5.11,
20.022237918,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
20.022237918,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
20.022237918,S1-C3,Backend_Bound,79.27,% Slots,,,0.00,5.28,
20.022237918,S1-C3,Retiring,19.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
20.022237918,S1-C3,Backend_Bound.Memory_Bound,18.06,% Slots,,,0.00,5.27,
20.022237918,S1-C3,Backend_Bound.Core_Bound,61.21,% Slots,,,0.00,5.27,
20.022237918,S1-C3,Retiring.Microcode_Sequencer,10.05,% Slots,,idq.ms_uops,0.00,5.28,
20.022237918,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.12,% Clocks,,idq.ms_switches,0.00,5.27,
20.022237918,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
20.022237918,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.70,% Clocks,,,0.00,5.26,<==
20.022237918,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
20.022237918,S1-C4,Frontend_Bound,22.96,% Slots,,,0.00,5.28,
20.022237918,S1-C4,Bad_Speculation,16.98,% Slots,,,0.00,5.28,
20.022237918,S1-C4,Backend_Bound,27.55,% Slots,,,0.00,5.28,
20.022237918,S1-C4,Retiring,30.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
20.022237918,S1-C4,Frontend_Bound.Frontend_Bandwidth,64.11,% Slots,,,0.00,5.27,
20.022237918,S1-C4,Bad_Speculation.Branch_Mispredicts,15.58,% Slots,,br_misp_retired.all_branches,0.00,5.17,
20.022237918,S1-C4,Backend_Bound.Core_Bound,18.18,% Slots,,,0.00,5.27,
20.022237918,S1-C4,Retiring.Microcode_Sequencer,8.62,% Slots,,idq.ms_uops,0.00,5.27,<==
20.022237918,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.37,% Clocks,,idq.ms_switches,0.00,5.27,
20.022237918,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.31,% Core_Clocks,,,0.00,5.11,
20.022237918,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
20.022237918,S1-C5,Frontend_Bound,31.56,% Slots,,,0.00,5.28,
20.022237918,S1-C5,Bad_Speculation,12.12,% Slots,,,0.00,5.28,
20.022237918,S1-C5,Backend_Bound,30.01,% Slots,,,0.00,5.28,
20.022237918,S1-C5,Frontend_Bound.Frontend_Latency,15.72,% Slots,,rs_events.empty_end,0.00,5.27,<==
20.022237918,S1-C5,Bad_Speculation.Branch_Mispredicts,11.97,% Slots,,br_misp_retired.all_branches,0.00,5.18,
20.022237918,S1-C5,Backend_Bound.Memory_Bound,15.93,% Slots,,,0.00,5.27,
20.022237918,S1-C5,Backend_Bound.Core_Bound,14.08,% Slots,,,0.00,5.27,
20.022237918,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.58,% Clocks,,,0.00,5.27,
20.022237918,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
20.022237918,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
20.022237918,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
20.022237918,S1-C6,Frontend_Bound,35.48,% Slots,,,0.00,5.28,
20.022237918,S1-C6,Backend_Bound,40.04,% Slots,,,0.00,5.28,<==
20.022237918,S1-C6,Retiring,26.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
20.022237918,S1-C6,Frontend_Bound.Frontend_Latency,26.02,% Slots,,rs_events.empty_end,0.00,5.27,
20.022237918,S1-C6,Backend_Bound.Memory_Bound,21.89,% Slots,,,0.00,5.27,
20.022237918,S1-C6,Backend_Bound.Core_Bound,18.15,% Slots,,,0.00,5.27,
20.022237918,S1-C6,Retiring.Microcode_Sequencer,3.58,% Slots,,idq.ms_uops,0.00,5.27,
20.022237918,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.27,
20.022237918,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
20.022237918,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.10,% Clocks,,idq.ms_switches,0.00,5.27,
20.022237918,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
20.022237918,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
20.022237918,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.60,% Clocks,,,0.00,5.26,
20.022237918,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
20.022237918,S1-C7,Frontend_Bound,33.34,% Slots,,,0.00,5.28,
20.022237918,S1-C7,Bad_Speculation,11.11,% Slots,,,0.00,5.28,
20.022237918,S1-C7,Backend_Bound,15.31,% Slots,,,0.00,5.28,
20.022237918,S1-C7,Frontend_Bound.Frontend_Latency,20.01,% Slots,,rs_events.empty_end,0.00,5.27,<==
20.022237918,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.00,% Slots,,,0.00,5.27,
20.022237918,S1-C7,Bad_Speculation.Branch_Mispredicts,10.74,% Slots,,br_misp_retired.all_branches,0.00,5.18,
20.022237918,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.27,
20.022237918,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
20.022237918,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.83,% Core_Clocks,,,0.00,5.11,
20.022237918,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
20.022237918,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
20.022237918,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
20.022237918,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
20.022237918,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
20.022237918,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
20.022237918,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
20.022237918,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
20.022237918,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
20.022237918,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
20.022237918,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
20.022237918,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
20.022237918,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
20.022237918,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
20.022237918,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
20.022237918,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
20.022237918,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
21.498273354,S0-C0,Frontend_Bound,38.66,% Slots,,,0.00,5.41,
21.498273354,S0-C0,Bad_Speculation,15.51,% Slots,,,0.00,5.41,
21.498273354,S0-C0,Backend_Bound,17.07,% Slots,,,0.00,5.41,
21.498273354,S0-C0,Frontend_Bound.Frontend_Latency,26.02,% Slots,,rs_events.empty_end,0.00,5.41,
21.498273354,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.34,% Slots,,,0.00,5.41,
21.498273354,S0-C0,Bad_Speculation.Branch_Mispredicts,15.34,% Slots,,br_misp_retired.all_branches,0.00,5.19,
21.498273354,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.39,% Clocks,,,0.00,5.14,
21.498273354,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
21.498273354,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.41,% Core_Clocks,,,0.00,5.42,
21.498273354,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.34,% Core_Clocks,,,0.00,5.42,
21.498273354,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
21.498273354,S0-C1,Frontend_Bound,28.28,% Slots,,,0.00,5.41,
21.498273354,S0-C1,Bad_Speculation,13.38,% Slots,,,0.00,5.41,
21.498273354,S0-C1,Backend_Bound,31.12,% Slots,,,0.00,5.41,
21.498273354,S0-C1,Frontend_Bound.Frontend_Latency,21.85,% Slots,,rs_events.empty_end,0.00,5.41,
21.498273354,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.20,% Slots,,,0.00,5.41,
21.498273354,S0-C1,Bad_Speculation.Branch_Mispredicts,13.08,% Slots,,br_misp_retired.all_branches,0.00,5.18,
21.498273354,S0-C1,Backend_Bound.Memory_Bound,12.16,% Slots,,,0.00,5.15,
21.498273354,S0-C1,Backend_Bound.Core_Bound,18.96,% Slots,,,0.00,5.15,<==
21.498273354,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.71,% Clocks,,,0.00,5.15,
21.498273354,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
21.498273354,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.43,% Core_Clocks,,,0.00,5.42,
21.498273354,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
21.498273354,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
21.498273354,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
21.498273354,S0-C2,Frontend_Bound,32.82,% Slots,,,0.00,5.41,
21.498273354,S0-C2,Bad_Speculation,16.77,% Slots,,,0.00,5.41,
21.498273354,S0-C2,Backend_Bound,20.00,% Slots,,,0.00,5.41,
21.498273354,S0-C2,Frontend_Bound.Frontend_Latency,17.76,% Slots,,rs_events.empty_end,0.00,5.41,
21.498273354,S0-C2,Bad_Speculation.Branch_Mispredicts,16.54,% Slots,,br_misp_retired.all_branches,0.00,5.17,
21.498273354,S0-C2,Backend_Bound.Core_Bound,12.16,% Slots,,,0.00,5.15,
21.498273354,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.15,
21.498273354,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
21.498273354,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
21.498273354,S0-C3,Frontend_Bound,41.91,% Slots,,,0.00,5.41,<==
21.498273354,S0-C3,Bad_Speculation,14.58,% Slots,,,0.00,5.41,
21.498273354,S0-C3,Backend_Bound,18.52,% Slots,,,0.00,5.41,
21.498273354,S0-C3,Frontend_Bound.Frontend_Latency,24.23,% Slots,,rs_events.empty_end,0.00,5.41,
21.498273354,S0-C3,Frontend_Bound.Frontend_Bandwidth,28.07,% Slots,,,0.00,5.41,
21.498273354,S0-C3,Bad_Speculation.Branch_Mispredicts,14.40,% Slots,,br_misp_retired.all_branches,0.00,5.18,
21.498273354,S0-C3,Backend_Bound.Core_Bound,10.67,% Slots,,,0.00,5.15,
21.498273354,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.27,% Clocks,,,0.00,5.15,
21.498273354,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
21.498273354,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.39,% Core_Clocks,,,0.00,5.43,
21.498273354,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
21.498273354,S0-C4,Frontend_Bound,36.26,% Slots,,,0.00,5.41,
21.498273354,S0-C4,Bad_Speculation,13.06,% Slots,,,0.00,5.41,
21.498273354,S0-C4,Backend_Bound,24.10,% Slots,,,0.00,5.41,
21.498273354,S0-C4,Frontend_Bound.Frontend_Latency,24.28,% Slots,,rs_events.empty_end,0.00,5.41,
21.498273354,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.58,% Slots,,,0.00,5.41,
21.498273354,S0-C4,Bad_Speculation.Branch_Mispredicts,12.83,% Slots,,br_misp_retired.all_branches,0.00,5.18,
21.498273354,S0-C4,Backend_Bound.Memory_Bound,12.37,% Slots,,,0.00,5.14,
21.498273354,S0-C4,Backend_Bound.Core_Bound,11.73,% Slots,,,0.00,5.14,
21.498273354,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.15,
21.498273354,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
21.498273354,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.15,% Core_Clocks,,,0.00,5.42,
21.498273354,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.02,% Core_Clocks,,,0.00,5.43,
21.498273354,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
21.498273354,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
21.498273354,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
21.498273354,S0-C5,Frontend_Bound,32.31,% Slots,,,0.00,5.41,
21.498273354,S0-C5,Bad_Speculation,18.48,% Slots,,,0.00,5.41,
21.498273354,S0-C5,Backend_Bound,18.33,% Slots,,,0.00,5.41,
21.498273354,S0-C5,Frontend_Bound.Frontend_Latency,20.87,% Slots,,rs_events.empty_end,0.00,5.41,
21.498273354,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.09,% Slots,,,0.00,5.41,
21.498273354,S0-C5,Bad_Speculation.Branch_Mispredicts,18.22,% Slots,,br_misp_retired.all_branches,0.00,5.17,
21.498273354,S0-C5,Backend_Bound.Memory_Bound,19.65,% Slots,,,0.00,5.15,
21.498273354,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.87,% Clocks,,,0.00,5.15,
21.498273354,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
21.498273354,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.63,% Core_Clocks,,,0.00,5.42,
21.498273354,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.19,% Core_Clocks,,,0.00,5.43,
21.498273354,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
21.498273354,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
21.498273354,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
21.498273354,S0-C6,Frontend_Bound,33.75,% Slots,,,0.00,5.41,
21.498273354,S0-C6,Bad_Speculation,12.27,% Slots,,,0.00,5.41,
21.498273354,S0-C6,Backend_Bound,27.40,% Slots,,,0.00,5.41,
21.498273354,S0-C6,Frontend_Bound.Frontend_Latency,24.49,% Slots,,rs_events.empty_end,0.00,5.41,
21.498273354,S0-C6,Bad_Speculation.Branch_Mispredicts,12.14,% Slots,,br_misp_retired.all_branches,0.00,5.17,
21.498273354,S0-C6,Backend_Bound.Core_Bound,19.88,% Slots,,,0.00,5.15,
21.498273354,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.15,
21.498273354,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
21.498273354,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
21.498273354,S0-C7,Frontend_Bound,40.84,% Slots,,,0.00,5.41,
21.498273354,S0-C7,Bad_Speculation,13.15,% Slots,,,0.00,5.41,
21.498273354,S0-C7,Backend_Bound,22.08,% Slots,,,0.00,5.41,
21.498273354,S0-C7,Frontend_Bound.Frontend_Latency,32.25,% Slots,,rs_events.empty_end,0.00,5.41,
21.498273354,S0-C7,Bad_Speculation.Branch_Mispredicts,13.04,% Slots,,br_misp_retired.all_branches,0.00,5.17,
21.498273354,S0-C7,Backend_Bound.Core_Bound,16.51,% Slots,,,0.00,5.15,
21.498273354,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.15,
21.498273354,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
21.498273354,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.65,% Clocks,,,0.00,5.26,
21.498273354,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
21.498273354,S1-C0,Frontend_Bound,31.86,% Slots,,,0.00,5.41,
21.498273354,S1-C0,Bad_Speculation,15.87,% Slots,,,0.00,5.41,
21.498273354,S1-C0,Backend_Bound,24.40,% Slots,,,0.00,5.41,
21.498273354,S1-C0,Retiring,17.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
21.498273354,S1-C0,Frontend_Bound.Frontend_Latency,15.79,% Slots,,rs_events.empty_end,0.00,5.41,
21.498273354,S1-C0,Bad_Speculation.Branch_Mispredicts,15.69,% Slots,,br_misp_retired.all_branches,0.00,5.13,
21.498273354,S1-C0,Backend_Bound.Core_Bound,18.82,% Slots,,,0.00,5.14,
21.498273354,S1-C0,Retiring.Microcode_Sequencer,5.51,% Slots,,idq.ms_uops,0.00,5.14,
21.498273354,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.15,
21.498273354,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
21.498273354,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.84,% Clocks,,idq.ms_switches,0.00,5.15,
21.498273354,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
21.498273354,S1-C1,Frontend_Bound,39.23,% Slots,,,0.00,5.41,
21.498273354,S1-C1,Bad_Speculation,13.14,% Slots,,,0.00,5.41,
21.498273354,S1-C1,Backend_Bound,23.11,% Slots,,,0.00,5.41,
21.498273354,S1-C1,Frontend_Bound.Frontend_Latency,28.64,% Slots,,rs_events.empty_end,0.00,5.41,
21.498273354,S1-C1,Bad_Speculation.Branch_Mispredicts,12.88,% Slots,,br_misp_retired.all_branches,0.00,5.13,
21.498273354,S1-C1,Backend_Bound.Memory_Bound,17.63,% Slots,,,0.00,5.13,
21.498273354,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.03,% Clocks,,,0.00,5.15,
21.498273354,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
21.498273354,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
21.498273354,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
21.498273354,S1-C2,Frontend_Bound,32.23,% Slots,,,0.00,5.41,
21.498273354,S1-C2,Backend_Bound,41.31,% Slots,,,0.00,5.41,
21.498273354,S1-C2,Frontend_Bound.Frontend_Latency,42.11,% Slots,,rs_events.empty_end,0.00,5.41,
21.498273354,S1-C2,Backend_Bound.Memory_Bound,14.17,% Slots,,,0.00,5.13,
21.498273354,S1-C2,Backend_Bound.Core_Bound,27.14,% Slots,,,0.00,5.13,<==
21.498273354,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
21.498273354,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
21.498273354,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
21.498273354,S1-C3,Frontend_Bound,39.21,% Slots,,,0.00,5.41,
21.498273354,S1-C3,Bad_Speculation,12.97,% Slots,,,0.00,5.41,
21.498273354,S1-C3,Backend_Bound,23.59,% Slots,,,0.00,5.41,
21.498273354,S1-C3,Retiring,15.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
21.498273354,S1-C3,Frontend_Bound.Frontend_Latency,18.02,% Slots,,rs_events.empty_end,0.00,5.41,<==
21.498273354,S1-C3,Bad_Speculation.Branch_Mispredicts,12.62,% Slots,,br_misp_retired.all_branches,0.00,5.13,
21.498273354,S1-C3,Backend_Bound.Core_Bound,16.28,% Slots,,,0.00,5.13,
21.498273354,S1-C3,Retiring.Microcode_Sequencer,9.11,% Slots,,idq.ms_uops,0.00,5.14,
21.498273354,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.15,
21.498273354,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
21.498273354,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.53,% Clocks,,idq.ms_switches,0.00,5.15,
21.498273354,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.53,% Clocks,,,0.00,5.25,
21.498273354,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
21.498273354,S1-C4,Frontend_Bound,24.05,% Slots,,,0.00,5.41,
21.498273354,S1-C4,Bad_Speculation,14.37,% Slots,,,0.00,5.41,
21.498273354,S1-C4,Backend_Bound,22.46,% Slots,,,0.00,5.41,
21.498273354,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.99,% Slots,,,0.00,5.41,<==
21.498273354,S1-C4,Bad_Speculation.Branch_Mispredicts,14.20,% Slots,,br_misp_retired.all_branches,0.00,5.19,
21.498273354,S1-C4,Backend_Bound.Core_Bound,14.56,% Slots,,,0.00,5.13,
21.498273354,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.42,% Core_Clocks,,,0.00,5.23,
21.498273354,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.67,% Core_Clocks,,,0.00,5.43,
21.498273354,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.16,% Clocks,,,0.00,5.25,
21.498273354,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
21.498273354,S1-C5,Frontend_Bound,36.79,% Slots,,,0.00,5.41,
21.498273354,S1-C5,Bad_Speculation,12.17,% Slots,,,0.00,5.41,
21.498273354,S1-C5,Backend_Bound,24.22,% Slots,,,0.00,5.41,
21.498273354,S1-C5,Retiring,17.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
21.498273354,S1-C5,Frontend_Bound.Frontend_Latency,27.75,% Slots,,rs_events.empty_end,0.00,5.41,
21.498273354,S1-C5,Bad_Speculation.Branch_Mispredicts,11.95,% Slots,,br_misp_retired.all_branches,0.00,5.19,
21.498273354,S1-C5,Backend_Bound.Memory_Bound,10.08,% Slots,,,0.00,5.13,
21.498273354,S1-C5,Backend_Bound.Core_Bound,14.14,% Slots,,,0.00,5.13,
21.498273354,S1-C5,Retiring.Microcode_Sequencer,5.01,% Slots,,idq.ms_uops,0.00,5.13,
21.498273354,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.14,
21.498273354,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
21.498273354,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.37,% Clocks,,idq.ms_switches,0.00,5.14,
21.498273354,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
21.498273354,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.40,% Clocks,,,0.00,5.26,
21.498273354,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
21.498273354,S1-C6,Frontend_Bound,28.72,% Slots,,,0.00,5.41,
21.498273354,S1-C6,Bad_Speculation,17.70,% Slots,,,0.00,5.41,
21.498273354,S1-C6,Backend_Bound,18.40,% Slots,,,0.00,5.41,
21.498273354,S1-C6,Frontend_Bound.Frontend_Latency,17.81,% Slots,,rs_events.empty_end,0.00,5.41,
21.498273354,S1-C6,Bad_Speculation.Branch_Mispredicts,17.40,% Slots,,br_misp_retired.all_branches,0.00,5.19,
21.498273354,S1-C6,Backend_Bound.Core_Bound,10.66,% Slots,,,0.00,5.14,
21.498273354,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.14,
21.498273354,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
21.498273354,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.70,% Clocks,,,0.00,5.25,
21.498273354,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
21.498273354,S1-C7,Frontend_Bound,32.16,% Slots,,,0.00,5.41,<==
21.498273354,S1-C7,Bad_Speculation,12.33,% Slots,,,0.00,5.41,
21.498273354,S1-C7,Backend_Bound,15.62,% Slots,,,0.00,5.41,
21.498273354,S1-C7,Frontend_Bound.Frontend_Latency,18.99,% Slots,,rs_events.empty_end,0.00,5.41,
21.498273354,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.15,% Slots,,,0.00,5.41,
21.498273354,S1-C7,Bad_Speculation.Branch_Mispredicts,11.86,% Slots,,br_misp_retired.all_branches,0.00,5.19,
21.498273354,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.14,
21.498273354,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
21.498273354,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.60,% Core_Clocks,,,0.00,5.23,
21.498273354,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
21.498273354,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
21.498273354,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
21.498273354,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
21.498273354,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
21.498273354,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
21.498273354,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
21.498273354,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
21.498273354,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
21.498273354,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
21.498273354,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
21.498273354,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
21.498273354,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
21.498273354,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
21.498273354,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
21.498273354,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
21.498273354,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
23.035638707,S0-C0,Frontend_Bound,29.24,% Slots,,,0.00,5.21,
23.035638707,S0-C0,Bad_Speculation,10.86,% Slots,,,0.00,5.21,
23.035638707,S0-C0,Backend_Bound,27.65,% Slots,,,0.00,5.21,
23.035638707,S0-C0,Frontend_Bound.Frontend_Latency,20.20,% Slots,,rs_events.empty_end,0.00,5.21,
23.035638707,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.75,% Slots,,,0.00,5.21,
23.035638707,S0-C0,Bad_Speculation.Branch_Mispredicts,10.75,% Slots,,br_misp_retired.all_branches,0.00,5.2,
23.035638707,S0-C0,Backend_Bound.Memory_Bound,17.59,% Slots,,,0.00,5.21,
23.035638707,S0-C0,Backend_Bound.Core_Bound,10.06,% Slots,,,0.00,5.21,
23.035638707,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.46,
23.035638707,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
23.035638707,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.00,% Core_Clocks,,,0.00,5.21,
23.035638707,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.61,% Core_Clocks,,,0.00,5.21,
23.035638707,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
23.035638707,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
23.035638707,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.71,% Clocks,,,0.00,5.2,
23.035638707,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
23.035638707,S0-C1,Frontend_Bound,26.36,% Slots,,,0.00,5.21,
23.035638707,S0-C1,Backend_Bound,37.56,% Slots,,,0.00,5.21,<==
23.035638707,S0-C1,Frontend_Bound.Frontend_Latency,20.15,% Slots,,rs_events.empty_end,0.00,5.21,
23.035638707,S0-C1,Backend_Bound.Memory_Bound,19.86,% Slots,,,0.00,5.21,
23.035638707,S0-C1,Backend_Bound.Core_Bound,17.70,% Slots,,,0.00,5.21,
23.035638707,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.39,% Clocks,,,0.00,5.47,
23.035638707,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
23.035638707,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
23.035638707,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
23.035638707,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.03,% Clocks,,,0.00,5.2,
23.035638707,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
23.035638707,S0-C2,Backend_Bound,48.81,% Slots,,,0.00,5.21,
23.035638707,S0-C2,Backend_Bound.Memory_Bound,15.28,% Slots,,,0.00,5.21,
23.035638707,S0-C2,Backend_Bound.Core_Bound,33.53,% Slots,,,0.00,5.21,<==
23.035638707,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
23.035638707,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
23.035638707,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
23.035638707,S0-C3,Backend_Bound,69.54,% Slots,,,0.00,5.21,
23.035638707,S0-C3,Backend_Bound.Memory_Bound,16.27,% Slots,,,0.00,5.2,
23.035638707,S0-C3,Backend_Bound.Core_Bound,53.27,% Slots,,,0.00,5.2,<==
23.035638707,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
23.035638707,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
23.035638707,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
23.035638707,S0-C4,Frontend_Bound,24.98,% Slots,,,0.00,5.21,
23.035638707,S0-C4,Backend_Bound,37.11,% Slots,,,0.00,5.21,<==
23.035638707,S0-C4,Frontend_Bound.Frontend_Latency,23.99,% Slots,,rs_events.empty_end,0.00,5.21,
23.035638707,S0-C4,Frontend_Bound.Frontend_Bandwidth,27.61,% Slots,,,0.00,5.21,
23.035638707,S0-C4,Backend_Bound.Memory_Bound,19.36,% Slots,,,0.00,5.21,
23.035638707,S0-C4,Backend_Bound.Core_Bound,17.75,% Slots,,,0.00,5.21,
23.035638707,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.47,
23.035638707,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
23.035638707,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.16,% Core_Clocks,,,0.00,5.2,
23.035638707,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.44,% Core_Clocks,,,0.00,5.21,
23.035638707,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
23.035638707,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
23.035638707,S0-C5,Frontend_Bound,25.38,% Slots,,,0.00,5.21,
23.035638707,S0-C5,Bad_Speculation,13.46,% Slots,,,0.00,5.21,
23.035638707,S0-C5,Backend_Bound,27.71,% Slots,,,0.00,5.21,
23.035638707,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.74,% Slots,,,0.00,5.21,
23.035638707,S0-C5,Bad_Speculation.Branch_Mispredicts,13.34,% Slots,,br_misp_retired.all_branches,0.00,5.21,
23.035638707,S0-C5,Backend_Bound.Memory_Bound,42.48,% Slots,,,0.00,5.2,
23.035638707,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.43,% Core_Clocks,,,0.00,5.21,
23.035638707,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,40.88,% Core_Clocks,,,0.00,5.21,
23.035638707,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
23.035638707,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
23.035638707,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
23.035638707,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
23.035638707,S0-C6,Frontend_Bound,20.14,% Slots,,,0.00,5.21,
23.035638707,S0-C6,Backend_Bound,46.96,% Slots,,,0.00,5.21,
23.035638707,S0-C6,Backend_Bound.Memory_Bound,26.33,% Slots,,,0.00,5.21,
23.035638707,S0-C6,Backend_Bound.Core_Bound,20.63,% Slots,,,0.00,5.21,
23.035638707,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
23.035638707,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
23.035638707,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
23.035638707,S0-C7,Backend_Bound,66.38,% Slots,,,0.00,5.21,
23.035638707,S0-C7,Backend_Bound.Memory_Bound,14.75,% Slots,,,0.00,5.21,
23.035638707,S0-C7,Backend_Bound.Core_Bound,51.63,% Slots,,,0.00,5.21,<==
23.035638707,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
23.035638707,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
23.035638707,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
23.035638707,S1-C0,Frontend_Bound,24.36,% Slots,,,0.00,5.2,
23.035638707,S1-C0,Bad_Speculation,17.60,% Slots,,,0.00,5.2,
23.035638707,S1-C0,Backend_Bound,30.86,% Slots,,,0.00,5.2,<==
23.035638707,S1-C0,Frontend_Bound.Frontend_Latency,22.06,% Slots,,rs_events.empty_end,0.00,5.2,
23.035638707,S1-C0,Bad_Speculation.Branch_Mispredicts,17.44,% Slots,,br_misp_retired.all_branches,0.00,5.2,
23.035638707,S1-C0,Backend_Bound.Memory_Bound,16.14,% Slots,,,0.00,5.2,
23.035638707,S1-C0,Backend_Bound.Core_Bound,14.72,% Slots,,,0.00,5.2,
23.035638707,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
23.035638707,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
23.035638707,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
23.035638707,S1-C1,Frontend_Bound,31.98,% Slots,,,0.00,5.21,
23.035638707,S1-C1,Backend_Bound,17.61,% Slots,,,0.00,5.21,
23.035638707,S1-C1,Frontend_Bound.Frontend_Latency,18.84,% Slots,,rs_events.empty_end,0.00,5.21,
23.035638707,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.89,% Slots,,,0.00,5.21,
23.035638707,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.47,
23.035638707,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,<==
23.035638707,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
23.035638707,S1-C2,Bad_Speculation,14.72,% Slots,,,0.00,5.21,
23.035638707,S1-C2,Bad_Speculation.Branch_Mispredicts,14.63,% Slots,,br_misp_retired.all_branches,0.00,5.21,
23.035638707,S1-C2,Backend_Bound,47.09,% Slots,,,0.00,5.21,
23.035638707,S1-C2,Backend_Bound.Memory_Bound,39.74,% Slots,,,0.00,5.2,
23.035638707,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,19.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
23.035638707,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,7.66,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.45,
23.035638707,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
23.035638707,S1-C3,Frontend_Bound,20.72,% Slots,,,0.00,5.2,
23.035638707,S1-C3,Bad_Speculation,12.19,% Slots,,,0.00,5.2,
23.035638707,S1-C3,Backend_Bound,42.33,% Slots,,,0.00,5.2,
23.035638707,S1-C3,Retiring,27.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.47,
23.035638707,S1-C3,Frontend_Bound.Frontend_Latency,17.19,% Slots,,rs_events.empty_end,0.00,5.2,
23.035638707,S1-C3,Bad_Speculation.Branch_Mispredicts,12.09,% Slots,,br_misp_retired.all_branches,0.00,5.2,
23.035638707,S1-C3,Retiring.Microcode_Sequencer,1.19,% Slots,,idq.ms_uops,0.00,5.47,
23.035638707,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
23.035638707,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.53,% Clocks,,idq.ms_switches,0.00,5.47,
23.035638707,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
23.035638707,S1-C4,Frontend_Bound,31.77,% Slots,,,0.00,5.2,
23.035638707,S1-C4,Backend_Bound,37.96,% Slots,,,0.00,5.2,<==
23.035638707,S1-C4,Frontend_Bound.Frontend_Latency,41.07,% Slots,,rs_events.empty_end,0.00,5.2,
23.035638707,S1-C4,Backend_Bound.Memory_Bound,16.52,% Slots,,,0.00,5.2,
23.035638707,S1-C4,Backend_Bound.Core_Bound,21.44,% Slots,,,0.00,5.2,
23.035638707,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.47,
23.035638707,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
23.035638707,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
23.035638707,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
23.035638707,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.19,% Clocks,,,0.00,5.2,
23.035638707,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
23.035638707,S1-C5,Bad_Speculation,15.90,% Slots,,,0.00,5.21,
23.035638707,S1-C5,Bad_Speculation.Branch_Mispredicts,15.71,% Slots,,br_misp_retired.all_branches,0.00,5.21,
23.035638707,S1-C5,Backend_Bound,28.06,% Slots,,,0.00,5.21,<==
23.035638707,S1-C5,Backend_Bound.Memory_Bound,13.16,% Slots,,,0.00,5.21,
23.035638707,S1-C5,Backend_Bound.Core_Bound,14.90,% Slots,,,0.00,5.21,
23.035638707,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
23.035638707,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
23.035638707,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.47,% Clocks,,,0.00,5.2,
23.035638707,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
23.035638707,S1-C6,Frontend_Bound,28.53,% Slots,,,0.00,5.2,
23.035638707,S1-C6,Backend_Bound,36.82,% Slots,,,0.00,5.2,
23.035638707,S1-C6,Frontend_Bound.Frontend_Latency,23.28,% Slots,,rs_events.empty_end,0.00,5.2,
23.035638707,S1-C6,Backend_Bound.Memory_Bound,52.28,% Slots,,,0.00,5.2,
23.035638707,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
23.035638707,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
23.035638707,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
23.035638707,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
23.035638707,S1-C7,Frontend_Bound,25.85,% Slots,,,0.00,5.21,
23.035638707,S1-C7,Bad_Speculation,11.61,% Slots,,,0.00,5.21,
23.035638707,S1-C7,Backend_Bound,32.37,% Slots,,,0.00,5.21,
23.035638707,S1-C7,Frontend_Bound.Frontend_Latency,17.21,% Slots,,rs_events.empty_end,0.00,5.21,
23.035638707,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.12,% Slots,,,0.00,5.21,
23.035638707,S1-C7,Bad_Speculation.Branch_Mispredicts,11.47,% Slots,,br_misp_retired.all_branches,0.00,5.21,
23.035638707,S1-C7,Backend_Bound.Memory_Bound,20.16,% Slots,,,0.00,5.21,
23.035638707,S1-C7,Backend_Bound.Core_Bound,12.20,% Slots,,,0.00,5.21,
23.035638707,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
23.035638707,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.42,% Core_Clocks,,,0.00,5.21,
23.035638707,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.38,% Core_Clocks,,,0.00,5.21,
23.035638707,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
23.035638707,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
23.035638707,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.24,% Clocks,,,0.00,5.2,
23.035638707,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
23.035638707,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
23.035638707,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
23.035638707,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
23.035638707,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
23.035638707,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
23.035638707,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
23.035638707,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
23.035638707,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
23.035638707,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
23.035638707,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
23.035638707,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
23.035638707,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
23.035638707,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
23.035638707,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
23.035638707,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
23.035638707,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
24.556220899,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.18,% Slots,,,0.00,5.25,
24.556220899,S0-C0,Bad_Speculation.Branch_Mispredicts,16.94,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.556220899,S0-C0,Backend_Bound.Memory_Bound,76.38,% Slots,,,0.00,5.25,
24.556220899,S0-C0,Bad_Speculation,17.04,% Slots,,,0.00,5.25,
24.556220899,S0-C0,Backend_Bound,37.22,% Slots,,,0.00,5.25,
24.556220899,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.10,% Core_Clocks,,,0.00,5.25,
24.556220899,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,21.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
24.556220899,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,8.26,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.59,
24.556220899,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
24.556220899,S0-C1,Frontend_Bound,36.20,% Slots,,,0.00,5.25,
24.556220899,S0-C1,Backend_Bound,37.87,% Slots,,,0.00,5.25,
24.556220899,S0-C1,Retiring,18.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.556220899,S0-C1,Frontend_Bound.Frontend_Latency,22.54,% Slots,,rs_events.empty_end,0.00,5.25,
24.556220899,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.01,% Slots,,,0.00,5.25,
24.556220899,S0-C1,Backend_Bound.Memory_Bound,39.60,% Slots,,,0.00,5.25,
24.556220899,S0-C1,Retiring.Microcode_Sequencer,6.57,% Slots,,idq.ms_uops,0.00,5.26,
24.556220899,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.50,% Clocks,,,0.00,5.25,
24.556220899,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.556220899,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.21,% Clocks,,idq.ms_switches,0.00,5.25,
24.556220899,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.30,% Core_Clocks,,,0.00,5.25,
24.556220899,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.53,% Core_Clocks,,,0.00,5.25,
24.556220899,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
24.556220899,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
24.556220899,S0-C2,Frontend_Bound,35.18,% Slots,,,0.00,5.25,
24.556220899,S0-C2,Bad_Speculation,10.61,% Slots,,,0.00,5.25,
24.556220899,S0-C2,Backend_Bound,34.89,% Slots,,,0.00,5.25,
24.556220899,S0-C2,Frontend_Bound.Frontend_Latency,30.73,% Slots,,rs_events.empty_end,0.00,5.25,<==
24.556220899,S0-C2,Bad_Speculation.Branch_Mispredicts,10.12,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.556220899,S0-C2,Backend_Bound.Memory_Bound,67.46,% Slots,,,0.00,5.25,
24.556220899,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.35,% Clocks,,,0.00,5.25,
24.556220899,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
24.556220899,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
24.556220899,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
24.556220899,S0-C3,Frontend_Bound,34.15,% Slots,,,0.00,5.25,
24.556220899,S0-C3,Backend_Bound,38.64,% Slots,,,0.00,5.25,
24.556220899,S0-C3,Retiring,21.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.556220899,S0-C3,Frontend_Bound.Frontend_Latency,31.55,% Slots,,rs_events.empty_end,0.00,5.25,
24.556220899,S0-C3,Backend_Bound.Memory_Bound,37.01,% Slots,,,0.00,5.25,<==
24.556220899,S0-C3,Retiring.Microcode_Sequencer,2.90,% Slots,,idq.ms_uops,0.00,5.26,
24.556220899,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.95,% Clocks,,,0.00,5.26,
24.556220899,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.556220899,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.91,% Clocks,,idq.ms_switches,0.00,5.26,
24.556220899,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
24.556220899,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
24.556220899,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
24.556220899,S0-C4,Frontend_Bound,38.58,% Slots,,,0.00,5.26,
24.556220899,S0-C4,Backend_Bound,36.05,% Slots,,,0.00,5.26,
24.556220899,S0-C4,Retiring,18.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.556220899,S0-C4,Frontend_Bound.Frontend_Latency,29.25,% Slots,,rs_events.empty_end,0.00,5.25,
24.556220899,S0-C4,Backend_Bound.Core_Bound,92.22,% Slots,,,0.00,5.25,
24.556220899,S0-C4,Retiring.Microcode_Sequencer,3.20,% Slots,,idq.ms_uops,0.00,5.26,
24.556220899,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.46,% Clocks,,,0.00,5.25,
24.556220899,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
24.556220899,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.88,% Clocks,,idq.ms_switches,0.00,5.25,
24.556220899,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.12,% Clocks,,,0.00,5.25,
24.556220899,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
24.556220899,S0-C5,Frontend_Bound,29.43,% Slots,,,0.00,5.25,
24.556220899,S0-C5,Bad_Speculation,17.43,% Slots,,,0.00,5.25,
24.556220899,S0-C5,Backend_Bound,26.47,% Slots,,,0.00,5.25,
24.556220899,S0-C5,Retiring,16.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
24.556220899,S0-C5,Frontend_Bound.Frontend_Latency,24.60,% Slots,,rs_events.empty_end,0.00,5.25,<==
24.556220899,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.99,% Slots,,,0.00,5.25,
24.556220899,S0-C5,Bad_Speculation.Branch_Mispredicts,16.52,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.556220899,S0-C5,Backend_Bound.Memory_Bound,15.57,% Slots,,,0.00,5.25,
24.556220899,S0-C5,Backend_Bound.Core_Bound,10.90,% Slots,,,0.00,5.25,
24.556220899,S0-C5,Retiring.Microcode_Sequencer,7.24,% Slots,,idq.ms_uops,0.00,5.25,
24.556220899,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.10,% Clocks,,,0.00,5.26,
24.556220899,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.556220899,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.73,% Clocks,,idq.ms_switches,0.00,5.26,
24.556220899,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.87,% Core_Clocks,,,0.00,5.25,
24.556220899,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.33,% Core_Clocks,,,0.00,5.26,
24.556220899,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
24.556220899,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
24.556220899,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,91.46,% Clocks,,,0.00,5.25,
24.556220899,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
24.556220899,S0-C6,Frontend_Bound,43.57,% Slots,,,0.00,5.25,
24.556220899,S0-C6,Backend_Bound,34.69,% Slots,,,0.00,5.25,
24.556220899,S0-C6,Retiring,19.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.556220899,S0-C6,Frontend_Bound.Frontend_Latency,47.91,% Slots,,rs_events.empty_end,0.00,5.25,
24.556220899,S0-C6,Backend_Bound.Memory_Bound,22.79,% Slots,,,0.00,5.25,
24.556220899,S0-C6,Backend_Bound.Core_Bound,11.91,% Slots,,,0.00,5.25,
24.556220899,S0-C6,Retiring.Microcode_Sequencer,9.12,% Slots,,idq.ms_uops,0.00,5.26,
24.556220899,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.87,% Clocks,,,0.00,5.25,
24.556220899,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
24.556220899,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.45,% Clocks,,idq.ms_switches,0.00,5.25,
24.556220899,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
24.556220899,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
24.556220899,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.65,% Clocks,,,0.00,5.25,
24.556220899,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
24.556220899,S0-C7,Frontend_Bound,31.46,% Slots,,,0.00,5.25,
24.556220899,S0-C7,Bad_Speculation,14.65,% Slots,,,0.00,5.25,
24.556220899,S0-C7,Backend_Bound,26.24,% Slots,,,0.00,5.25,
24.556220899,S0-C7,Retiring,13.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.556220899,S0-C7,Frontend_Bound.Frontend_Latency,16.44,% Slots,,rs_events.empty_end,0.00,5.25,
24.556220899,S0-C7,Bad_Speculation.Branch_Mispredicts,14.24,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.556220899,S0-C7,Backend_Bound.Memory_Bound,23.99,% Slots,,,0.00,5.25,
24.556220899,S0-C7,Retiring.Microcode_Sequencer,7.15,% Slots,,idq.ms_uops,0.00,5.26,
24.556220899,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.56,% Clocks,,,0.00,5.25,
24.556220899,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
24.556220899,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.80,% Clocks,,idq.ms_switches,0.00,5.25,
24.556220899,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
24.556220899,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
24.556220899,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
24.556220899,S1-C0,Frontend_Bound,44.32,% Slots,,,0.00,5.25,
24.556220899,S1-C0,Backend_Bound,33.69,% Slots,,,0.00,5.25,
24.556220899,S1-C0,Frontend_Bound.Frontend_Latency,38.44,% Slots,,rs_events.empty_end,0.00,5.25,
24.556220899,S1-C0,Backend_Bound.Memory_Bound,18.61,% Slots,,,0.00,5.25,
24.556220899,S1-C0,Backend_Bound.Core_Bound,15.08,% Slots,,,0.00,5.25,
24.556220899,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.25,
24.556220899,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
24.556220899,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
24.556220899,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.40,% Clocks,,,0.00,5.26,
24.556220899,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
24.556220899,S1-C1,Frontend_Bound,35.49,% Slots,,,0.00,5.25,<==
24.556220899,S1-C1,Backend_Bound,12.93,% Slots,,,0.00,5.25,
24.556220899,S1-C1,Frontend_Bound.Frontend_Latency,20.23,% Slots,,rs_events.empty_end,0.00,5.25,
24.556220899,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.37,% Slots,,,0.00,5.25,
24.556220899,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.25,
24.556220899,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.01,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.26,
24.556220899,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.556220899,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
24.556220899,S1-C2,Frontend_Bound,24.14,% Slots,,,0.00,5.26,
24.556220899,S1-C2,Bad_Speculation,12.15,% Slots,,,0.00,5.26,
24.556220899,S1-C2,Backend_Bound,35.72,% Slots,,,0.00,5.26,
24.556220899,S1-C2,Frontend_Bound.Frontend_Latency,15.99,% Slots,,rs_events.empty_end,0.00,5.25,
24.556220899,S1-C2,Frontend_Bound.Frontend_Bandwidth,30.84,% Slots,,,0.00,5.26,
24.556220899,S1-C2,Bad_Speculation.Branch_Mispredicts,11.95,% Slots,,br_misp_retired.all_branches,0.00,5.26,
24.556220899,S1-C2,Backend_Bound.Memory_Bound,26.39,% Slots,,,0.00,5.25,
24.556220899,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.26,
24.556220899,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.556220899,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.19,% Core_Clocks,,,0.00,5.25,
24.556220899,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,30.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
24.556220899,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,10.56,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.58,
24.556220899,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
24.556220899,S1-C3,Frontend_Bound,39.42,% Slots,,,0.00,5.25,
24.556220899,S1-C3,Bad_Speculation,11.20,% Slots,,,0.00,5.25,
24.556220899,S1-C3,Backend_Bound,31.51,% Slots,,,0.00,5.25,
24.556220899,S1-C3,Retiring,23.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.556220899,S1-C3,Frontend_Bound.Frontend_Latency,41.32,% Slots,,rs_events.empty_end,0.00,5.25,<==
24.556220899,S1-C3,Bad_Speculation.Branch_Mispredicts,11.10,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.556220899,S1-C3,Backend_Bound.Core_Bound,73.36,% Slots,,,0.00,5.25,
24.556220899,S1-C3,Retiring.Microcode_Sequencer,6.08,% Slots,,idq.ms_uops,0.00,5.26,
24.556220899,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.79,% Clocks,,,0.00,5.25,
24.556220899,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
24.556220899,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.62,% Clocks,,idq.ms_switches,0.00,5.25,
24.556220899,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.55,% Clocks,,,0.00,5.27,
24.556220899,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
24.556220899,S1-C4,Frontend_Bound,44.70,% Slots,,,0.00,5.25,
24.556220899,S1-C4,Bad_Speculation,11.07,% Slots,,,0.00,5.25,
24.556220899,S1-C4,Backend_Bound,27.47,% Slots,,,0.00,5.25,
24.556220899,S1-C4,Retiring,18.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.556220899,S1-C4,Frontend_Bound.Frontend_Latency,22.68,% Slots,,rs_events.empty_end,0.00,5.25,
24.556220899,S1-C4,Bad_Speculation.Branch_Mispredicts,10.83,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.556220899,S1-C4,Backend_Bound.Memory_Bound,19.18,% Slots,,,0.00,5.25,
24.556220899,S1-C4,Retiring.Microcode_Sequencer,6.82,% Slots,,idq.ms_uops,0.00,5.26,
24.556220899,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.74,% Clocks,,,0.00,5.25,
24.556220899,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
24.556220899,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.89,% Clocks,,idq.ms_switches,0.00,5.25,
24.556220899,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
24.556220899,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
24.556220899,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
24.556220899,S1-C5,Frontend_Bound,39.63,% Slots,,,0.00,5.25,
24.556220899,S1-C5,Backend_Bound,36.76,% Slots,,,0.00,5.25,
24.556220899,S1-C5,Retiring,28.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
24.556220899,S1-C5,Frontend_Bound.Frontend_Latency,26.86,% Slots,,rs_events.empty_end,0.00,5.25,
24.556220899,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.04,% Slots,,,0.00,5.25,
24.556220899,S1-C5,Backend_Bound.Core_Bound,27.92,% Slots,,,0.00,5.25,
24.556220899,S1-C5,Retiring.Microcode_Sequencer,1.76,% Slots,,idq.ms_uops,0.00,5.25,
24.556220899,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.16,% Clocks,,,0.00,5.26,
24.556220899,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
24.556220899,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.32,% Clocks,,idq.ms_switches,0.00,5.26,
24.556220899,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.47,% Core_Clocks,,,0.00,5.25,
24.556220899,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.91,% Core_Clocks,,,0.00,5.25,
24.556220899,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.23,% Clocks,,,0.00,5.26,
24.556220899,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
24.556220899,S1-C6,Frontend_Bound,36.23,% Slots,,,0.00,5.25,<==
24.556220899,S1-C6,Backend_Bound,33.41,% Slots,,,0.00,5.25,
24.556220899,S1-C6,Frontend_Bound.Frontend_Latency,18.76,% Slots,,rs_events.empty_end,0.00,5.25,
24.556220899,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.13,% Slots,,,0.00,5.25,
24.556220899,S1-C6,Backend_Bound.Memory_Bound,18.10,% Slots,,,0.00,5.25,
24.556220899,S1-C6,Backend_Bound.Core_Bound,15.31,% Slots,,,0.00,5.25,
24.556220899,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.556220899,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.41,% Core_Clocks,,,0.00,5.26,
24.556220899,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
24.556220899,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
24.556220899,S1-C7,Frontend_Bound,41.89,% Slots,,,0.00,5.25,
24.556220899,S1-C7,Backend_Bound,29.22,% Slots,,,0.00,5.25,
24.556220899,S1-C7,Retiring,31.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.556220899,S1-C7,Frontend_Bound.Frontend_Latency,37.94,% Slots,,rs_events.empty_end,0.00,5.25,<==
24.556220899,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.72,% Slots,,,0.00,5.25,
24.556220899,S1-C7,Backend_Bound.Memory_Bound,46.19,% Slots,,,0.00,5.25,
24.556220899,S1-C7,Retiring.Microcode_Sequencer,2.43,% Slots,,idq.ms_uops,0.00,5.26,
24.556220899,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.25,
24.556220899,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.556220899,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.18,% Clocks,,idq.ms_switches,0.00,5.25,
24.556220899,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.38,% Core_Clocks,,,0.00,5.25,
24.556220899,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.52,% Core_Clocks,,,0.00,5.25,
24.556220899,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
24.556220899,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
24.556220899,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
24.556220899,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
24.556220899,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
24.556220899,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
24.556220899,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
24.556220899,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
24.556220899,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
24.556220899,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
24.556220899,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
24.556220899,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
24.556220899,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
24.556220899,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
24.556220899,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
24.556220899,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
24.556220899,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
24.556220899,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
24.556220899,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
26.058855719,S0-C0,Frontend_Bound,38.16,% Slots,,,0.00,5.31,
26.058855719,S0-C0,Backend_Bound,37.69,% Slots,,,0.00,5.31,
26.058855719,S0-C0,Retiring,22.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
26.058855719,S0-C0,Frontend_Bound.Frontend_Latency,44.23,% Slots,,rs_events.empty_end,0.00,5.31,<==
26.058855719,S0-C0,Backend_Bound.Memory_Bound,10.38,% Slots,,,0.00,5.31,
26.058855719,S0-C0,Backend_Bound.Core_Bound,27.31,% Slots,,,0.00,5.31,
26.058855719,S0-C0,Retiring.Microcode_Sequencer,7.33,% Slots,,idq.ms_uops,0.00,5.05,
26.058855719,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.04,% Clocks,,,0.00,5.05,
26.058855719,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
26.058855719,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.45,% Clocks,,idq.ms_switches,0.00,5.05,
26.058855719,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
26.058855719,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
26.058855719,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.88,% Clocks,,,0.00,5.27,
26.058855719,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
26.058855719,S0-C1,Frontend_Bound,34.94,% Slots,,,0.00,5.31,
26.058855719,S0-C1,Backend_Bound,40.45,% Slots,,,0.00,5.31,
26.058855719,S0-C1,Retiring,17.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
26.058855719,S0-C1,Frontend_Bound.Frontend_Latency,32.61,% Slots,,rs_events.empty_end,0.00,5.31,
26.058855719,S0-C1,Backend_Bound.Memory_Bound,10.24,% Slots,,,0.00,5.31,
26.058855719,S0-C1,Backend_Bound.Core_Bound,30.22,% Slots,,,0.00,5.31,<==
26.058855719,S0-C1,Retiring.Microcode_Sequencer,6.30,% Slots,,idq.ms_uops,0.00,5.05,
26.058855719,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.45,% Clocks,,,0.00,5.05,
26.058855719,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
26.058855719,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.65,% Clocks,,idq.ms_switches,0.00,5.05,
26.058855719,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
26.058855719,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
26.058855719,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
26.058855719,S0-C2,Frontend_Bound,36.30,% Slots,,,0.00,5.31,
26.058855719,S0-C2,Backend_Bound,39.66,% Slots,,,0.00,5.31,<==
26.058855719,S0-C2,Retiring,16.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
26.058855719,S0-C2,Frontend_Bound.Frontend_Latency,77.87,% Slots,,rs_events.empty_end,0.00,5.31,
26.058855719,S0-C2,Backend_Bound.Memory_Bound,19.63,% Slots,,,0.00,5.31,
26.058855719,S0-C2,Backend_Bound.Core_Bound,20.02,% Slots,,,0.00,5.31,
26.058855719,S0-C2,Retiring.Microcode_Sequencer,6.21,% Slots,,idq.ms_uops,0.00,5.05,
26.058855719,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.38,% Clocks,,,0.00,5.05,
26.058855719,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
26.058855719,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.31,% Clocks,,idq.ms_switches,0.00,5.05,
26.058855719,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
26.058855719,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
26.058855719,S0-C3,Frontend_Bound,35.98,% Slots,,,0.00,5.31,
26.058855719,S0-C3,Backend_Bound,40.38,% Slots,,,0.00,5.31,
26.058855719,S0-C3,Retiring,23.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
26.058855719,S0-C3,Frontend_Bound.Frontend_Latency,62.26,% Slots,,rs_events.empty_end,0.00,5.31,
26.058855719,S0-C3,Backend_Bound.Memory_Bound,32.95,% Slots,,,0.00,5.31,
26.058855719,S0-C3,Retiring.Microcode_Sequencer,8.34,% Slots,,idq.ms_uops,0.00,5.05,
26.058855719,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.05,
26.058855719,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
26.058855719,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.49,% Clocks,,idq.ms_switches,0.00,5.05,
26.058855719,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
26.058855719,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
26.058855719,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
26.058855719,S0-C4,Frontend_Bound,35.66,% Slots,,,0.00,5.31,
26.058855719,S0-C4,Backend_Bound,40.42,% Slots,,,0.00,5.31,
26.058855719,S0-C4,Retiring,22.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
26.058855719,S0-C4,Frontend_Bound.Frontend_Latency,47.61,% Slots,,rs_events.empty_end,0.00,5.31,
26.058855719,S0-C4,Backend_Bound.Core_Bound,31.61,% Slots,,,0.00,5.31,<==
26.058855719,S0-C4,Retiring.Microcode_Sequencer,6.45,% Slots,,idq.ms_uops,0.00,5.04,
26.058855719,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.99,% Clocks,,,0.00,5.05,
26.058855719,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
26.058855719,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.50,% Clocks,,idq.ms_switches,0.00,5.05,
26.058855719,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
26.058855719,S0-C5,Frontend_Bound,35.73,% Slots,,,0.00,5.31,
26.058855719,S0-C5,Backend_Bound,40.74,% Slots,,,0.00,5.31,
26.058855719,S0-C5,Retiring,23.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
26.058855719,S0-C5,Frontend_Bound.Frontend_Latency,51.53,% Slots,,rs_events.empty_end,0.00,5.31,
26.058855719,S0-C5,Backend_Bound.Memory_Bound,31.18,% Slots,,,0.00,5.31,<==
26.058855719,S0-C5,Retiring.Microcode_Sequencer,7.97,% Slots,,idq.ms_uops,0.00,5.05,
26.058855719,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.12,% Clocks,,,0.00,5.05,
26.058855719,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
26.058855719,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.43,% Clocks,,idq.ms_switches,0.00,5.05,
26.058855719,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
26.058855719,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
26.058855719,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
26.058855719,S0-C6,Frontend_Bound,36.32,% Slots,,,0.00,5.31,
26.058855719,S0-C6,Backend_Bound,40.91,% Slots,,,0.00,5.31,<==
26.058855719,S0-C6,Frontend_Bound.Frontend_Latency,58.72,% Slots,,rs_events.empty_end,0.00,5.31,
26.058855719,S0-C6,Backend_Bound.Memory_Bound,18.54,% Slots,,,0.00,5.31,
26.058855719,S0-C6,Backend_Bound.Core_Bound,22.37,% Slots,,,0.00,5.31,
26.058855719,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.44,% Clocks,,,0.00,5.06,
26.058855719,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
26.058855719,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
26.058855719,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
26.058855719,S0-C7,Frontend_Bound,35.34,% Slots,,,0.00,5.31,
26.058855719,S0-C7,Backend_Bound,41.06,% Slots,,,0.00,5.31,
26.058855719,S0-C7,Retiring,12.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
26.058855719,S0-C7,Frontend_Bound.Frontend_Latency,32.82,% Slots,,rs_events.empty_end,0.00,5.31,
26.058855719,S0-C7,Backend_Bound.Memory_Bound,26.38,% Slots,,,0.00,5.31,
26.058855719,S0-C7,Backend_Bound.Core_Bound,14.68,% Slots,,,0.00,5.31,
26.058855719,S0-C7,Retiring.Microcode_Sequencer,5.65,% Slots,,idq.ms_uops,0.00,5.05,
26.058855719,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.05,
26.058855719,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
26.058855719,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.40,% Clocks,,idq.ms_switches,0.00,5.05,
26.058855719,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,<==
26.058855719,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
26.058855719,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
26.058855719,S1-C0,Frontend_Bound,45.84,% Slots,,,0.00,5.31,
26.058855719,S1-C0,Bad_Speculation,12.58,% Slots,,,0.00,5.31,
26.058855719,S1-C0,Backend_Bound,23.18,% Slots,,,0.00,5.31,
26.058855719,S1-C0,Retiring,16.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
26.058855719,S1-C0,Frontend_Bound.Frontend_Bandwidth,94.60,% Slots,,,0.00,5.31,
26.058855719,S1-C0,Bad_Speculation.Branch_Mispredicts,11.57,% Slots,,br_misp_retired.all_branches,0.00,5.31,
26.058855719,S1-C0,Backend_Bound.Memory_Bound,14.39,% Slots,,,0.00,5.31,
26.058855719,S1-C0,Retiring.Microcode_Sequencer,6.24,% Slots,,idq.ms_uops,0.00,5.05,
26.058855719,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.37,% Clocks,,idq.ms_switches,0.00,5.05,
26.058855719,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.39,% Core_Clocks,,,0.00,5.32,<==
26.058855719,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
26.058855719,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
26.058855719,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
26.058855719,S1-C1,Frontend_Bound,33.53,% Slots,,,0.00,5.31,
26.058855719,S1-C1,Backend_Bound,14.22,% Slots,,,0.00,5.31,
26.058855719,S1-C1,Retiring,38.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
26.058855719,S1-C1,Frontend_Bound.Frontend_Latency,17.33,% Slots,,rs_events.empty_end,0.00,5.31,
26.058855719,S1-C1,Frontend_Bound.Frontend_Bandwidth,19.58,% Slots,,,0.00,5.31,
26.058855719,S1-C1,Retiring.Microcode_Sequencer,2.45,% Slots,,idq.ms_uops,0.00,5.05,<==
26.058855719,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.61,% Clocks,,,0.00,5.05,
26.058855719,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
26.058855719,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.60,% Clocks,,idq.ms_switches,0.00,5.05,
26.058855719,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
26.058855719,S1-C2,Frontend_Bound,28.79,% Slots,,,0.00,5.31,
26.058855719,S1-C2,Backend_Bound,32.03,% Slots,,,0.00,5.31,
26.058855719,S1-C2,Frontend_Bound.Frontend_Latency,16.63,% Slots,,rs_events.empty_end,0.00,5.31,
26.058855719,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.91,% Slots,,,0.00,5.31,
26.058855719,S1-C2,Backend_Bound.Memory_Bound,24.50,% Slots,,,0.00,5.31,
26.058855719,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
26.058855719,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.27,% Core_Clocks,,,0.00,5.32,
26.058855719,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,<==
26.058855719,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
26.058855719,S1-C3,Frontend_Bound,33.72,% Slots,,,0.00,5.31,<==
26.058855719,S1-C3,Bad_Speculation,11.14,% Slots,,,0.00,5.31,
26.058855719,S1-C3,Backend_Bound,28.55,% Slots,,,0.00,5.31,
26.058855719,S1-C3,Retiring,22.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
26.058855719,S1-C3,Frontend_Bound.Frontend_Latency,22.86,% Slots,,rs_events.empty_end,0.00,5.31,
26.058855719,S1-C3,Frontend_Bound.Frontend_Bandwidth,18.99,% Slots,,,0.00,5.31,
26.058855719,S1-C3,Bad_Speculation.Branch_Mispredicts,10.72,% Slots,,br_misp_retired.all_branches,0.00,5.31,
26.058855719,S1-C3,Backend_Bound.Memory_Bound,20.59,% Slots,,,0.00,5.31,
26.058855719,S1-C3,Retiring.Microcode_Sequencer,4.29,% Slots,,idq.ms_uops,0.00,5.05,
26.058855719,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.48,% Clocks,,,0.00,5.05,
26.058855719,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.11,% Clocks,,idq.ms_switches,0.00,5.05,
26.058855719,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.17,% Core_Clocks,,,0.00,5.32,
26.058855719,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.41,% Core_Clocks,,,0.00,5.32,
26.058855719,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.36,
26.058855719,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
26.058855719,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
26.058855719,S1-C4,Frontend_Bound,37.10,% Slots,,,0.00,5.31,
26.058855719,S1-C4,Bad_Speculation,14.50,% Slots,,,0.00,5.31,
26.058855719,S1-C4,Backend_Bound,25.33,% Slots,,,0.00,5.31,
26.058855719,S1-C4,Retiring,16.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
26.058855719,S1-C4,Frontend_Bound.Frontend_Latency,17.40,% Slots,,rs_events.empty_end,0.00,5.31,
26.058855719,S1-C4,Bad_Speculation.Branch_Mispredicts,13.39,% Slots,,br_misp_retired.all_branches,0.00,5.31,
26.058855719,S1-C4,Backend_Bound.Memory_Bound,13.33,% Slots,,,0.00,5.31,
26.058855719,S1-C4,Backend_Bound.Core_Bound,11.99,% Slots,,,0.00,5.31,
26.058855719,S1-C4,Retiring.Microcode_Sequencer,7.08,% Slots,,idq.ms_uops,0.00,5.05,
26.058855719,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.39,% Clocks,,,0.00,5.05,
26.058855719,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
26.058855719,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.64,% Clocks,,idq.ms_switches,0.00,5.05,
26.058855719,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
26.058855719,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
26.058855719,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
26.058855719,S1-C5,Frontend_Bound,31.48,% Slots,,,0.00,5.31,
26.058855719,S1-C5,Backend_Bound,38.28,% Slots,,,0.00,5.31,
26.058855719,S1-C5,Retiring,16.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
26.058855719,S1-C5,Frontend_Bound.Frontend_Latency,17.83,% Slots,,rs_events.empty_end,0.00,5.31,
26.058855719,S1-C5,Frontend_Bound.Frontend_Bandwidth,38.19,% Slots,,,0.00,5.31,
26.058855719,S1-C5,Backend_Bound.Memory_Bound,23.65,% Slots,,,0.00,5.31,<==
26.058855719,S1-C5,Backend_Bound.Core_Bound,14.63,% Slots,,,0.00,5.31,
26.058855719,S1-C5,Retiring.Microcode_Sequencer,6.17,% Slots,,idq.ms_uops,0.00,5.05,
26.058855719,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.09,% Clocks,,,0.00,5.05,
26.058855719,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
26.058855719,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.77,% Clocks,,idq.ms_switches,0.00,5.05,
26.058855719,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.74,% Core_Clocks,,,0.00,5.32,
26.058855719,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
26.058855719,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
26.058855719,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
26.058855719,S1-C6,Frontend_Bound,37.64,% Slots,,,0.00,5.31,
26.058855719,S1-C6,Bad_Speculation,12.54,% Slots,,,0.00,5.31,
26.058855719,S1-C6,Backend_Bound,29.02,% Slots,,,0.00,5.31,
26.058855719,S1-C6,Retiring,27.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
26.058855719,S1-C6,Frontend_Bound.Frontend_Latency,31.19,% Slots,,rs_events.empty_end,0.00,5.31,
26.058855719,S1-C6,Frontend_Bound.Frontend_Bandwidth,64.11,% Slots,,,0.00,5.31,
26.058855719,S1-C6,Bad_Speculation.Branch_Mispredicts,11.30,% Slots,,br_misp_retired.all_branches,0.00,5.31,
26.058855719,S1-C6,Backend_Bound.Memory_Bound,32.69,% Slots,,,0.00,5.31,
26.058855719,S1-C6,Retiring.Microcode_Sequencer,2.94,% Slots,,idq.ms_uops,0.00,5.05,
26.058855719,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.07,% Clocks,,,0.00,5.05,
26.058855719,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
26.058855719,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.76,% Clocks,,idq.ms_switches,0.00,5.05,
26.058855719,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.53,% Core_Clocks,,,0.00,5.32,<==
26.058855719,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,
26.058855719,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
26.058855719,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
26.058855719,S1-C7,Frontend_Bound,23.33,% Slots,,,0.00,5.31,
26.058855719,S1-C7,Backend_Bound,43.98,% Slots,,,0.00,5.31,<==
26.058855719,S1-C7,Backend_Bound.Memory_Bound,20.60,% Slots,,,0.00,5.31,
26.058855719,S1-C7,Backend_Bound.Core_Bound,23.38,% Slots,,,0.00,5.31,
26.058855719,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
26.058855719,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
26.058855719,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
26.058855719,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
26.058855719,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
26.058855719,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
26.058855719,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
26.058855719,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
26.058855719,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
26.058855719,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
26.058855719,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
26.058855719,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
26.058855719,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
26.058855719,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
26.058855719,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
26.058855719,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
26.058855719,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
26.058855719,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
27.567068704,S0-C0,Frontend_Bound,22.04,% Slots,,,0.00,5.31,
27.567068704,S0-C0,Backend_Bound,34.32,% Slots,,,0.00,5.31,
27.567068704,S0-C0,Backend_Bound.Memory_Bound,34.76,% Slots,,,0.00,5.3,
27.567068704,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
27.567068704,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
27.567068704,S0-C1,Frontend_Bound,31.28,% Slots,,,0.00,5.3,
27.567068704,S0-C1,Backend_Bound,38.79,% Slots,,,0.00,5.3,
27.567068704,S0-C1,Retiring,17.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
27.567068704,S0-C1,Frontend_Bound.Frontend_Latency,24.76,% Slots,,rs_events.empty_end,0.00,5.3,
27.567068704,S0-C1,Backend_Bound.Memory_Bound,26.26,% Slots,,,0.00,5.3,
27.567068704,S0-C1,Backend_Bound.Core_Bound,12.53,% Slots,,,0.00,5.3,
27.567068704,S0-C1,Retiring.Microcode_Sequencer,10.61,% Slots,,idq.ms_uops,0.00,5.31,
27.567068704,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.3,
27.567068704,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
27.567068704,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.71,% Clocks,,idq.ms_switches,0.00,5.3,
27.567068704,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,<==
27.567068704,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,81.97,% Clocks,,,0.00,5.03,
27.567068704,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
27.567068704,S0-C2,Frontend_Bound,31.05,% Slots,,,0.00,5.3,
27.567068704,S0-C2,Backend_Bound,40.31,% Slots,,,0.00,5.3,
27.567068704,S0-C2,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
27.567068704,S0-C2,Frontend_Bound.Frontend_Latency,16.19,% Slots,,rs_events.empty_end,0.00,5.3,
27.567068704,S0-C2,Frontend_Bound.Frontend_Bandwidth,34.04,% Slots,,,0.00,5.04,
27.567068704,S0-C2,Backend_Bound.Memory_Bound,53.51,% Slots,,,0.00,5.3,
27.567068704,S0-C2,Retiring.Microcode_Sequencer,13.31,% Slots,,idq.ms_uops,0.00,5.31,
27.567068704,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.04,% Clocks,,,0.00,5.31,
27.567068704,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
27.567068704,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.53,% Clocks,,idq.ms_switches,0.00,5.31,
27.567068704,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.89,% Core_Clocks,,,0.00,5.31,
27.567068704,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
27.567068704,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
27.567068704,S0-C3,Frontend_Bound,32.53,% Slots,,,0.00,5.3,
27.567068704,S0-C3,Backend_Bound,39.44,% Slots,,,0.00,5.3,
27.567068704,S0-C3,Frontend_Bound.Frontend_Latency,26.09,% Slots,,rs_events.empty_end,0.00,5.3,
27.567068704,S0-C3,Backend_Bound.Core_Bound,71.02,% Slots,,,0.00,5.3,
27.567068704,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.49,% Clocks,,,0.00,5.04,<==
27.567068704,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
27.567068704,S0-C4,Frontend_Bound,35.19,% Slots,,,0.00,5.3,
27.567068704,S0-C4,Backend_Bound,40.32,% Slots,,,0.00,5.3,
27.567068704,S0-C4,Retiring,14.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
27.567068704,S0-C4,Frontend_Bound.Frontend_Latency,48.91,% Slots,,rs_events.empty_end,0.00,5.3,
27.567068704,S0-C4,Backend_Bound.Memory_Bound,60.86,% Slots,,,0.00,5.3,
27.567068704,S0-C4,Retiring.Microcode_Sequencer,7.92,% Slots,,idq.ms_uops,0.00,5.31,
27.567068704,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.31,
27.567068704,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
27.567068704,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.31,% Clocks,,idq.ms_switches,0.00,5.31,
27.567068704,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
27.567068704,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
27.567068704,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
27.567068704,S0-C5,Frontend_Bound,30.92,% Slots,,,0.00,5.31,
27.567068704,S0-C5,Bad_Speculation,12.49,% Slots,,,0.00,5.31,
27.567068704,S0-C5,Backend_Bound,26.07,% Slots,,,0.00,5.31,
27.567068704,S0-C5,Frontend_Bound.Frontend_Latency,18.27,% Slots,,rs_events.empty_end,0.00,5.3,
27.567068704,S0-C5,Frontend_Bound.Frontend_Bandwidth,45.02,% Slots,,,0.00,5.04,<==
27.567068704,S0-C5,Bad_Speculation.Branch_Mispredicts,12.19,% Slots,,br_misp_retired.all_branches,0.00,5.3,
27.567068704,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.43,% Clocks,,,0.00,5.31,
27.567068704,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
27.567068704,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.13,% Core_Clocks,,,0.00,5.3,
27.567068704,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.28,% Core_Clocks,,,0.00,5.31,
27.567068704,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
27.567068704,S0-C6,Frontend_Bound,36.03,% Slots,,,0.00,5.31,
27.567068704,S0-C6,Backend_Bound,39.65,% Slots,,,0.00,5.31,
27.567068704,S0-C6,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
27.567068704,S0-C6,Frontend_Bound.Frontend_Latency,24.22,% Slots,,rs_events.empty_end,0.00,5.3,
27.567068704,S0-C6,Backend_Bound.Memory_Bound,23.72,% Slots,,,0.00,5.3,
27.567068704,S0-C6,Backend_Bound.Core_Bound,15.93,% Slots,,,0.00,5.3,
27.567068704,S0-C6,Retiring.Microcode_Sequencer,13.34,% Slots,,idq.ms_uops,0.00,5.31,
27.567068704,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.3,
27.567068704,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
27.567068704,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.34,% Clocks,,idq.ms_switches,0.00,5.3,
27.567068704,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
27.567068704,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
27.567068704,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
27.567068704,S0-C7,Frontend_Bound,36.98,% Slots,,,0.00,5.31,
27.567068704,S0-C7,Backend_Bound,39.06,% Slots,,,0.00,5.31,
27.567068704,S0-C7,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
27.567068704,S0-C7,Frontend_Bound.Frontend_Latency,35.50,% Slots,,rs_events.empty_end,0.00,5.3,
27.567068704,S0-C7,Backend_Bound.Memory_Bound,22.05,% Slots,,,0.00,5.3,
27.567068704,S0-C7,Backend_Bound.Core_Bound,17.00,% Slots,,,0.00,5.3,
27.567068704,S0-C7,Retiring.Microcode_Sequencer,12.52,% Slots,,idq.ms_uops,0.00,5.31,
27.567068704,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.93,% Clocks,,,0.00,5.31,
27.567068704,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
27.567068704,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.17,% Clocks,,idq.ms_switches,0.00,5.31,
27.567068704,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,<==
27.567068704,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
27.567068704,S1-C0,Frontend_Bound,35.64,% Slots,,,0.00,5.3,
27.567068704,S1-C0,Bad_Speculation,18.91,% Slots,,,0.00,5.3,
27.567068704,S1-C0,Backend_Bound,18.38,% Slots,,,0.00,5.3,
27.567068704,S1-C0,Frontend_Bound.Frontend_Bandwidth,59.19,% Slots,,,0.00,5.04,
27.567068704,S1-C0,Bad_Speculation.Branch_Mispredicts,18.68,% Slots,,br_misp_retired.all_branches,0.00,5.3,
27.567068704,S1-C0,Backend_Bound.Core_Bound,10.64,% Slots,,,0.00,5.3,
27.567068704,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.32,% Core_Clocks,,,0.00,5.3,<==
27.567068704,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.71,% Clocks,,,0.00,5.04,
27.567068704,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
27.567068704,S1-C1,Frontend_Bound,33.35,% Slots,,,0.00,5.3,<==
27.567068704,S1-C1,Bad_Speculation,11.09,% Slots,,,0.00,5.3,
27.567068704,S1-C1,Backend_Bound,14.13,% Slots,,,0.00,5.3,
27.567068704,S1-C1,Frontend_Bound.Frontend_Latency,15.76,% Slots,,rs_events.empty_end,0.00,5.3,
27.567068704,S1-C1,Frontend_Bound.Frontend_Bandwidth,19.46,% Slots,,,0.00,5.04,
27.567068704,S1-C1,Bad_Speculation.Branch_Mispredicts,10.64,% Slots,,br_misp_retired.all_branches,0.00,5.3,
27.567068704,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.82,% Clocks,,,0.00,5.3,
27.567068704,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
27.567068704,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
27.567068704,S1-C2,Frontend_Bound,32.10,% Slots,,,0.00,5.31,<==
27.567068704,S1-C2,Backend_Bound,28.88,% Slots,,,0.00,5.31,
27.567068704,S1-C2,Backend_Bound.Memory_Bound,11.71,% Slots,,,0.00,5.31,
27.567068704,S1-C2,Backend_Bound.Core_Bound,17.17,% Slots,,,0.00,5.31,
27.567068704,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
27.567068704,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
27.567068704,S1-C3,Frontend_Bound,24.97,% Slots,,,0.00,5.3,
27.567068704,S1-C3,Bad_Speculation,18.13,% Slots,,,0.00,5.3,
27.567068704,S1-C3,Backend_Bound,27.98,% Slots,,,0.00,5.3,
27.567068704,S1-C3,Frontend_Bound.Frontend_Latency,16.74,% Slots,,rs_events.empty_end,0.00,5.3,
27.567068704,S1-C3,Bad_Speculation.Branch_Mispredicts,17.96,% Slots,,br_misp_retired.all_branches,0.00,5.3,
27.567068704,S1-C3,Backend_Bound.Memory_Bound,10.29,% Slots,,,0.00,5.3,
27.567068704,S1-C3,Backend_Bound.Core_Bound,17.68,% Slots,,,0.00,5.3,
27.567068704,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
27.567068704,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
27.567068704,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
27.567068704,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.66,% Clocks,,,0.00,5.04,<==
27.567068704,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
27.567068704,S1-C4,Frontend_Bound,34.83,% Slots,,,0.00,5.3,
27.567068704,S1-C4,Bad_Speculation,12.22,% Slots,,,0.00,5.3,
27.567068704,S1-C4,Backend_Bound,20.92,% Slots,,,0.00,5.3,
27.567068704,S1-C4,Frontend_Bound.Frontend_Latency,26.06,% Slots,,rs_events.empty_end,0.00,5.3,
27.567068704,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.10,% Slots,,,0.00,5.04,
27.567068704,S1-C4,Bad_Speculation.Branch_Mispredicts,12.05,% Slots,,br_misp_retired.all_branches,0.00,5.3,
27.567068704,S1-C4,Backend_Bound.Memory_Bound,12.64,% Slots,,,0.00,5.3,
27.567068704,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.27,% Clocks,,,0.00,5.3,
27.567068704,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
27.567068704,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.16,% Core_Clocks,,,0.00,5.31,
27.567068704,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.71,% Core_Clocks,,,0.00,5.3,
27.567068704,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
27.567068704,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
27.567068704,S1-C5,Frontend_Bound,42.27,% Slots,,,0.00,5.31,<==
27.567068704,S1-C5,Bad_Speculation,13.89,% Slots,,,0.00,5.31,
27.567068704,S1-C5,Backend_Bound,18.57,% Slots,,,0.00,5.31,
27.567068704,S1-C5,Bad_Speculation.Branch_Mispredicts,13.75,% Slots,,br_misp_retired.all_branches,0.00,5.31,
27.567068704,S1-C5,Backend_Bound.Core_Bound,13.49,% Slots,,,0.00,5.31,
27.567068704,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
27.567068704,S1-C6,Frontend_Bound,39.22,% Slots,,,0.00,5.3,
27.567068704,S1-C6,Bad_Speculation,13.08,% Slots,,,0.00,5.3,
27.567068704,S1-C6,Backend_Bound,24.34,% Slots,,,0.00,5.3,
27.567068704,S1-C6,Frontend_Bound.Frontend_Latency,27.33,% Slots,,rs_events.empty_end,0.00,5.3,
27.567068704,S1-C6,Bad_Speculation.Branch_Mispredicts,12.82,% Slots,,br_misp_retired.all_branches,0.00,5.3,
27.567068704,S1-C6,Backend_Bound.Memory_Bound,13.90,% Slots,,,0.00,5.3,
27.567068704,S1-C6,Backend_Bound.Core_Bound,10.44,% Slots,,,0.00,5.3,
27.567068704,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.00,% Clocks,,,0.00,5.31,
27.567068704,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
27.567068704,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
27.567068704,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
27.567068704,S1-C7,Frontend_Bound,32.82,% Slots,,,0.00,5.31,
27.567068704,S1-C7,Bad_Speculation,20.31,% Slots,,,0.00,5.31,
27.567068704,S1-C7,Backend_Bound,19.46,% Slots,,,0.00,5.31,
27.567068704,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.42,% Slots,,,0.00,5.04,<==
27.567068704,S1-C7,Bad_Speculation.Branch_Mispredicts,20.05,% Slots,,br_misp_retired.all_branches,0.00,5.31,
27.567068704,S1-C7,Backend_Bound.Core_Bound,14.42,% Slots,,,0.00,5.31,
27.567068704,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.30,% Core_Clocks,,,0.00,5.31,
27.567068704,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.11,% Core_Clocks,,,0.00,5.31,
27.567068704,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
27.567068704,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
27.567068704,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
27.567068704,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
27.567068704,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
27.567068704,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
27.567068704,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
27.567068704,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
27.567068704,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
27.567068704,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
27.567068704,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
27.567068704,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
27.567068704,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
27.567068704,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
27.567068704,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
27.567068704,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
27.567068704,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
29.07920865,S0-C0,Frontend_Bound,33.83,% Slots,,,0.00,5.3,
29.07920865,S0-C0,Bad_Speculation,10.82,% Slots,,,0.00,5.3,
29.07920865,S0-C0,Backend_Bound,29.36,% Slots,,,0.00,5.3,
29.07920865,S0-C0,Frontend_Bound.Frontend_Latency,24.38,% Slots,,rs_events.empty_end,0.00,5.03,<==
29.07920865,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.63,% Slots,,,0.00,5.3,
29.07920865,S0-C0,Bad_Speculation.Branch_Mispredicts,10.53,% Slots,,br_misp_retired.all_branches,0.00,5.3,
29.07920865,S0-C0,Backend_Bound.Memory_Bound,17.82,% Slots,,,0.00,5.03,
29.07920865,S0-C0,Backend_Bound.Core_Bound,11.54,% Slots,,,0.00,5.03,
29.07920865,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.51,% Clocks,,,0.00,5.29,
29.07920865,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
29.07920865,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.27,% Core_Clocks,,,0.00,5.29,
29.07920865,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
29.07920865,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
29.07920865,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
29.07920865,S0-C1,Frontend_Bound,25.82,% Slots,,,0.00,5.3,
29.07920865,S0-C1,Backend_Bound,42.39,% Slots,,,0.00,5.3,<==
29.07920865,S0-C1,Retiring,22.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
29.07920865,S0-C1,Frontend_Bound.Frontend_Bandwidth,84.18,% Slots,,,0.00,5.3,
29.07920865,S0-C1,Backend_Bound.Memory_Bound,21.36,% Slots,,,0.00,5.03,
29.07920865,S0-C1,Backend_Bound.Core_Bound,21.03,% Slots,,,0.00,5.03,
29.07920865,S0-C1,Retiring.Microcode_Sequencer,12.08,% Slots,,idq.ms_uops,0.00,5.3,
29.07920865,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.50,% Clocks,,idq.ms_switches,0.00,5.29,
29.07920865,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
29.07920865,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.40,% Clocks,,,0.00,5.03,
29.07920865,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
29.07920865,S0-C2,Frontend_Bound,26.54,% Slots,,,0.00,5.3,
29.07920865,S0-C2,Backend_Bound,42.14,% Slots,,,0.00,5.3,<==
29.07920865,S0-C2,Retiring,18.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
29.07920865,S0-C2,Frontend_Bound.Frontend_Latency,15.91,% Slots,,rs_events.empty_end,0.00,5.03,
29.07920865,S0-C2,Backend_Bound.Memory_Bound,20.53,% Slots,,,0.00,5.03,
29.07920865,S0-C2,Backend_Bound.Core_Bound,21.60,% Slots,,,0.00,5.03,
29.07920865,S0-C2,Retiring.Microcode_Sequencer,14.42,% Slots,,idq.ms_uops,0.00,5.29,
29.07920865,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.29,
29.07920865,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
29.07920865,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.33,% Clocks,,idq.ms_switches,0.00,5.29,
29.07920865,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
29.07920865,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.00,% Clocks,,,0.00,5.03,
29.07920865,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
29.07920865,S0-C3,Frontend_Bound,26.49,% Slots,,,0.00,5.3,
29.07920865,S0-C3,Backend_Bound,42.47,% Slots,,,0.00,5.3,
29.07920865,S0-C3,Retiring,18.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
29.07920865,S0-C3,Frontend_Bound.Frontend_Bandwidth,93.93,% Slots,,,0.00,5.3,
29.07920865,S0-C3,Backend_Bound.Memory_Bound,16.10,% Slots,,,0.00,5.03,
29.07920865,S0-C3,Backend_Bound.Core_Bound,26.37,% Slots,,,0.00,5.03,
29.07920865,S0-C3,Retiring.Microcode_Sequencer,14.69,% Slots,,idq.ms_uops,0.00,5.3,
29.07920865,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.81,% Clocks,,idq.ms_switches,0.00,5.29,
29.07920865,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
29.07920865,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.39,% Clocks,,,0.00,5.03,<==
29.07920865,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
29.07920865,S0-C4,Frontend_Bound,20.93,% Slots,,,0.00,5.3,
29.07920865,S0-C4,Backend_Bound,49.58,% Slots,,,0.00,5.3,<==
29.07920865,S0-C4,Retiring,16.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
29.07920865,S0-C4,Backend_Bound.Memory_Bound,25.32,% Slots,,,0.00,5.03,
29.07920865,S0-C4,Backend_Bound.Core_Bound,24.26,% Slots,,,0.00,5.03,
29.07920865,S0-C4,Retiring.Microcode_Sequencer,12.24,% Slots,,idq.ms_uops,0.00,5.3,
29.07920865,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.67,% Clocks,,idq.ms_switches,0.00,5.29,
29.07920865,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
29.07920865,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
29.07920865,S0-C5,Frontend_Bound,26.84,% Slots,,,0.00,5.3,
29.07920865,S0-C5,Backend_Bound,42.19,% Slots,,,0.00,5.3,
29.07920865,S0-C5,Retiring,18.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
29.07920865,S0-C5,Frontend_Bound.Frontend_Latency,23.17,% Slots,,rs_events.empty_end,0.00,5.23,
29.07920865,S0-C5,Backend_Bound.Memory_Bound,32.32,% Slots,,,0.00,5.17,<==
29.07920865,S0-C5,Retiring.Microcode_Sequencer,14.36,% Slots,,idq.ms_uops,0.00,5.3,
29.07920865,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.29,
29.07920865,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
29.07920865,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.00,% Clocks,,idq.ms_switches,0.00,5.29,
29.07920865,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
29.07920865,S0-C6,Frontend_Bound,25.73,% Slots,,,0.00,5.3,
29.07920865,S0-C6,Backend_Bound,42.69,% Slots,,,0.00,5.3,
29.07920865,S0-C6,Retiring,20.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
29.07920865,S0-C6,Frontend_Bound.Frontend_Latency,23.11,% Slots,,rs_events.empty_end,0.00,5.23,
29.07920865,S0-C6,Backend_Bound.Memory_Bound,37.50,% Slots,,,0.00,5.17,
29.07920865,S0-C6,Retiring.Microcode_Sequencer,16.61,% Slots,,idq.ms_uops,0.00,5.3,
29.07920865,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.29,
29.07920865,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
29.07920865,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.82,% Clocks,,idq.ms_switches,0.00,5.29,
29.07920865,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
29.07920865,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
29.07920865,S0-C7,Frontend_Bound,27.59,% Slots,,,0.00,5.3,
29.07920865,S0-C7,Backend_Bound,41.83,% Slots,,,0.00,5.3,
29.07920865,S0-C7,Retiring,17.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
29.07920865,S0-C7,Frontend_Bound.Frontend_Latency,23.24,% Slots,,rs_events.empty_end,0.00,5.24,
29.07920865,S0-C7,Backend_Bound.Memory_Bound,61.03,% Slots,,,0.00,5.18,
29.07920865,S0-C7,Retiring.Microcode_Sequencer,12.89,% Slots,,idq.ms_uops,0.00,5.29,
29.07920865,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.3,
29.07920865,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
29.07920865,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.14,% Clocks,,idq.ms_switches,0.00,5.3,
29.07920865,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
29.07920865,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
29.07920865,S1-C0,Frontend_Bound,27.42,% Slots,,,0.00,5.3,
29.07920865,S1-C0,Bad_Speculation,23.17,% Slots,,,0.00,5.3,
29.07920865,S1-C0,Backend_Bound,17.77,% Slots,,,0.00,5.3,
29.07920865,S1-C0,Frontend_Bound.Frontend_Latency,32.65,% Slots,,rs_events.empty_end,0.00,5.23,
29.07920865,S1-C0,Bad_Speculation.Branch_Mispredicts,22.99,% Slots,,br_misp_retired.all_branches,0.00,5.3,
29.07920865,S1-C0,Backend_Bound.Memory_Bound,11.19,% Slots,,,0.00,5.17,
29.07920865,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.51,% Clocks,,,0.00,5.29,
29.07920865,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
29.07920865,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
29.07920865,S1-C1,Frontend_Bound,32.55,% Slots,,,0.00,5.3,
29.07920865,S1-C1,Bad_Speculation,13.08,% Slots,,,0.00,5.3,
29.07920865,S1-C1,Backend_Bound,13.91,% Slots,,,0.00,5.3,
29.07920865,S1-C1,Retiring,42.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
29.07920865,S1-C1,Frontend_Bound.Frontend_Latency,18.28,% Slots,,rs_events.empty_end,0.00,5.24,
29.07920865,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.87,% Slots,,,0.00,5.3,
29.07920865,S1-C1,Bad_Speculation.Branch_Mispredicts,12.58,% Slots,,br_misp_retired.all_branches,0.00,5.3,
29.07920865,S1-C1,Retiring.Microcode_Sequencer,2.22,% Slots,,idq.ms_uops,0.00,5.3,<==
29.07920865,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.29,
29.07920865,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
29.07920865,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.69,% Clocks,,idq.ms_switches,0.00,5.29,
29.07920865,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
29.07920865,S1-C2,Frontend_Bound,22.42,% Slots,,,0.00,5.3,
29.07920865,S1-C2,Bad_Speculation,23.11,% Slots,,,0.00,5.3,
29.07920865,S1-C2,Backend_Bound,15.09,% Slots,,,0.00,5.3,
29.07920865,S1-C2,Frontend_Bound.Frontend_Latency,15.21,% Slots,,rs_events.empty_end,0.00,5.24,
29.07920865,S1-C2,Bad_Speculation.Branch_Mispredicts,22.87,% Slots,,br_misp_retired.all_branches,0.00,5.29,<==
29.07920865,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
29.07920865,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
29.07920865,S1-C3,Frontend_Bound,24.65,% Slots,,,0.00,5.3,
29.07920865,S1-C3,Bad_Speculation,11.68,% Slots,,,0.00,5.3,
29.07920865,S1-C3,Backend_Bound,39.18,% Slots,,,0.00,5.3,
29.07920865,S1-C3,Frontend_Bound.Frontend_Latency,27.66,% Slots,,rs_events.empty_end,0.00,5.24,
29.07920865,S1-C3,Bad_Speculation.Branch_Mispredicts,11.50,% Slots,,br_misp_retired.all_branches,0.00,5.3,
29.07920865,S1-C3,Backend_Bound.Memory_Bound,25.54,% Slots,,,0.00,5.18,
29.07920865,S1-C3,Backend_Bound.Core_Bound,13.64,% Slots,,,0.00,5.18,
29.07920865,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.29,
29.07920865,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
29.07920865,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
29.07920865,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
29.07920865,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.86,% Clocks,,,0.00,5.03,
29.07920865,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
29.07920865,S1-C4,Frontend_Bound,26.83,% Slots,,,0.00,5.3,
29.07920865,S1-C4,Bad_Speculation,20.44,% Slots,,,0.00,5.3,
29.07920865,S1-C4,Backend_Bound,19.33,% Slots,,,0.00,5.3,
29.07920865,S1-C4,Frontend_Bound.Frontend_Latency,27.47,% Slots,,rs_events.empty_end,0.00,5.24,
29.07920865,S1-C4,Bad_Speculation.Branch_Mispredicts,20.17,% Slots,,br_misp_retired.all_branches,0.00,5.3,
29.07920865,S1-C4,Backend_Bound.Memory_Bound,16.09,% Slots,,,0.00,5.18,
29.07920865,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
29.07920865,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
29.07920865,S1-C5,Frontend_Bound,22.41,% Slots,,,0.00,5.3,
29.07920865,S1-C5,Bad_Speculation,18.37,% Slots,,,0.00,5.3,
29.07920865,S1-C5,Backend_Bound,27.98,% Slots,,,0.00,5.3,
29.07920865,S1-C5,Bad_Speculation.Branch_Mispredicts,18.13,% Slots,,br_misp_retired.all_branches,0.00,5.29,
29.07920865,S1-C5,Backend_Bound.Memory_Bound,39.80,% Slots,,,0.00,5.18,
29.07920865,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,<==
29.07920865,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
29.07920865,S1-C6,Frontend_Bound,24.09,% Slots,,,0.00,5.3,
29.07920865,S1-C6,Bad_Speculation,23.35,% Slots,,,0.00,5.3,
29.07920865,S1-C6,Backend_Bound,18.66,% Slots,,,0.00,5.3,
29.07920865,S1-C6,Retiring,27.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
29.07920865,S1-C6,Frontend_Bound.Frontend_Latency,15.57,% Slots,,rs_events.empty_end,0.00,5.24,
29.07920865,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.83,% Slots,,,0.00,5.3,
29.07920865,S1-C6,Bad_Speculation.Branch_Mispredicts,23.18,% Slots,,br_misp_retired.all_branches,0.00,5.3,
29.07920865,S1-C6,Backend_Bound.Core_Bound,10.62,% Slots,,,0.00,5.19,
29.07920865,S1-C6,Retiring.Microcode_Sequencer,2.93,% Slots,,idq.ms_uops,0.00,5.3,<==
29.07920865,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
29.07920865,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.38,% Clocks,,idq.ms_switches,0.00,5.29,
29.07920865,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.02,% Core_Clocks,,,0.00,5.3,
29.07920865,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.41,% Core_Clocks,,,0.00,5.02,
29.07920865,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
29.07920865,S1-C7,Bad_Speculation,13.90,% Slots,,,0.00,5.3,
29.07920865,S1-C7,Bad_Speculation.Branch_Mispredicts,13.63,% Slots,,br_misp_retired.all_branches,0.00,5.29,
29.07920865,S1-C7,Backend_Bound,43.05,% Slots,,,0.00,5.3,<==
29.07920865,S1-C7,Backend_Bound.Memory_Bound,19.20,% Slots,,,0.00,5.19,
29.07920865,S1-C7,Backend_Bound.Core_Bound,23.86,% Slots,,,0.00,5.19,
29.07920865,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
29.07920865,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
29.07920865,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
29.07920865,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
29.07920865,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
29.07920865,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
29.07920865,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
29.07920865,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
29.07920865,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
29.07920865,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
29.07920865,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
29.07920865,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
29.07920865,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
29.07920865,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
29.07920865,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
29.07920865,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
29.07920865,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
30.599272516,S0-C0,Frontend_Bound,26.55,% Slots,,,0.00,5.25,
30.599272516,S0-C0,Bad_Speculation,11.99,% Slots,,,0.00,5.25,
30.599272516,S0-C0,Backend_Bound,32.79,% Slots,,,0.00,5.25,
30.599272516,S0-C0,Frontend_Bound.Frontend_Latency,18.28,% Slots,,rs_events.empty_end,0.00,5.25,
30.599272516,S0-C0,Bad_Speculation.Branch_Mispredicts,11.79,% Slots,,br_misp_retired.all_branches,0.00,5.25,
30.599272516,S0-C0,Backend_Bound.Memory_Bound,25.42,% Slots,,,0.00,5.25,
30.599272516,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.02,% Clocks,,,0.00,5.26,
30.599272516,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
30.599272516,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
30.599272516,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
30.599272516,S0-C1,Frontend_Bound.Frontend_Bandwidth,98.68,% Slots,,,0.00,5.25,
30.599272516,S0-C1,Backend_Bound.Core_Bound,52.69,% Slots,,,0.00,5.25,<==
30.599272516,S0-C1,Retiring.Microcode_Sequencer,9.18,% Slots,,idq.ms_uops,0.00,5.25,
30.599272516,S0-C1,Backend_Bound,48.10,% Slots,,,0.00,5.25,
30.599272516,S0-C1,Retiring,27.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
30.599272516,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.94,% Clocks,,idq.ms_switches,0.00,5.26,
30.599272516,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.90,% Core_Clocks,,,0.00,5.26,
30.599272516,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
30.599272516,S0-C2,Backend_Bound,70.43,% Slots,,,0.00,5.25,
30.599272516,S0-C2,Retiring,28.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
30.599272516,S0-C2,Retiring.Microcode_Sequencer,10.73,% Slots,,idq.ms_uops,0.00,5.25,
30.599272516,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.68,% Clocks,,idq.ms_switches,0.00,5.27,
30.599272516,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
30.599272516,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
30.599272516,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
30.599272516,S0-C3,Frontend_Bound.Frontend_Bandwidth,57.52,% Slots,,,0.00,5.25,
30.599272516,S0-C3,Backend_Bound.Core_Bound,54.20,% Slots,,,0.00,5.26,<==
30.599272516,S0-C3,Retiring.Microcode_Sequencer,11.58,% Slots,,idq.ms_uops,0.00,5.26,
30.599272516,S0-C3,Backend_Bound,47.73,% Slots,,,0.00,5.26,
30.599272516,S0-C3,Retiring,30.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
30.599272516,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.32,% Clocks,,idq.ms_switches,0.00,5.26,
30.599272516,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.70,% Core_Clocks,,,0.00,5.26,
30.599272516,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
30.599272516,S0-C4,Frontend_Bound.Frontend_Bandwidth,86.77,% Slots,,,0.00,5.26,
30.599272516,S0-C4,Backend_Bound.Memory_Bound,48.16,% Slots,,,0.00,5.26,
30.599272516,S0-C4,Backend_Bound.Core_Bound,16.42,% Slots,,,0.00,5.26,
30.599272516,S0-C4,Backend_Bound,64.57,% Slots,,,0.00,5.26,
30.599272516,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,53.20,% Core_Clocks,,,0.00,5.26,
30.599272516,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
30.599272516,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
30.599272516,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,<==
30.599272516,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
30.599272516,S0-C5,Frontend_Bound,20.78,% Slots,,,0.00,5.26,
30.599272516,S0-C5,Backend_Bound,45.03,% Slots,,,0.00,5.26,
30.599272516,S0-C5,Retiring,30.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
30.599272516,S0-C5,Frontend_Bound.Frontend_Latency,20.11,% Slots,,rs_events.empty_end,0.00,5.26,
30.599272516,S0-C5,Backend_Bound.Core_Bound,55.17,% Slots,,,0.00,5.25,<==
30.599272516,S0-C5,Retiring.Microcode_Sequencer,11.45,% Slots,,idq.ms_uops,0.00,5.25,
30.599272516,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
30.599272516,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.25,% Clocks,,idq.ms_switches,0.00,5.26,
30.599272516,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
30.599272516,S0-C6,Frontend_Bound.Frontend_Bandwidth,35.65,% Slots,,,0.00,5.26,
30.599272516,S0-C6,Backend_Bound.Core_Bound,78.42,% Slots,,,0.00,5.25,<==
30.599272516,S0-C6,Backend_Bound,53.86,% Slots,,,0.00,5.26,
30.599272516,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.60,% Core_Clocks,,,0.00,5.26,
30.599272516,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
30.599272516,S0-C7,Frontend_Bound.Frontend_Bandwidth,35.29,% Slots,,,0.00,5.25,
30.599272516,S0-C7,Backend_Bound.Core_Bound,51.87,% Slots,,,0.00,5.25,<==
30.599272516,S0-C7,Retiring.Microcode_Sequencer,11.50,% Slots,,idq.ms_uops,0.00,5.25,
30.599272516,S0-C7,Backend_Bound,48.37,% Slots,,,0.00,5.26,
30.599272516,S0-C7,Retiring,31.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
30.599272516,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.51,% Clocks,,idq.ms_switches,0.00,5.27,
30.599272516,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.23,% Core_Clocks,,,0.00,5.26,
30.599272516,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
30.599272516,S1-C0,Backend_Bound,70.48,% Slots,,,0.00,5.26,
30.599272516,S1-C0,Backend_Bound.Memory_Bound,18.01,% Slots,,,0.00,5.25,
30.599272516,S1-C0,Backend_Bound.Core_Bound,52.47,% Slots,,,0.00,5.25,<==
30.599272516,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
30.599272516,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
30.599272516,S1-C1,Frontend_Bound,34.60,% Slots,,,0.00,5.26,
30.599272516,S1-C1,Bad_Speculation,10.75,% Slots,,,0.00,5.26,
30.599272516,S1-C1,Backend_Bound,14.14,% Slots,,,0.00,5.26,
30.599272516,S1-C1,Retiring,42.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
30.599272516,S1-C1,Frontend_Bound.Frontend_Latency,18.75,% Slots,,rs_events.empty_end,0.00,5.26,
30.599272516,S1-C1,Bad_Speculation.Branch_Mispredicts,10.37,% Slots,,br_misp_retired.all_branches,0.00,5.25,
30.599272516,S1-C1,Retiring.Microcode_Sequencer,2.30,% Slots,,idq.ms_uops,0.00,5.25,<==
30.599272516,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
30.599272516,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.25,% Clocks,,idq.ms_switches,0.00,5.27,
30.599272516,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
30.599272516,S1-C2,Frontend_Bound,36.60,% Slots,,,0.00,5.26,
30.599272516,S1-C2,Backend_Bound,38.90,% Slots,,,0.00,5.26,
30.599272516,S1-C2,Retiring,22.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
30.599272516,S1-C2,Frontend_Bound.Frontend_Latency,65.35,% Slots,,rs_events.empty_end,0.00,5.26,
30.599272516,S1-C2,Backend_Bound.Memory_Bound,58.52,% Slots,,,0.00,5.25,
30.599272516,S1-C2,Retiring.Microcode_Sequencer,3.73,% Slots,,idq.ms_uops,0.00,5.25,
30.599272516,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.25,% Clocks,,,0.00,5.26,
30.599272516,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
30.599272516,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.62,% Clocks,,idq.ms_switches,0.00,5.26,
30.599272516,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
30.599272516,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
30.599272516,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
30.599272516,S1-C3,Frontend_Bound,31.28,% Slots,,,0.00,5.26,
30.599272516,S1-C3,Backend_Bound,42.28,% Slots,,,0.00,5.26,
30.599272516,S1-C3,Retiring,35.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
30.599272516,S1-C3,Frontend_Bound.Frontend_Latency,45.62,% Slots,,rs_events.empty_end,0.00,5.26,
30.599272516,S1-C3,Backend_Bound.Memory_Bound,25.46,% Slots,,,0.00,5.25,
30.599272516,S1-C3,Backend_Bound.Core_Bound,16.82,% Slots,,,0.00,5.25,
30.599272516,S1-C3,Retiring.Microcode_Sequencer,2.79,% Slots,,idq.ms_uops,0.00,5.25,
30.599272516,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.26,
30.599272516,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
30.599272516,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.03,% Clocks,,idq.ms_switches,0.00,5.26,
30.599272516,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
30.599272516,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
30.599272516,S1-C4,Frontend_Bound,24.45,% Slots,,,0.00,5.26,
30.599272516,S1-C4,Bad_Speculation,21.80,% Slots,,,0.00,5.26,
30.599272516,S1-C4,Backend_Bound,21.93,% Slots,,,0.00,5.26,
30.599272516,S1-C4,Retiring,17.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
30.599272516,S1-C4,Frontend_Bound.Frontend_Bandwidth,25.69,% Slots,,,0.00,5.26,<==
30.599272516,S1-C4,Bad_Speculation.Branch_Mispredicts,21.45,% Slots,,br_misp_retired.all_branches,0.00,5.25,
30.599272516,S1-C4,Backend_Bound.Core_Bound,27.21,% Slots,,,0.00,5.25,
30.599272516,S1-C4,Retiring.Microcode_Sequencer,12.94,% Slots,,idq.ms_uops,0.00,5.25,
30.599272516,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.43,% Clocks,,idq.ms_switches,0.00,5.26,
30.599272516,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.97,% Core_Clocks,,,0.00,5.26,
30.599272516,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.12,% Core_Clocks,,,0.00,5.26,
30.599272516,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
30.599272516,S1-C5,Backend_Bound,65.67,% Slots,,,0.00,5.26,
30.599272516,S1-C5,Backend_Bound.Memory_Bound,37.92,% Slots,,,0.00,5.26,<==
30.599272516,S1-C5,Backend_Bound.Core_Bound,27.74,% Slots,,,0.00,5.26,
30.599272516,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
30.599272516,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,21.53,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.26,
30.599272516,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.84,% Clocks,,,0.00,5.26,
30.599272516,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
30.599272516,S1-C6,Backend_Bound,70.57,% Slots,,,0.00,5.26,
30.599272516,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
30.599272516,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
30.599272516,S1-C7,Frontend_Bound,35.37,% Slots,,,0.00,5.26,
30.599272516,S1-C7,Backend_Bound,39.77,% Slots,,,0.00,5.26,<==
30.599272516,S1-C7,Retiring,17.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
30.599272516,S1-C7,Frontend_Bound.Frontend_Latency,34.20,% Slots,,rs_events.empty_end,0.00,5.26,
30.599272516,S1-C7,Backend_Bound.Memory_Bound,18.43,% Slots,,,0.00,5.25,
30.599272516,S1-C7,Backend_Bound.Core_Bound,21.34,% Slots,,,0.00,5.25,
30.599272516,S1-C7,Retiring.Microcode_Sequencer,13.15,% Slots,,idq.ms_uops,0.00,5.25,
30.599272516,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.47,% Clocks,,,0.00,5.26,
30.599272516,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
30.599272516,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.15,% Clocks,,idq.ms_switches,0.00,5.26,
30.599272516,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.96,% Clocks,,,0.00,5.26,
30.599272516,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
30.599272516,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
30.599272516,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
30.599272516,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
30.599272516,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
30.599272516,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
30.599272516,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
30.599272516,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
30.599272516,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
30.599272516,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
30.599272516,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
30.599272516,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
30.599272516,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
30.599272516,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
30.599272516,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
30.599272516,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
30.599272516,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
32.039344313,S0-C0,Frontend_Bound,29.06,% Slots,,,0.00,5.19,
32.039344313,S0-C0,Bad_Speculation,13.67,% Slots,,,0.00,5.19,
32.039344313,S0-C0,Backend_Bound,26.74,% Slots,,,0.00,5.19,
32.039344313,S0-C0,Frontend_Bound.Frontend_Latency,19.80,% Slots,,rs_events.empty_end,0.00,5.1,<==
32.039344313,S0-C0,Bad_Speculation.Branch_Mispredicts,13.49,% Slots,,br_misp_retired.all_branches,0.00,5.19,
32.039344313,S0-C0,Backend_Bound.Memory_Bound,13.83,% Slots,,,0.00,5.07,
32.039344313,S0-C0,Backend_Bound.Core_Bound,12.91,% Slots,,,0.00,5.07,
32.039344313,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.76,% Clocks,,,0.00,5.27,
32.039344313,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
32.039344313,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
32.039344313,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
32.039344313,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
32.039344313,S0-C1,Frontend_Bound,36.04,% Slots,,,0.00,5.19,
32.039344313,S0-C1,Backend_Bound,37.99,% Slots,,,0.00,5.19,<==
32.039344313,S0-C1,Retiring,17.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
32.039344313,S0-C1,Frontend_Bound.Frontend_Latency,75.77,% Slots,,rs_events.empty_end,0.00,5.1,
32.039344313,S0-C1,Retiring.Microcode_Sequencer,10.34,% Slots,,idq.ms_uops,0.00,5.27,
32.039344313,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.89,% Clocks,,idq.ms_switches,0.00,5.27,
32.039344313,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
32.039344313,S0-C2,Frontend_Bound,42.63,% Slots,,,0.00,5.19,
32.039344313,S0-C2,Bad_Speculation,15.57,% Slots,,,0.00,5.19,
32.039344313,S0-C2,Backend_Bound,14.11,% Slots,,,0.00,5.19,
32.039344313,S0-C2,Frontend_Bound.Frontend_Latency,21.58,% Slots,,rs_events.empty_end,0.00,5.1,
32.039344313,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.56,% Slots,,,0.00,5.23,
32.039344313,S0-C2,Bad_Speculation.Branch_Mispredicts,15.30,% Slots,,br_misp_retired.all_branches,0.00,5.19,
32.039344313,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
32.039344313,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.59,% Core_Clocks,,,0.00,5.27,
32.039344313,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.09,% Core_Clocks,,,0.00,5.27,
32.039344313,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
32.039344313,S0-C3,Frontend_Bound,24.95,% Slots,,,0.00,5.19,
32.039344313,S0-C3,Backend_Bound,37.08,% Slots,,,0.00,5.19,
32.039344313,S0-C3,Retiring,16.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
32.039344313,S0-C3,Frontend_Bound.Frontend_Latency,23.53,% Slots,,rs_events.empty_end,0.00,5.1,
32.039344313,S0-C3,Backend_Bound.Core_Bound,48.85,% Slots,,,0.00,5.07,
32.039344313,S0-C3,Retiring.Microcode_Sequencer,9.61,% Slots,,idq.ms_uops,0.00,5.27,
32.039344313,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.28,
32.039344313,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
32.039344313,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.48,% Clocks,,idq.ms_switches,0.00,5.28,
32.039344313,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.06,% Clocks,,,0.00,5.28,<==
32.039344313,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
32.039344313,S0-C4,Frontend_Bound,44.57,% Slots,,,0.00,5.19,
32.039344313,S0-C4,Bad_Speculation,11.65,% Slots,,,0.00,5.19,
32.039344313,S0-C4,Backend_Bound,24.10,% Slots,,,0.00,5.19,
32.039344313,S0-C4,Retiring,23.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
32.039344313,S0-C4,Frontend_Bound.Frontend_Latency,31.49,% Slots,,rs_events.empty_end,0.00,5.11,
32.039344313,S0-C4,Bad_Speculation.Branch_Mispredicts,10.96,% Slots,,br_misp_retired.all_branches,0.00,5.19,
32.039344313,S0-C4,Backend_Bound.Core_Bound,93.33,% Slots,,,0.00,5.08,
32.039344313,S0-C4,Retiring.Microcode_Sequencer,5.22,% Slots,,idq.ms_uops,0.00,5.28,
32.039344313,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.28,
32.039344313,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.01,% Clocks,,idq.ms_switches,0.00,5.28,<==
32.039344313,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
32.039344313,S0-C5,Frontend_Bound,31.53,% Slots,,,0.00,5.19,
32.039344313,S0-C5,Bad_Speculation,23.74,% Slots,,,0.00,5.19,
32.039344313,S0-C5,Backend_Bound,18.99,% Slots,,,0.00,5.19,
32.039344313,S0-C5,Frontend_Bound.Frontend_Latency,16.88,% Slots,,rs_events.empty_end,0.00,5.1,
32.039344313,S0-C5,Frontend_Bound.Frontend_Bandwidth,23.99,% Slots,,,0.00,5.23,
32.039344313,S0-C5,Bad_Speculation.Branch_Mispredicts,23.41,% Slots,,br_misp_retired.all_branches,0.00,5.19,
32.039344313,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
32.039344313,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.63,% Core_Clocks,,,0.00,5.27,<==
32.039344313,S0-C5-T0,MUX,5.01,%,,,0.00,100.0,
32.039344313,S0-C6,Frontend_Bound,42.58,% Slots,,,0.00,5.2,
32.039344313,S0-C6,Backend_Bound,29.11,% Slots,,,0.00,5.2,
32.039344313,S0-C6,Frontend_Bound.Frontend_Latency,21.37,% Slots,,rs_events.empty_end,0.00,5.09,<==
32.039344313,S0-C6,Backend_Bound.Core_Bound,19.40,% Slots,,,0.00,5.06,
32.039344313,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.28,
32.039344313,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
32.039344313,S0-C6-T0,MUX,5.00,%,,,0.00,100.0,
32.039344313,S0-C7,Frontend_Bound,37.01,% Slots,,,0.00,5.2,
32.039344313,S0-C7,Backend_Bound,36.67,% Slots,,,0.00,5.2,
32.039344313,S0-C7,Retiring,18.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
32.039344313,S0-C7,Frontend_Bound.Frontend_Latency,45.94,% Slots,,rs_events.empty_end,0.00,5.09,
32.039344313,S0-C7,Backend_Bound.Memory_Bound,40.21,% Slots,,,0.00,5.06,
32.039344313,S0-C7,Retiring.Microcode_Sequencer,11.05,% Slots,,idq.ms_uops,0.00,5.27,
32.039344313,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.00,% Clocks,,idq.ms_switches,0.00,5.28,<==
32.039344313,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
32.039344313,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
32.039344313,S0-C7-T0,MUX,5.00,%,,,0.00,100.0,
32.039344313,S1-C0,Frontend_Bound,41.40,% Slots,,,0.00,5.21,
32.039344313,S1-C0,Bad_Speculation,16.76,% Slots,,,0.00,5.21,
32.039344313,S1-C0,Backend_Bound,17.19,% Slots,,,0.00,5.21,
32.039344313,S1-C0,Retiring,32.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
32.039344313,S1-C0,Frontend_Bound.Frontend_Latency,19.39,% Slots,,rs_events.empty_end,0.00,5.09,
32.039344313,S1-C0,Bad_Speculation.Branch_Mispredicts,15.95,% Slots,,br_misp_retired.all_branches,0.00,5.21,
32.039344313,S1-C0,Backend_Bound.Core_Bound,10.13,% Slots,,,0.00,5.06,
32.039344313,S1-C0,Retiring.Microcode_Sequencer,1.08,% Slots,,idq.ms_uops,0.00,5.28,
32.039344313,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
32.039344313,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.33,% Clocks,,idq.ms_switches,0.00,5.27,
32.039344313,S1-C0-T0,MUX,5.00,%,,,0.00,100.0,
32.039344313,S1-C1,Frontend_Bound,35.06,% Slots,,,0.00,5.2,
32.039344313,S1-C1,Bad_Speculation,10.97,% Slots,,,0.00,5.2,
32.039344313,S1-C1,Backend_Bound,17.09,% Slots,,,0.00,5.2,
32.039344313,S1-C1,Retiring,38.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
32.039344313,S1-C1,Frontend_Bound.Frontend_Latency,20.57,% Slots,,rs_events.empty_end,0.00,5.1,
32.039344313,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.20,% Slots,,,0.00,5.23,
32.039344313,S1-C1,Bad_Speculation.Branch_Mispredicts,10.56,% Slots,,br_misp_retired.all_branches,0.00,5.2,
32.039344313,S1-C1,Retiring.Microcode_Sequencer,1.74,% Slots,,idq.ms_uops,0.00,5.27,<==
32.039344313,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
32.039344313,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.82,% Clocks,,idq.ms_switches,0.00,5.27,
32.039344313,S1-C1-T0,MUX,5.00,%,,,0.00,100.0,
32.039344313,S1-C2,Frontend_Bound,36.73,% Slots,,,0.00,5.2,
32.039344313,S1-C2,Bad_Speculation,13.89,% Slots,,,0.00,5.2,
32.039344313,S1-C2,Backend_Bound,19.32,% Slots,,,0.00,5.2,
32.039344313,S1-C2,Retiring,26.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
32.039344313,S1-C2,Frontend_Bound.Frontend_Latency,17.04,% Slots,,rs_events.empty_end,0.00,5.1,
32.039344313,S1-C2,Frontend_Bound.Frontend_Bandwidth,45.06,% Slots,,,0.00,5.23,
32.039344313,S1-C2,Bad_Speculation.Branch_Mispredicts,13.62,% Slots,,br_misp_retired.all_branches,0.00,5.2,
32.039344313,S1-C2,Backend_Bound.Memory_Bound,22.18,% Slots,,,0.00,5.07,
32.039344313,S1-C2,Retiring.Microcode_Sequencer,2.34,% Slots,,idq.ms_uops,0.00,5.27,
32.039344313,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
32.039344313,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.06,% Clocks,,idq.ms_switches,0.00,5.27,
32.039344313,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.97,% Core_Clocks,,,0.00,5.27,<==
32.039344313,S1-C2-T0,MUX,5.00,%,,,0.00,100.0,
32.039344313,S1-C3,Frontend_Bound,29.84,% Slots,,,0.00,5.21,<==
32.039344313,S1-C3,Bad_Speculation,25.76,% Slots,,,0.00,5.21,
32.039344313,S1-C3,Backend_Bound,12.96,% Slots,,,0.00,5.21,
32.039344313,S1-C3,Retiring,24.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
32.039344313,S1-C3,Bad_Speculation.Branch_Mispredicts,25.28,% Slots,,br_misp_retired.all_branches,0.00,5.21,
32.039344313,S1-C3,Retiring.Microcode_Sequencer,6.20,% Slots,,idq.ms_uops,0.00,5.27,
32.039344313,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.38,% Clocks,,idq.ms_switches,0.00,5.28,
32.039344313,S1-C3-T0,MUX,5.00,%,,,0.00,100.0,
32.039344313,S1-C4,Frontend_Bound,36.04,% Slots,,,0.00,5.2,
32.039344313,S1-C4,Bad_Speculation,17.68,% Slots,,,0.00,5.2,
32.039344313,S1-C4,Backend_Bound,17.77,% Slots,,,0.00,5.2,
32.039344313,S1-C4,Retiring,27.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
32.039344313,S1-C4,Frontend_Bound.Frontend_Latency,24.58,% Slots,,rs_events.empty_end,0.00,5.1,<==
32.039344313,S1-C4,Bad_Speculation.Branch_Mispredicts,17.41,% Slots,,br_misp_retired.all_branches,0.00,5.2,
32.039344313,S1-C4,Backend_Bound.Core_Bound,13.26,% Slots,,,0.00,5.07,
32.039344313,S1-C4,Retiring.Microcode_Sequencer,4.61,% Slots,,idq.ms_uops,0.00,5.28,
32.039344313,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.27,
32.039344313,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
32.039344313,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.40,% Clocks,,idq.ms_switches,0.00,5.27,
32.039344313,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.54,% Clocks,,,0.00,5.27,
32.039344313,S1-C4-T0,MUX,5.00,%,,,0.00,100.0,
32.039344313,S1-C5,Frontend_Bound,23.61,% Slots,,,0.00,5.2,
32.039344313,S1-C5,Bad_Speculation,17.11,% Slots,,,0.00,5.2,
32.039344313,S1-C5,Backend_Bound,35.59,% Slots,,,0.00,5.2,
32.039344313,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.65,% Slots,,,0.00,5.23,
32.039344313,S1-C5,Bad_Speculation.Branch_Mispredicts,14.54,% Slots,,br_misp_retired.all_branches,0.00,5.2,
32.039344313,S1-C5,Backend_Bound.Memory_Bound,68.32,% Slots,,,0.00,5.07,
32.039344313,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.55,% Core_Clocks,,,0.00,5.28,
32.039344313,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
32.039344313,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
32.039344313,S1-C5-T0,MUX,5.00,%,,,0.00,100.0,
32.039344313,S1-C6,Frontend_Bound,38.97,% Slots,,,0.00,5.2,
32.039344313,S1-C6,Bad_Speculation,13.32,% Slots,,,0.00,5.2,
32.039344313,S1-C6,Backend_Bound,16.95,% Slots,,,0.00,5.2,
32.039344313,S1-C6,Retiring,30.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
32.039344313,S1-C6,Frontend_Bound.Frontend_Latency,33.51,% Slots,,rs_events.empty_end,0.00,5.1,
32.039344313,S1-C6,Bad_Speculation.Branch_Mispredicts,13.16,% Slots,,br_misp_retired.all_branches,0.00,5.2,
32.039344313,S1-C6,Backend_Bound.Core_Bound,22.27,% Slots,,,0.00,5.07,
32.039344313,S1-C6,Retiring.Microcode_Sequencer,1.86,% Slots,,idq.ms_uops,0.00,5.28,
32.039344313,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.27,
32.039344313,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
32.039344313,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.10,% Clocks,,idq.ms_switches,0.00,5.27,
32.039344313,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.88,% Clocks,,,0.00,5.28,
32.039344313,S1-C6-T0,MUX,5.00,%,,,0.00,100.0,
32.039344313,S1-C7,Frontend_Bound,41.76,% Slots,,,0.00,5.2,
32.039344313,S1-C7,Bad_Speculation,18.85,% Slots,,,0.00,5.2,
32.039344313,S1-C7,Backend_Bound,16.50,% Slots,,,0.00,5.2,
32.039344313,S1-C7,Retiring,35.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
32.039344313,S1-C7,Frontend_Bound.Frontend_Latency,23.67,% Slots,,rs_events.empty_end,0.00,5.1,<==
32.039344313,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.52,% Slots,,,0.00,5.23,
32.039344313,S1-C7,Bad_Speculation.Branch_Mispredicts,18.23,% Slots,,br_misp_retired.all_branches,0.00,5.2,
32.039344313,S1-C7,Backend_Bound.Core_Bound,19.58,% Slots,,,0.00,5.07,
32.039344313,S1-C7,Retiring.Microcode_Sequencer,1.77,% Slots,,idq.ms_uops,0.00,5.27,
32.039344313,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
32.039344313,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.57,% Clocks,,idq.ms_switches,0.00,5.27,
32.039344313,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.65,% Core_Clocks,,,0.00,5.27,
32.039344313,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.04,% Core_Clocks,,,0.00,5.28,
32.039344313,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.46,% Clocks,,,0.00,5.28,
32.039344313,S1-C7-T0,MUX,5.00,%,,,0.00,100.0,
32.039344313,S0-C0-T1,MUX,5.00,%,,,0.00,100.0,
32.039344313,S0-C1-T1,MUX,5.00,%,,,0.00,100.0,
32.039344313,S0-C2-T1,MUX,5.00,%,,,0.00,100.0,
32.039344313,S0-C3-T1,MUX,5.00,%,,,0.00,100.0,
32.039344313,S0-C4-T1,MUX,5.00,%,,,0.00,100.0,
32.039344313,S0-C5-T1,MUX,5.00,%,,,0.00,100.0,
32.039344313,S0-C6-T1,MUX,5.00,%,,,0.00,100.0,
32.039344313,S0-C7-T1,MUX,5.00,%,,,0.00,100.0,
32.039344313,S1-C0-T1,MUX,5.00,%,,,0.00,100.0,
32.039344313,S1-C1-T1,MUX,5.00,%,,,0.00,100.0,
32.039344313,S1-C2-T1,MUX,5.00,%,,,0.00,100.0,
32.039344313,S1-C3-T1,MUX,5.00,%,,,0.00,100.0,
32.039344313,S1-C4-T1,MUX,5.00,%,,,0.00,100.0,
32.039344313,S1-C5-T1,MUX,5.00,%,,,0.00,100.0,
32.039344313,S1-C6-T1,MUX,5.00,%,,,0.00,100.0,
32.039344313,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
33.551961868,S0-C0,Frontend_Bound,26.90,% Slots,,,0.00,5.06,
33.551961868,S0-C0,Backend_Bound,33.75,% Slots,,,0.00,5.02,
33.551961868,S0-C0,Retiring,33.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
33.551961868,S0-C0,Frontend_Bound.Frontend_Latency,19.78,% Slots,,rs_events.empty_end,0.00,5.09,
33.551961868,S0-C0,Backend_Bound.Memory_Bound,20.02,% Slots,,,0.00,5.02,
33.551961868,S0-C0,Backend_Bound.Core_Bound,13.72,% Slots,,,0.00,5.02,
33.551961868,S0-C0,Retiring.Microcode_Sequencer,3.03,% Slots,,idq.ms_uops,0.00,5.28,
33.551961868,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.29,
33.551961868,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.551961868,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.93,% Clocks,,idq.ms_switches,0.00,5.29,
33.551961868,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,<==
33.551961868,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
33.551961868,S0-C1,Frontend_Bound,22.56,% Slots,,,0.00,5.05,
33.551961868,S0-C1,Backend_Bound,40.97,% Slots,,,0.00,5.02,
33.551961868,S0-C1,Retiring,31.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
33.551961868,S0-C1,Frontend_Bound.Frontend_Bandwidth,24.65,% Slots,,,0.00,5.05,
33.551961868,S0-C1,Backend_Bound.Memory_Bound,23.38,% Slots,,,0.00,5.02,
33.551961868,S0-C1,Backend_Bound.Core_Bound,17.59,% Slots,,,0.00,5.02,
33.551961868,S0-C1,Retiring.Microcode_Sequencer,7.35,% Slots,,idq.ms_uops,0.00,5.28,
33.551961868,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.56,% Clocks,,idq.ms_switches,0.00,5.29,
33.551961868,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
33.551961868,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
33.551961868,S0-C2,Frontend_Bound,28.06,% Slots,,,0.00,5.06,
33.551961868,S0-C2,Backend_Bound,35.93,% Slots,,,0.00,5.03,
33.551961868,S0-C2,Retiring,35.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
33.551961868,S0-C2,Frontend_Bound.Frontend_Latency,20.80,% Slots,,rs_events.empty_end,0.00,5.09,
33.551961868,S0-C2,Frontend_Bound.Frontend_Bandwidth,17.33,% Slots,,,0.00,5.06,
33.551961868,S0-C2,Backend_Bound.Memory_Bound,25.84,% Slots,,,0.00,5.03,<==
33.551961868,S0-C2,Backend_Bound.Core_Bound,10.09,% Slots,,,0.00,5.03,
33.551961868,S0-C2,Retiring.Microcode_Sequencer,3.55,% Slots,,idq.ms_uops,0.00,5.28,
33.551961868,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.551961868,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.72,% Clocks,,idq.ms_switches,0.00,5.29,
33.551961868,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.51,% Core_Clocks,,,0.00,5.23,
33.551961868,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.11,% Core_Clocks,,,0.00,5.29,
33.551961868,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
33.551961868,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
33.551961868,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
33.551961868,S0-C3,Frontend_Bound.Frontend_Bandwidth,22.34,% Slots,,,0.00,5.06,
33.551961868,S0-C3,Backend_Bound.Memory_Bound,23.82,% Slots,,,0.00,5.02,
33.551961868,S0-C3,Backend_Bound.Core_Bound,24.25,% Slots,,,0.00,5.02,
33.551961868,S0-C3,Retiring.Microcode_Sequencer,9.97,% Slots,,idq.ms_uops,0.00,5.28,
33.551961868,S0-C3,Backend_Bound,48.06,% Slots,,,0.00,5.02,<==
33.551961868,S0-C3,Retiring,33.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
33.551961868,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.75,% Clocks,,idq.ms_switches,0.00,5.29,
33.551961868,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.19,% Core_Clocks,,,0.00,5.29,
33.551961868,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
33.551961868,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
33.551961868,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.77,% Slots,,,0.00,5.05,
33.551961868,S0-C4,Backend_Bound.Memory_Bound,24.40,% Slots,,,0.00,5.02,
33.551961868,S0-C4,Backend_Bound.Core_Bound,24.56,% Slots,,,0.00,5.02,
33.551961868,S0-C4,Retiring.Microcode_Sequencer,7.86,% Slots,,idq.ms_uops,0.00,5.29,
33.551961868,S0-C4,Backend_Bound,48.96,% Slots,,,0.00,5.02,<==
33.551961868,S0-C4,Retiring,34.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
33.551961868,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.81,% Clocks,,idq.ms_switches,0.00,5.29,
33.551961868,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.51,% Core_Clocks,,,0.00,5.29,
33.551961868,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
33.551961868,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
33.551961868,S0-C5,Backend_Bound,60.14,% Slots,,,0.00,5.03,
33.551961868,S0-C5,Retiring,37.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
33.551961868,S0-C5,Backend_Bound.Memory_Bound,26.92,% Slots,,,0.00,5.03,
33.551961868,S0-C5,Backend_Bound.Core_Bound,33.22,% Slots,,,0.00,5.03,<==
33.551961868,S0-C5,Retiring.Microcode_Sequencer,6.56,% Slots,,idq.ms_uops,0.00,5.28,
33.551961868,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.40,% Clocks,,idq.ms_switches,0.00,5.29,
33.551961868,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
33.551961868,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
33.551961868,S0-C6,Frontend_Bound.Frontend_Bandwidth,27.54,% Slots,,,0.00,5.06,
33.551961868,S0-C6,Backend_Bound.Memory_Bound,42.59,% Slots,,,0.00,5.03,
33.551961868,S0-C6,Retiring.Microcode_Sequencer,10.02,% Slots,,idq.ms_uops,0.00,5.28,
33.551961868,S0-C6,Backend_Bound,47.99,% Slots,,,0.00,5.03,
33.551961868,S0-C6,Retiring,29.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
33.551961868,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.59,% Clocks,,idq.ms_switches,0.00,5.29,
33.551961868,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.39,% Core_Clocks,,,0.00,5.29,
33.551961868,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
33.551961868,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
33.551961868,S0-C7,Frontend_Bound.Frontend_Bandwidth,27.77,% Slots,,,0.00,5.06,
33.551961868,S0-C7,Backend_Bound.Memory_Bound,23.35,% Slots,,,0.00,5.02,
33.551961868,S0-C7,Backend_Bound.Core_Bound,29.21,% Slots,,,0.00,5.02,<==
33.551961868,S0-C7,Retiring.Microcode_Sequencer,6.46,% Slots,,idq.ms_uops,0.00,5.28,
33.551961868,S0-C7,Backend_Bound,52.56,% Slots,,,0.00,5.02,
33.551961868,S0-C7,Retiring,32.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
33.551961868,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.21,% Clocks,,idq.ms_switches,0.00,5.29,
33.551961868,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.08,% Core_Clocks,,,0.00,5.24,
33.551961868,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,49.10,% Core_Clocks,,,0.00,5.29,
33.551961868,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
33.551961868,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
33.551961868,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.45,% Slots,,,0.00,5.06,
33.551961868,S1-C0,Bad_Speculation.Branch_Mispredicts,14.69,% Slots,,br_misp_retired.all_branches,0.00,5.03,
33.551961868,S1-C0,Backend_Bound.Memory_Bound,14.85,% Slots,,,0.00,5.03,
33.551961868,S1-C0,Backend_Bound.Core_Bound,24.02,% Slots,,,0.00,5.03,
33.551961868,S1-C0,Bad_Speculation,14.80,% Slots,,,0.00,5.03,
33.551961868,S1-C0,Backend_Bound,38.87,% Slots,,,0.00,5.03,
33.551961868,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.91,% Core_Clocks,,,0.00,5.29,
33.551961868,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
33.551961868,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.03,% Clocks,,,0.00,5.29,<==
33.551961868,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
33.551961868,S1-C1,Frontend_Bound,23.29,% Slots,,,0.00,5.05,
33.551961868,S1-C1,Backend_Bound,25.20,% Slots,,,0.00,5.02,<==
33.551961868,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.46,% Slots,,,0.00,5.05,
33.551961868,S1-C1,Backend_Bound.Memory_Bound,13.05,% Slots,,,0.00,5.02,
33.551961868,S1-C1,Backend_Bound.Core_Bound,12.15,% Slots,,,0.00,5.02,
33.551961868,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
33.551961868,S1-C2,Frontend_Bound,23.55,% Slots,,,0.00,5.05,
33.551961868,S1-C2,Bad_Speculation,13.58,% Slots,,,0.00,5.02,
33.551961868,S1-C2,Backend_Bound,31.72,% Slots,,,0.00,5.02,<==
33.551961868,S1-C2,Frontend_Bound.Frontend_Bandwidth,64.36,% Slots,,,0.00,5.05,
33.551961868,S1-C2,Bad_Speculation.Branch_Mispredicts,13.38,% Slots,,br_misp_retired.all_branches,0.00,5.02,
33.551961868,S1-C2,Backend_Bound.Memory_Bound,17.14,% Slots,,,0.00,5.02,
33.551961868,S1-C2,Backend_Bound.Core_Bound,14.58,% Slots,,,0.00,5.02,
33.551961868,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.72,% Core_Clocks,,,0.00,5.29,
33.551961868,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
33.551961868,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
33.551961868,S1-C3,Frontend_Bound,26.73,% Slots,,,0.00,5.05,
33.551961868,S1-C3,Bad_Speculation,13.43,% Slots,,,0.00,5.02,
33.551961868,S1-C3,Backend_Bound,27.27,% Slots,,,0.00,5.02,
33.551961868,S1-C3,Frontend_Bound.Frontend_Latency,15.81,% Slots,,rs_events.empty_end,0.00,5.07,
33.551961868,S1-C3,Bad_Speculation.Branch_Mispredicts,13.31,% Slots,,br_misp_retired.all_branches,0.00,5.02,
33.551961868,S1-C3,Backend_Bound.Memory_Bound,16.66,% Slots,,,0.00,5.02,
33.551961868,S1-C3,Backend_Bound.Core_Bound,10.61,% Slots,,,0.00,5.02,
33.551961868,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.551961868,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
33.551961868,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.37,% Clocks,,,0.00,5.29,
33.551961868,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
33.551961868,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.50,% Slots,,,0.00,5.05,
33.551961868,S1-C4,Bad_Speculation.Branch_Mispredicts,9.96,% Slots,,br_misp_retired.all_branches,0.00,5.02,
33.551961868,S1-C4,Backend_Bound.Memory_Bound,28.99,% Slots,,,0.00,5.02,<==
33.551961868,S1-C4,Backend_Bound.Core_Bound,11.77,% Slots,,,0.00,5.02,
33.551961868,S1-C4,Bad_Speculation,10.08,% Slots,,,0.00,5.02,
33.551961868,S1-C4,Backend_Bound,40.76,% Slots,,,0.00,5.02,
33.551961868,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.53,% Core_Clocks,,,0.00,5.29,
33.551961868,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
33.551961868,S1-C5,Frontend_Bound,23.20,% Slots,,,0.00,5.05,
33.551961868,S1-C5,Bad_Speculation,15.82,% Slots,,,0.00,5.02,
33.551961868,S1-C5,Backend_Bound,31.82,% Slots,,,0.00,5.02,
33.551961868,S1-C5,Retiring,17.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
33.551961868,S1-C5,Frontend_Bound.Frontend_Latency,16.05,% Slots,,rs_events.empty_end,0.00,5.07,
33.551961868,S1-C5,Bad_Speculation.Branch_Mispredicts,15.45,% Slots,,br_misp_retired.all_branches,0.00,5.02,
33.551961868,S1-C5,Backend_Bound.Memory_Bound,30.98,% Slots,,,0.00,5.02,<==
33.551961868,S1-C5,Retiring.Microcode_Sequencer,4.62,% Slots,,idq.ms_uops,0.00,5.28,
33.551961868,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.29,
33.551961868,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
33.551961868,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.05,% Clocks,,idq.ms_switches,0.00,5.29,
33.551961868,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
33.551961868,S1-C6,Frontend_Bound,27.78,% Slots,,,0.00,5.06,
33.551961868,S1-C6,Bad_Speculation,14.92,% Slots,,,0.00,5.03,
33.551961868,S1-C6,Backend_Bound,18.13,% Slots,,,0.00,5.03,
33.551961868,S1-C6,Frontend_Bound.Frontend_Latency,20.90,% Slots,,rs_events.empty_end,0.00,5.08,
33.551961868,S1-C6,Bad_Speculation.Branch_Mispredicts,14.76,% Slots,,br_misp_retired.all_branches,0.00,5.03,
33.551961868,S1-C6,Backend_Bound.Core_Bound,11.31,% Slots,,,0.00,5.03,
33.551961868,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.29,
33.551961868,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
33.551961868,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
33.551961868,S1-C7,Frontend_Bound.Frontend_Bandwidth,24.86,% Slots,,,0.00,5.06,
33.551961868,S1-C7,Backend_Bound.Memory_Bound,17.55,% Slots,,,0.00,5.03,
33.551961868,S1-C7,Backend_Bound.Core_Bound,33.39,% Slots,,,0.00,5.03,<==
33.551961868,S1-C7,Backend_Bound,50.94,% Slots,,,0.00,5.03,
33.551961868,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
33.551961868,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
33.551961868,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
33.551961868,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
33.551961868,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
33.551961868,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
33.551961868,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
33.551961868,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
33.551961868,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
33.551961868,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
33.551961868,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
33.551961868,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
33.551961868,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
33.551961868,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
33.551961868,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
33.551961868,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
33.551961868,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
34.968430521,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.80,% Slots,,,0.00,5.36,
34.968430521,S0-C0,Bad_Speculation.Branch_Mispredicts,13.51,% Slots,,br_misp_retired.all_branches,0.00,5.1,
34.968430521,S0-C0,Backend_Bound.Memory_Bound,16.39,% Slots,,,0.00,5.09,
34.968430521,S0-C0,Backend_Bound.Core_Bound,12.54,% Slots,,,0.00,5.09,
34.968430521,S0-C0,Bad_Speculation,13.64,% Slots,,,0.00,5.36,
34.968430521,S0-C0,Backend_Bound,28.93,% Slots,,,0.00,5.36,<==
34.968430521,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.74,% Core_Clocks,,,0.00,5.37,
34.968430521,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
34.968430521,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
34.968430521,S0-C1,Frontend_Bound,36.85,% Slots,,,0.00,5.36,
34.968430521,S0-C1,Backend_Bound,32.40,% Slots,,,0.00,5.36,
34.968430521,S0-C1,Retiring,25.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
34.968430521,S0-C1,Frontend_Bound.Frontend_Latency,29.85,% Slots,,rs_events.empty_end,0.00,5.36,
34.968430521,S0-C1,Frontend_Bound.Frontend_Bandwidth,48.15,% Slots,,,0.00,5.36,
34.968430521,S0-C1,Backend_Bound.Core_Bound,36.16,% Slots,,,0.00,5.09,
34.968430521,S0-C1,Retiring.Microcode_Sequencer,5.47,% Slots,,idq.ms_uops,0.00,5.37,
34.968430521,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.38,
34.968430521,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
34.968430521,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.46,% Clocks,,idq.ms_switches,0.00,5.38,
34.968430521,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.51,% Core_Clocks,,,0.00,5.15,
34.968430521,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.72,% Core_Clocks,,,0.00,5.37,<==
34.968430521,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
34.968430521,S0-C2,Frontend_Bound,35.28,% Slots,,,0.00,5.36,
34.968430521,S0-C2,Backend_Bound,29.81,% Slots,,,0.00,5.36,
34.968430521,S0-C2,Retiring,25.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
34.968430521,S0-C2,Frontend_Bound.Frontend_Latency,22.20,% Slots,,rs_events.empty_end,0.00,5.36,
34.968430521,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.09,% Slots,,,0.00,5.36,
34.968430521,S0-C2,Backend_Bound.Core_Bound,39.23,% Slots,,,0.00,5.09,
34.968430521,S0-C2,Retiring.Microcode_Sequencer,7.11,% Slots,,idq.ms_uops,0.00,5.37,
34.968430521,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.08,% Clocks,,,0.00,5.36,
34.968430521,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
34.968430521,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.30,% Clocks,,idq.ms_switches,0.00,5.36,
34.968430521,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.36,% Core_Clocks,,,0.00,5.14,
34.968430521,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.89,% Core_Clocks,,,0.00,5.37,
34.968430521,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.00,% Clocks,,,0.00,5.37,
34.968430521,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
34.968430521,S0-C3,Frontend_Bound,27.25,% Slots,,,0.00,5.36,
34.968430521,S0-C3,Bad_Speculation,14.35,% Slots,,,0.00,5.36,
34.968430521,S0-C3,Backend_Bound,30.61,% Slots,,,0.00,5.36,
34.968430521,S0-C3,Retiring,25.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
34.968430521,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.67,% Slots,,,0.00,5.36,
34.968430521,S0-C3,Bad_Speculation.Branch_Mispredicts,14.19,% Slots,,br_misp_retired.all_branches,0.00,5.09,
34.968430521,S0-C3,Backend_Bound.Core_Bound,34.10,% Slots,,,0.00,5.09,
34.968430521,S0-C3,Retiring.Microcode_Sequencer,9.90,% Slots,,idq.ms_uops,0.00,5.37,
34.968430521,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,24.09,% Clocks,,idq.ms_switches,0.00,5.37,
34.968430521,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.96,% Core_Clocks,,,0.00,5.15,
34.968430521,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.06,% Core_Clocks,,,0.00,5.36,
34.968430521,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.43,% Clocks,,,0.00,5.37,<==
34.968430521,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
34.968430521,S0-C4,Frontend_Bound,29.57,% Slots,,,0.00,5.36,
34.968430521,S0-C4,Backend_Bound,30.12,% Slots,,,0.00,5.36,<==
34.968430521,S0-C4,Frontend_Bound.Frontend_Bandwidth,31.60,% Slots,,,0.00,5.36,
34.968430521,S0-C4,Backend_Bound.Memory_Bound,17.37,% Slots,,,0.00,5.08,
34.968430521,S0-C4,Backend_Bound.Core_Bound,12.75,% Slots,,,0.00,5.08,
34.968430521,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.62,% Core_Clocks,,,0.00,5.15,
34.968430521,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
34.968430521,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.17,% Clocks,,,0.00,5.37,
34.968430521,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
34.968430521,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.51,% Slots,,,0.00,5.36,
34.968430521,S0-C5,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.1,
34.968430521,S0-C5,Backend_Bound.Memory_Bound,14.35,% Slots,,,0.00,5.09,
34.968430521,S0-C5,Backend_Bound.Core_Bound,25.37,% Slots,,,0.00,5.09,
34.968430521,S0-C5,Bad_Speculation,11.68,% Slots,,,0.00,5.36,
34.968430521,S0-C5,Backend_Bound,39.72,% Slots,,,0.00,5.36,
34.968430521,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.77,% Core_Clocks,,,0.00,5.37,
34.968430521,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
34.968430521,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.15,% Clocks,,,0.00,5.36,<==
34.968430521,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
34.968430521,S0-C6,Frontend_Bound,31.05,% Slots,,,0.00,5.37,
34.968430521,S0-C6,Bad_Speculation,10.75,% Slots,,,0.00,5.37,
34.968430521,S0-C6,Backend_Bound,31.17,% Slots,,,0.00,5.37,
34.968430521,S0-C6,Frontend_Bound.Frontend_Latency,26.58,% Slots,,rs_events.empty_end,0.00,5.37,
34.968430521,S0-C6,Frontend_Bound.Frontend_Bandwidth,45.48,% Slots,,,0.00,5.37,
34.968430521,S0-C6,Bad_Speculation.Branch_Mispredicts,10.61,% Slots,,br_misp_retired.all_branches,0.00,5.09,
34.968430521,S0-C6,Backend_Bound.Core_Bound,53.66,% Slots,,,0.00,5.09,
34.968430521,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.37,
34.968430521,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
34.968430521,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.82,% Core_Clocks,,,0.00,5.14,
34.968430521,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.28,% Core_Clocks,,,0.00,5.37,
34.968430521,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.93,% Clocks,,,0.00,5.37,<==
34.968430521,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
34.968430521,S0-C7,Frontend_Bound,32.50,% Slots,,,0.00,5.37,
34.968430521,S0-C7,Backend_Bound,39.18,% Slots,,,0.00,5.37,
34.968430521,S0-C7,Frontend_Bound.Frontend_Latency,25.73,% Slots,,rs_events.empty_end,0.00,5.37,
34.968430521,S0-C7,Frontend_Bound.Frontend_Bandwidth,21.74,% Slots,,,0.00,5.37,
34.968430521,S0-C7,Backend_Bound.Core_Bound,65.46,% Slots,,,0.00,5.09,<==
34.968430521,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.05,% Clocks,,,0.00,5.38,
34.968430521,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
34.968430521,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.04,% Core_Clocks,,,0.00,5.13,
34.968430521,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.46,% Core_Clocks,,,0.00,5.37,
34.968430521,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
34.968430521,S1-C0,Frontend_Bound,22.40,% Slots,,,0.00,5.37,
34.968430521,S1-C0,Bad_Speculation,16.89,% Slots,,,0.00,5.37,
34.968430521,S1-C0,Backend_Bound,26.00,% Slots,,,0.00,5.37,
34.968430521,S1-C0,Retiring,23.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
34.968430521,S1-C0,Bad_Speculation.Branch_Mispredicts,16.73,% Slots,,br_misp_retired.all_branches,0.00,5.09,
34.968430521,S1-C0,Backend_Bound.Memory_Bound,10.45,% Slots,,,0.00,5.09,
34.968430521,S1-C0,Backend_Bound.Core_Bound,15.55,% Slots,,,0.00,5.09,
34.968430521,S1-C0,Retiring.Microcode_Sequencer,5.56,% Slots,,idq.ms_uops,0.00,5.37,
34.968430521,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.50,% Clocks,,idq.ms_switches,0.00,5.36,
34.968430521,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
34.968430521,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
34.968430521,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.02,% Clocks,,,0.00,5.37,<==
34.968430521,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
34.968430521,S1-C1,Frontend_Bound,30.23,% Slots,,,0.00,5.37,<==
34.968430521,S1-C1,Bad_Speculation,11.66,% Slots,,,0.00,5.37,
34.968430521,S1-C1,Backend_Bound,15.98,% Slots,,,0.00,5.37,
34.968430521,S1-C1,Frontend_Bound.Frontend_Latency,16.51,% Slots,,rs_events.empty_end,0.00,5.37,
34.968430521,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.73,% Slots,,,0.00,5.37,
34.968430521,S1-C1,Bad_Speculation.Branch_Mispredicts,11.44,% Slots,,br_misp_retired.all_branches,0.00,5.09,
34.968430521,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
34.968430521,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
34.968430521,S1-C2,Frontend_Bound,38.38,% Slots,,,0.00,5.37,
34.968430521,S1-C2,Backend_Bound,30.97,% Slots,,,0.00,5.37,
34.968430521,S1-C2,Frontend_Bound.Frontend_Latency,29.18,% Slots,,rs_events.empty_end,0.00,5.37,
34.968430521,S1-C2,Backend_Bound.Memory_Bound,11.63,% Slots,,,0.00,5.09,
34.968430521,S1-C2,Backend_Bound.Core_Bound,19.34,% Slots,,,0.00,5.09,
34.968430521,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
34.968430521,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
34.968430521,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
34.968430521,S1-C3,Bad_Speculation,10.24,% Slots,,,0.00,5.37,
34.968430521,S1-C3,Bad_Speculation.Branch_Mispredicts,10.14,% Slots,,br_misp_retired.all_branches,0.00,5.09,
34.968430521,S1-C3,Backend_Bound,46.78,% Slots,,,0.00,5.37,
34.968430521,S1-C3,Backend_Bound.Memory_Bound,16.12,% Slots,,,0.00,5.09,
34.968430521,S1-C3,Backend_Bound.Core_Bound,30.66,% Slots,,,0.00,5.09,<==
34.968430521,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
34.968430521,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
34.968430521,S1-C4,Frontend_Bound,41.90,% Slots,,,0.00,5.37,<==
34.968430521,S1-C4,Bad_Speculation,11.40,% Slots,,,0.00,5.37,
34.968430521,S1-C4,Backend_Bound,21.14,% Slots,,,0.00,5.37,
34.968430521,S1-C4,Frontend_Bound.Frontend_Latency,27.83,% Slots,,rs_events.empty_end,0.00,5.37,
34.968430521,S1-C4,Frontend_Bound.Frontend_Bandwidth,29.60,% Slots,,,0.00,5.37,
34.968430521,S1-C4,Bad_Speculation.Branch_Mispredicts,11.28,% Slots,,br_misp_retired.all_branches,0.00,5.09,
34.968430521,S1-C4,Backend_Bound.Memory_Bound,13.95,% Slots,,,0.00,5.09,
34.968430521,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
34.968430521,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.68,% Core_Clocks,,,0.00,5.37,
34.968430521,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
34.968430521,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
34.968430521,S1-C5,Bad_Speculation,18.24,% Slots,,,0.00,5.37,
34.968430521,S1-C5,Bad_Speculation.Branch_Mispredicts,18.09,% Slots,,br_misp_retired.all_branches,0.00,5.09,
34.968430521,S1-C5,Backend_Bound,31.69,% Slots,,,0.00,5.37,
34.968430521,S1-C5,Backend_Bound.Memory_Bound,12.63,% Slots,,,0.00,5.09,
34.968430521,S1-C5,Backend_Bound.Core_Bound,19.06,% Slots,,,0.00,5.09,
34.968430521,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,15.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
34.968430521,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.23,% Clocks,,,0.00,5.37,<==
34.968430521,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
34.968430521,S1-C6,Bad_Speculation,17.96,% Slots,,,0.00,5.37,
34.968430521,S1-C6,Bad_Speculation.Branch_Mispredicts,17.84,% Slots,,br_misp_retired.all_branches,0.00,5.09,
34.968430521,S1-C6,Backend_Bound,28.34,% Slots,,,0.00,5.37,<==
34.968430521,S1-C6,Backend_Bound.Memory_Bound,11.79,% Slots,,,0.00,5.09,
34.968430521,S1-C6,Backend_Bound.Core_Bound,16.55,% Slots,,,0.00,5.09,
34.968430521,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,13.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
34.968430521,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
34.968430521,S1-C7,Frontend_Bound,27.90,% Slots,,,0.00,5.38,
34.968430521,S1-C7,Backend_Bound,38.84,% Slots,,,0.00,5.38,
34.968430521,S1-C7,Frontend_Bound.Frontend_Latency,30.30,% Slots,,rs_events.empty_end,0.00,5.37,
34.968430521,S1-C7,Backend_Bound.Memory_Bound,23.46,% Slots,,,0.00,5.08,<==
34.968430521,S1-C7,Backend_Bound.Core_Bound,15.37,% Slots,,,0.00,5.08,
34.968430521,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.32,% Clocks,,,0.00,5.37,
34.968430521,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
34.968430521,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
34.968430521,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
34.968430521,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
34.968430521,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
34.968430521,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
34.968430521,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
34.968430521,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
34.968430521,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
34.968430521,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
34.968430521,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
34.968430521,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
34.968430521,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
34.968430521,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
34.968430521,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
34.968430521,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
34.968430521,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
34.968430521,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
34.968430521,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
34.968430521,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
36.363394435,S0-C0,Frontend_Bound,36.67,% Slots,,,0.00,5.16,
36.363394435,S0-C0,Backend_Bound,36.54,% Slots,,,0.00,5.16,
36.363394435,S0-C0,Retiring,19.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
36.363394435,S0-C0,Frontend_Bound.Frontend_Latency,28.25,% Slots,,rs_events.empty_end,0.00,5.16,<==
36.363394435,S0-C0,Backend_Bound.Memory_Bound,18.04,% Slots,,,0.00,5.16,
36.363394435,S0-C0,Backend_Bound.Core_Bound,18.50,% Slots,,,0.00,5.16,
36.363394435,S0-C0,Retiring.Microcode_Sequencer,9.51,% Slots,,idq.ms_uops,0.00,5.16,
36.363394435,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
36.363394435,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.11,% Clocks,,idq.ms_switches,0.00,5.16,
36.363394435,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,
36.363394435,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
36.363394435,S0-C1,Frontend_Bound,40.59,% Slots,,,0.00,5.16,
36.363394435,S0-C1,Backend_Bound,34.47,% Slots,,,0.00,5.16,
36.363394435,S0-C1,Retiring,15.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
36.363394435,S0-C1,Frontend_Bound.Frontend_Latency,38.51,% Slots,,rs_events.empty_end,0.00,5.16,<==
36.363394435,S0-C1,Backend_Bound.Memory_Bound,21.64,% Slots,,,0.00,5.16,
36.363394435,S0-C1,Backend_Bound.Core_Bound,12.83,% Slots,,,0.00,5.16,
36.363394435,S0-C1,Retiring.Microcode_Sequencer,6.47,% Slots,,idq.ms_uops,0.00,5.16,
36.363394435,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.16,
36.363394435,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
36.363394435,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.17,% Clocks,,idq.ms_switches,0.00,5.16,
36.363394435,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.91,% Clocks,,,0.00,5.16,
36.363394435,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
36.363394435,S0-C2,Frontend_Bound,36.46,% Slots,,,0.00,5.16,
36.363394435,S0-C2,Backend_Bound,38.63,% Slots,,,0.00,5.16,<==
36.363394435,S0-C2,Retiring,17.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
36.363394435,S0-C2,Frontend_Bound.Frontend_Latency,35.10,% Slots,,rs_events.empty_end,0.00,5.16,
36.363394435,S0-C2,Backend_Bound.Memory_Bound,20.42,% Slots,,,0.00,5.16,
36.363394435,S0-C2,Backend_Bound.Core_Bound,18.20,% Slots,,,0.00,5.16,
36.363394435,S0-C2,Retiring.Microcode_Sequencer,13.39,% Slots,,idq.ms_uops,0.00,5.16,
36.363394435,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.16,
36.363394435,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
36.363394435,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.97,% Clocks,,idq.ms_switches,0.00,5.16,
36.363394435,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.42,% Clocks,,,0.00,5.16,
36.363394435,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
36.363394435,S0-C3,Frontend_Bound,34.40,% Slots,,,0.00,5.16,
36.363394435,S0-C3,Backend_Bound,39.40,% Slots,,,0.00,5.16,<==
36.363394435,S0-C3,Retiring,18.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
36.363394435,S0-C3,Frontend_Bound.Frontend_Latency,43.28,% Slots,,rs_events.empty_end,0.00,5.16,
36.363394435,S0-C3,Backend_Bound.Memory_Bound,21.67,% Slots,,,0.00,5.16,
36.363394435,S0-C3,Backend_Bound.Core_Bound,17.73,% Slots,,,0.00,5.16,
36.363394435,S0-C3,Retiring.Microcode_Sequencer,13.17,% Slots,,idq.ms_uops,0.00,5.16,
36.363394435,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.16,
36.363394435,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
36.363394435,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.16,
36.363394435,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
36.363394435,S0-C4,Frontend_Bound,22.40,% Slots,,,0.00,5.16,
36.363394435,S0-C4,Bad_Speculation,23.74,% Slots,,,0.00,5.16,
36.363394435,S0-C4,Backend_Bound,15.95,% Slots,,,0.00,5.16,
36.363394435,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.85,% Slots,,,0.00,5.16,
36.363394435,S0-C4,Bad_Speculation.Branch_Mispredicts,23.67,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
36.363394435,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.54,% Core_Clocks,,,0.00,5.25,
36.363394435,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.12,% Core_Clocks,,,0.00,5.16,
36.363394435,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
36.363394435,S0-C5,Frontend_Bound,35.64,% Slots,,,0.00,5.16,
36.363394435,S0-C5,Backend_Bound,39.16,% Slots,,,0.00,5.16,
36.363394435,S0-C5,Retiring,16.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
36.363394435,S0-C5,Frontend_Bound.Frontend_Latency,25.32,% Slots,,rs_events.empty_end,0.00,5.16,
36.363394435,S0-C5,Backend_Bound.Memory_Bound,12.40,% Slots,,,0.00,5.16,
36.363394435,S0-C5,Backend_Bound.Core_Bound,26.77,% Slots,,,0.00,5.16,<==
36.363394435,S0-C5,Retiring.Microcode_Sequencer,12.00,% Slots,,idq.ms_uops,0.00,5.16,
36.363394435,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.11,% Clocks,,,0.00,5.16,
36.363394435,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
36.363394435,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.70,% Clocks,,idq.ms_switches,0.00,5.16,
36.363394435,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
36.363394435,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
36.363394435,S0-C6,Frontend_Bound,23.02,% Slots,,,0.00,5.16,
36.363394435,S0-C6,Bad_Speculation,16.45,% Slots,,,0.00,5.16,
36.363394435,S0-C6,Backend_Bound,24.84,% Slots,,,0.00,5.16,
36.363394435,S0-C6,Retiring,17.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
36.363394435,S0-C6,Frontend_Bound.Frontend_Bandwidth,19.29,% Slots,,,0.00,5.16,
36.363394435,S0-C6,Bad_Speculation.Branch_Mispredicts,15.66,% Slots,,br_misp_retired.all_branches,0.00,5.16,
36.363394435,S0-C6,Backend_Bound.Memory_Bound,44.88,% Slots,,,0.00,5.16,
36.363394435,S0-C6,Retiring.Microcode_Sequencer,13.84,% Slots,,idq.ms_uops,0.00,5.16,
36.363394435,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.83,% Clocks,,idq.ms_switches,0.00,5.16,
36.363394435,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
36.363394435,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,<==
36.363394435,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
36.363394435,S0-C7,Frontend_Bound,34.71,% Slots,,,0.00,5.16,
36.363394435,S0-C7,Backend_Bound,40.21,% Slots,,,0.00,5.16,
36.363394435,S0-C7,Retiring,14.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
36.363394435,S0-C7,Frontend_Bound.Frontend_Latency,57.81,% Slots,,rs_events.empty_end,0.00,5.16,
36.363394435,S0-C7,Backend_Bound.Memory_Bound,30.67,% Slots,,,0.00,5.16,
36.363394435,S0-C7,Retiring.Microcode_Sequencer,3.99,% Slots,,idq.ms_uops,0.00,5.16,
36.363394435,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.73,% Clocks,,,0.00,5.16,
36.363394435,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
36.363394435,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.94,% Clocks,,idq.ms_switches,0.00,5.16,
36.363394435,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,<==
36.363394435,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
36.363394435,S1-C0,Frontend_Bound,38.17,% Slots,,,0.00,5.16,
36.363394435,S1-C0,Backend_Bound,38.28,% Slots,,,0.00,5.16,
36.363394435,S1-C0,Retiring,17.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
36.363394435,S1-C0,Frontend_Bound.Frontend_Latency,28.11,% Slots,,rs_events.empty_end,0.00,5.16,
36.363394435,S1-C0,Backend_Bound.Memory_Bound,22.94,% Slots,,,0.00,5.16,
36.363394435,S1-C0,Backend_Bound.Core_Bound,15.34,% Slots,,,0.00,5.16,
36.363394435,S1-C0,Retiring.Microcode_Sequencer,13.90,% Slots,,idq.ms_uops,0.00,5.16,
36.363394435,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.16,
36.363394435,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
36.363394435,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.49,% Clocks,,idq.ms_switches,0.00,5.16,
36.363394435,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
36.363394435,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
36.363394435,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
36.363394435,S1-C1,Frontend_Bound,34.78,% Slots,,,0.00,5.16,
36.363394435,S1-C1,Bad_Speculation,10.40,% Slots,,,0.00,5.16,
36.363394435,S1-C1,Backend_Bound,14.00,% Slots,,,0.00,5.16,
36.363394435,S1-C1,Retiring,42.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
36.363394435,S1-C1,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.16,
36.363394435,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.11,% Slots,,,0.00,5.16,
36.363394435,S1-C1,Bad_Speculation.Branch_Mispredicts,9.97,% Slots,,br_misp_retired.all_branches,0.00,5.16,
36.363394435,S1-C1,Retiring.Microcode_Sequencer,2.03,% Slots,,idq.ms_uops,0.00,5.16,<==
36.363394435,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.26,% Clocks,,,0.00,5.16,
36.363394435,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
36.363394435,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.20,% Clocks,,idq.ms_switches,0.00,5.16,
36.363394435,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
36.363394435,S1-C2,Frontend_Bound,34.26,% Slots,,,0.00,5.16,
36.363394435,S1-C2,Backend_Bound,41.31,% Slots,,,0.00,5.16,
36.363394435,S1-C2,Retiring,20.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
36.363394435,S1-C2,Frontend_Bound.Frontend_Latency,26.41,% Slots,,rs_events.empty_end,0.00,5.16,
36.363394435,S1-C2,Backend_Bound.Memory_Bound,17.21,% Slots,,,0.00,5.16,
36.363394435,S1-C2,Backend_Bound.Core_Bound,24.10,% Slots,,,0.00,5.16,<==
36.363394435,S1-C2,Retiring.Microcode_Sequencer,9.65,% Slots,,idq.ms_uops,0.00,5.16,
36.363394435,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
36.363394435,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.12,% Clocks,,idq.ms_switches,0.00,5.16,
36.363394435,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
36.363394435,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
36.363394435,S1-C3,Frontend_Bound,32.92,% Slots,,,0.00,5.16,
36.363394435,S1-C3,Backend_Bound,42.53,% Slots,,,0.00,5.16,
36.363394435,S1-C3,Retiring,18.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
36.363394435,S1-C3,Frontend_Bound.Frontend_Latency,37.11,% Slots,,rs_events.empty_end,0.00,5.16,
36.363394435,S1-C3,Backend_Bound.Memory_Bound,28.89,% Slots,,,0.00,5.16,
36.363394435,S1-C3,Backend_Bound.Core_Bound,13.63,% Slots,,,0.00,5.16,
36.363394435,S1-C3,Retiring.Microcode_Sequencer,14.50,% Slots,,idq.ms_uops,0.00,5.16,
36.363394435,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.16,
36.363394435,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
36.363394435,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.23,% Clocks,,idq.ms_switches,0.00,5.16,
36.363394435,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
36.363394435,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.31,% Clocks,,,0.00,5.16,
36.363394435,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
36.363394435,S1-C4,Frontend_Bound,35.29,% Slots,,,0.00,5.16,
36.363394435,S1-C4,Backend_Bound,41.79,% Slots,,,0.00,5.16,
36.363394435,S1-C4,Retiring,18.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
36.363394435,S1-C4,Frontend_Bound.Frontend_Latency,29.08,% Slots,,rs_events.empty_end,0.00,5.16,
36.363394435,S1-C4,Frontend_Bound.Frontend_Bandwidth,17.30,% Slots,,,0.00,5.16,
36.363394435,S1-C4,Backend_Bound.Memory_Bound,30.47,% Slots,,,0.00,5.16,
36.363394435,S1-C4,Backend_Bound.Core_Bound,11.32,% Slots,,,0.00,5.16,
36.363394435,S1-C4,Retiring.Microcode_Sequencer,14.99,% Slots,,idq.ms_uops,0.00,5.16,
36.363394435,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.98,% Clocks,,,0.00,5.16,
36.363394435,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
36.363394435,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.52,% Clocks,,idq.ms_switches,0.00,5.16,
36.363394435,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.44,% Core_Clocks,,,0.00,5.45,
36.363394435,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
36.363394435,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
36.363394435,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.06,% Clocks,,,0.00,5.16,
36.363394435,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
36.363394435,S1-C5,Frontend_Bound,33.54,% Slots,,,0.00,5.16,
36.363394435,S1-C5,Backend_Bound,41.75,% Slots,,,0.00,5.16,<==
36.363394435,S1-C5,Retiring,18.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
36.363394435,S1-C5,Frontend_Bound.Frontend_Latency,27.66,% Slots,,rs_events.empty_end,0.00,5.16,
36.363394435,S1-C5,Backend_Bound.Memory_Bound,22.63,% Slots,,,0.00,5.16,
36.363394435,S1-C5,Backend_Bound.Core_Bound,19.12,% Slots,,,0.00,5.16,
36.363394435,S1-C5,Retiring.Microcode_Sequencer,15.06,% Slots,,idq.ms_uops,0.00,5.16,
36.363394435,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.16,
36.363394435,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
36.363394435,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.46,% Clocks,,idq.ms_switches,0.00,5.16,
36.363394435,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
36.363394435,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.29,% Clocks,,,0.00,5.16,
36.363394435,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
36.363394435,S1-C6,Frontend_Bound,34.31,% Slots,,,0.00,5.16,
36.363394435,S1-C6,Backend_Bound,41.20,% Slots,,,0.00,5.16,
36.363394435,S1-C6,Retiring,18.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
36.363394435,S1-C6,Frontend_Bound.Frontend_Latency,29.79,% Slots,,rs_events.empty_end,0.00,5.16,
36.363394435,S1-C6,Backend_Bound.Memory_Bound,24.21,% Slots,,,0.00,5.16,
36.363394435,S1-C6,Backend_Bound.Core_Bound,16.99,% Slots,,,0.00,5.16,
36.363394435,S1-C6,Retiring.Microcode_Sequencer,15.82,% Slots,,idq.ms_uops,0.00,5.16,
36.363394435,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.16,
36.363394435,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
36.363394435,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.47,% Clocks,,idq.ms_switches,0.00,5.16,
36.363394435,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
36.363394435,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
36.363394435,S1-C7,Frontend_Bound,33.48,% Slots,,,0.00,5.16,
36.363394435,S1-C7,Backend_Bound,41.49,% Slots,,,0.00,5.16,
36.363394435,S1-C7,Retiring,34.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
36.363394435,S1-C7,Frontend_Bound.Frontend_Latency,29.58,% Slots,,rs_events.empty_end,0.00,5.16,
36.363394435,S1-C7,Backend_Bound.Memory_Bound,12.41,% Slots,,,0.00,5.16,
36.363394435,S1-C7,Backend_Bound.Core_Bound,29.07,% Slots,,,0.00,5.16,<==
36.363394435,S1-C7,Retiring.Microcode_Sequencer,8.72,% Slots,,idq.ms_uops,0.00,5.16,
36.363394435,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
36.363394435,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.52,% Clocks,,idq.ms_switches,0.00,5.16,
36.363394435,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
36.363394435,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
36.363394435,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
36.363394435,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
36.363394435,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
36.363394435,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
36.363394435,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
36.363394435,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
36.363394435,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
36.363394435,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
36.363394435,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
36.363394435,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
36.363394435,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
36.363394435,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
36.363394435,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
36.363394435,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
36.363394435,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
36.363394435,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
37.860976177,S0-C0,Frontend_Bound,32.37,% Slots,,,0.00,5.34,
37.860976177,S0-C0,Bad_Speculation,14.53,% Slots,,,0.00,5.34,
37.860976177,S0-C0,Backend_Bound,25.90,% Slots,,,0.00,5.34,
37.860976177,S0-C0,Frontend_Bound.Frontend_Latency,19.91,% Slots,,rs_events.empty_end,0.00,5.33,
37.860976177,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.19,% Slots,,,0.00,5.34,
37.860976177,S0-C0,Bad_Speculation.Branch_Mispredicts,14.17,% Slots,,br_misp_retired.all_branches,0.00,5.07,
37.860976177,S0-C0,Backend_Bound.Memory_Bound,23.25,% Slots,,,0.00,5.08,
37.860976177,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.34,
37.860976177,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
37.860976177,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.99,% Core_Clocks,,,0.00,5.24,
37.860976177,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.20,% Core_Clocks,,,0.00,5.33,
37.860976177,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
37.860976177,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
37.860976177,S0-C1,Frontend_Bound,39.61,% Slots,,,0.00,5.34,
37.860976177,S0-C1,Bad_Speculation,14.88,% Slots,,,0.00,5.34,
37.860976177,S0-C1,Backend_Bound,17.12,% Slots,,,0.00,5.34,
37.860976177,S0-C1,Frontend_Bound.Frontend_Latency,30.81,% Slots,,rs_events.empty_end,0.00,5.33,
37.860976177,S0-C1,Bad_Speculation.Branch_Mispredicts,14.64,% Slots,,br_misp_retired.all_branches,0.00,5.07,
37.860976177,S0-C1,Backend_Bound.Memory_Bound,15.32,% Slots,,,0.00,5.07,
37.860976177,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.69,% Clocks,,,0.00,5.34,
37.860976177,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
37.860976177,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
37.860976177,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
37.860976177,S0-C2,Frontend_Bound,29.26,% Slots,,,0.00,5.34,
37.860976177,S0-C2,Bad_Speculation,15.82,% Slots,,,0.00,5.34,
37.860976177,S0-C2,Backend_Bound,23.62,% Slots,,,0.00,5.34,
37.860976177,S0-C2,Frontend_Bound.Frontend_Latency,17.81,% Slots,,rs_events.empty_end,0.00,5.33,
37.860976177,S0-C2,Bad_Speculation.Branch_Mispredicts,15.70,% Slots,,br_misp_retired.all_branches,0.00,5.08,
37.860976177,S0-C2,Backend_Bound.Memory_Bound,21.87,% Slots,,,0.00,5.07,
37.860976177,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.85,% Clocks,,,0.00,5.33,
37.860976177,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
37.860976177,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
37.860976177,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
37.860976177,S0-C3,Frontend_Bound,41.76,% Slots,,,0.00,5.34,
37.860976177,S0-C3,Bad_Speculation,12.00,% Slots,,,0.00,5.33,
37.860976177,S0-C3,Backend_Bound,27.30,% Slots,,,0.00,5.33,
37.860976177,S0-C3,Frontend_Bound.Frontend_Latency,42.13,% Slots,,rs_events.empty_end,0.00,5.33,
37.860976177,S0-C3,Bad_Speculation.Branch_Mispredicts,11.84,% Slots,,br_misp_retired.all_branches,0.00,5.07,
37.860976177,S0-C3,Backend_Bound.Memory_Bound,13.10,% Slots,,,0.00,5.07,
37.860976177,S0-C3,Backend_Bound.Core_Bound,14.20,% Slots,,,0.00,5.07,
37.860976177,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.34,
37.860976177,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
37.860976177,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
37.860976177,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
37.860976177,S0-C4,Frontend_Bound,24.71,% Slots,,,0.00,5.33,
37.860976177,S0-C4,Bad_Speculation,22.33,% Slots,,,0.00,5.33,
37.860976177,S0-C4,Backend_Bound,18.62,% Slots,,,0.00,5.33,
37.860976177,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.17,% Slots,,,0.00,5.33,<==
37.860976177,S0-C4,Bad_Speculation.Branch_Mispredicts,22.19,% Slots,,br_misp_retired.all_branches,0.00,5.07,
37.860976177,S0-C4,Backend_Bound.Memory_Bound,11.26,% Slots,,,0.00,5.07,
37.860976177,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.35,% Core_Clocks,,,0.00,5.24,
37.860976177,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.80,% Core_Clocks,,,0.00,5.34,
37.860976177,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
37.860976177,S0-C5,Frontend_Bound,31.31,% Slots,,,0.00,5.34,
37.860976177,S0-C5,Bad_Speculation,19.03,% Slots,,,0.00,5.34,
37.860976177,S0-C5,Backend_Bound,20.20,% Slots,,,0.00,5.34,
37.860976177,S0-C5,Frontend_Bound.Frontend_Latency,37.40,% Slots,,rs_events.empty_end,0.00,5.33,
37.860976177,S0-C5,Frontend_Bound.Frontend_Bandwidth,20.51,% Slots,,,0.00,5.34,
37.860976177,S0-C5,Bad_Speculation.Branch_Mispredicts,18.83,% Slots,,br_misp_retired.all_branches,0.00,5.07,
37.860976177,S0-C5,Backend_Bound.Core_Bound,31.91,% Slots,,,0.00,5.07,
37.860976177,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.63,% Clocks,,,0.00,5.34,
37.860976177,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
37.860976177,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.71,% Clocks,,,0.00,5.34,
37.860976177,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
37.860976177,S0-C6,Frontend_Bound,28.86,% Slots,,,0.00,5.34,
37.860976177,S0-C6,Bad_Speculation,20.10,% Slots,,,0.00,5.33,
37.860976177,S0-C6,Backend_Bound,26.91,% Slots,,,0.00,5.33,
37.860976177,S0-C6,Retiring,21.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
37.860976177,S0-C6,Frontend_Bound.Frontend_Latency,26.00,% Slots,,rs_events.empty_end,0.00,5.34,
37.860976177,S0-C6,Bad_Speculation.Branch_Mispredicts,19.78,% Slots,,br_misp_retired.all_branches,0.00,5.08,
37.860976177,S0-C6,Backend_Bound.Memory_Bound,18.50,% Slots,,,0.00,5.07,
37.860976177,S0-C6,Retiring.Microcode_Sequencer,3.47,% Slots,,idq.ms_uops,0.00,5.34,
37.860976177,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.35,% Clocks,,,0.00,5.34,
37.860976177,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
37.860976177,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.07,% Clocks,,idq.ms_switches,0.00,5.34,
37.860976177,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
37.860976177,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
37.860976177,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
37.860976177,S0-C7,Bad_Speculation,11.63,% Slots,,,0.00,5.33,
37.860976177,S0-C7,Bad_Speculation.Branch_Mispredicts,11.43,% Slots,,br_misp_retired.all_branches,0.00,5.07,
37.860976177,S0-C7,Backend_Bound,48.44,% Slots,,,0.00,5.33,
37.860976177,S0-C7,Backend_Bound.Core_Bound,59.84,% Slots,,,0.00,5.07,
37.860976177,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.21,% Clocks,,,0.00,5.34,<==
37.860976177,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
37.860976177,S1-C0,Frontend_Bound,42.42,% Slots,,,0.00,5.34,
37.860976177,S1-C0,Bad_Speculation,14.49,% Slots,,,0.00,5.34,
37.860976177,S1-C0,Backend_Bound,17.96,% Slots,,,0.00,5.34,
37.860976177,S1-C0,Frontend_Bound.Frontend_Latency,33.83,% Slots,,rs_events.empty_end,0.00,5.34,
37.860976177,S1-C0,Frontend_Bound.Frontend_Bandwidth,58.26,% Slots,,,0.00,5.34,
37.860976177,S1-C0,Bad_Speculation.Branch_Mispredicts,14.31,% Slots,,br_misp_retired.all_branches,0.00,5.06,
37.860976177,S1-C0,Backend_Bound.Memory_Bound,14.84,% Slots,,,0.00,5.06,
37.860976177,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
37.860976177,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.84,% Core_Clocks,,,0.00,5.08,<==
37.860976177,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.08,% Core_Clocks,,,0.00,5.34,
37.860976177,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
37.860976177,S1-C1,Frontend_Bound,34.45,% Slots,,,0.00,5.34,
37.860976177,S1-C1,Bad_Speculation,10.94,% Slots,,,0.00,5.34,
37.860976177,S1-C1,Backend_Bound,14.30,% Slots,,,0.00,5.34,
37.860976177,S1-C1,Retiring,40.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
37.860976177,S1-C1,Frontend_Bound.Frontend_Latency,19.39,% Slots,,rs_events.empty_end,0.00,5.34,
37.860976177,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.67,% Slots,,,0.00,5.34,
37.860976177,S1-C1,Bad_Speculation.Branch_Mispredicts,10.63,% Slots,,br_misp_retired.all_branches,0.00,5.06,
37.860976177,S1-C1,Backend_Bound.Memory_Bound,10.51,% Slots,,,0.00,5.06,
37.860976177,S1-C1,Retiring.Microcode_Sequencer,1.83,% Slots,,idq.ms_uops,0.00,5.34,<==
37.860976177,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.35,% Clocks,,,0.00,5.34,
37.860976177,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
37.860976177,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.42,% Clocks,,idq.ms_switches,0.00,5.34,
37.860976177,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
37.860976177,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
37.860976177,S1-C2,Frontend_Bound,21.69,% Slots,,,0.00,5.34,
37.860976177,S1-C2,Backend_Bound,39.16,% Slots,,,0.00,5.34,
37.860976177,S1-C2,Frontend_Bound.Frontend_Bandwidth,25.41,% Slots,,,0.00,5.34,
37.860976177,S1-C2,Backend_Bound.Memory_Bound,24.34,% Slots,,,0.00,5.07,
37.860976177,S1-C2,Backend_Bound.Core_Bound,14.82,% Slots,,,0.00,5.07,
37.860976177,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.66,% Core_Clocks,,,0.00,5.08,
37.860976177,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
37.860976177,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.55,% Clocks,,,0.00,5.34,
37.860976177,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
37.860976177,S1-C3,Frontend_Bound,43.61,% Slots,,,0.00,5.34,
37.860976177,S1-C3,Bad_Speculation,12.24,% Slots,,,0.00,5.34,
37.860976177,S1-C3,Backend_Bound,23.18,% Slots,,,0.00,5.34,
37.860976177,S1-C3,Frontend_Bound.Frontend_Latency,45.20,% Slots,,rs_events.empty_end,0.00,5.33,<==
37.860976177,S1-C3,Bad_Speculation.Branch_Mispredicts,12.09,% Slots,,br_misp_retired.all_branches,0.00,5.06,
37.860976177,S1-C3,Backend_Bound.Core_Bound,51.51,% Slots,,,0.00,5.06,
37.860976177,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.34,
37.860976177,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
37.860976177,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
37.860976177,S1-C4,Frontend_Bound,39.53,% Slots,,,0.00,5.34,
37.860976177,S1-C4,Bad_Speculation,12.29,% Slots,,,0.00,5.34,
37.860976177,S1-C4,Backend_Bound,24.61,% Slots,,,0.00,5.34,
37.860976177,S1-C4,Frontend_Bound.Frontend_Latency,30.29,% Slots,,rs_events.empty_end,0.00,5.34,
37.860976177,S1-C4,Bad_Speculation.Branch_Mispredicts,12.10,% Slots,,br_misp_retired.all_branches,0.00,5.07,
37.860976177,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.94,% Clocks,,,0.00,5.34,
37.860976177,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
37.860976177,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
37.860976177,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
37.860976177,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
37.860976177,S1-C5,Frontend_Bound,32.23,% Slots,,,0.00,5.34,
37.860976177,S1-C5,Bad_Speculation,13.57,% Slots,,,0.00,5.34,
37.860976177,S1-C5,Backend_Bound,19.32,% Slots,,,0.00,5.34,
37.860976177,S1-C5,Frontend_Bound.Frontend_Bandwidth,25.79,% Slots,,,0.00,5.34,
37.860976177,S1-C5,Bad_Speculation.Branch_Mispredicts,13.40,% Slots,,br_misp_retired.all_branches,0.00,5.07,
37.860976177,S1-C5,Backend_Bound.Core_Bound,12.62,% Slots,,,0.00,5.06,
37.860976177,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.41,% Core_Clocks,,,0.00,5.07,<==
37.860976177,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.24,% Clocks,,,0.00,5.34,
37.860976177,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
37.860976177,S1-C6,Frontend_Bound,27.16,% Slots,,,0.00,5.34,
37.860976177,S1-C6,Bad_Speculation,16.04,% Slots,,,0.00,5.34,
37.860976177,S1-C6,Backend_Bound,23.04,% Slots,,,0.00,5.34,
37.860976177,S1-C6,Frontend_Bound.Frontend_Latency,15.85,% Slots,,rs_events.empty_end,0.00,5.34,
37.860976177,S1-C6,Bad_Speculation.Branch_Mispredicts,15.84,% Slots,,br_misp_retired.all_branches,0.00,5.07,
37.860976177,S1-C6,Backend_Bound.Memory_Bound,13.05,% Slots,,,0.00,5.06,
37.860976177,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
37.860976177,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
37.860976177,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
37.860976177,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
37.860976177,S1-C7,Frontend_Bound,40.39,% Slots,,,0.00,5.34,
37.860976177,S1-C7,Bad_Speculation,12.91,% Slots,,,0.00,5.34,
37.860976177,S1-C7,Backend_Bound,20.50,% Slots,,,0.00,5.34,
37.860976177,S1-C7,Frontend_Bound.Frontend_Latency,24.87,% Slots,,rs_events.empty_end,0.00,5.34,
37.860976177,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.34,% Slots,,,0.00,5.33,
37.860976177,S1-C7,Bad_Speculation.Branch_Mispredicts,12.69,% Slots,,br_misp_retired.all_branches,0.00,5.07,
37.860976177,S1-C7,Backend_Bound.Memory_Bound,15.33,% Slots,,,0.00,5.07,
37.860976177,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.34,
37.860976177,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
37.860976177,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.15,% Core_Clocks,,,0.00,5.07,
37.860976177,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.31,% Core_Clocks,,,0.00,5.34,
37.860976177,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
37.860976177,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
37.860976177,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
37.860976177,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
37.860976177,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
37.860976177,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
37.860976177,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
37.860976177,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
37.860976177,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
37.860976177,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
37.860976177,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
37.860976177,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
37.860976177,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
37.860976177,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
37.860976177,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
37.860976177,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
37.860976177,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
37.860976177,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
39.345936884,S0-C0,Frontend_Bound,33.96,% Slots,,,0.00,5.39,
39.345936884,S0-C0,Bad_Speculation,11.25,% Slots,,,0.00,5.39,
39.345936884,S0-C0,Backend_Bound,23.59,% Slots,,,0.00,5.39,
39.345936884,S0-C0,Frontend_Bound.Frontend_Latency,20.97,% Slots,,rs_events.empty_end,0.00,5.39,
39.345936884,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.88,% Slots,,,0.00,5.12,
39.345936884,S0-C0,Bad_Speculation.Branch_Mispredicts,11.00,% Slots,,br_misp_retired.all_branches,0.00,5.39,
39.345936884,S0-C0,Backend_Bound.Memory_Bound,10.54,% Slots,,,0.00,5.39,
39.345936884,S0-C0,Backend_Bound.Core_Bound,13.05,% Slots,,,0.00,5.39,
39.345936884,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.97,% Clocks,,,0.00,5.12,
39.345936884,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
39.345936884,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.12,% Core_Clocks,,,0.00,5.39,
39.345936884,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.34,% Core_Clocks,,,0.00,5.39,
39.345936884,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
39.345936884,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
39.345936884,S0-C1,Frontend_Bound,29.75,% Slots,,,0.00,5.39,
39.345936884,S0-C1,Bad_Speculation,16.28,% Slots,,,0.00,5.39,
39.345936884,S0-C1,Backend_Bound,26.02,% Slots,,,0.00,5.39,
39.345936884,S0-C1,Frontend_Bound.Frontend_Latency,18.52,% Slots,,rs_events.empty_end,0.00,5.38,
39.345936884,S0-C1,Bad_Speculation.Branch_Mispredicts,16.12,% Slots,,br_misp_retired.all_branches,0.00,5.39,
39.345936884,S0-C1,Backend_Bound.Memory_Bound,21.23,% Slots,,,0.00,5.38,
39.345936884,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.13,
39.345936884,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
39.345936884,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
39.345936884,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
39.345936884,S0-C2,Frontend_Bound,42.62,% Slots,,,0.00,5.39,
39.345936884,S0-C2,Bad_Speculation,14.64,% Slots,,,0.00,5.39,
39.345936884,S0-C2,Backend_Bound,20.63,% Slots,,,0.00,5.39,
39.345936884,S0-C2,Frontend_Bound.Frontend_Latency,58.03,% Slots,,rs_events.empty_end,0.00,5.38,
39.345936884,S0-C2,Bad_Speculation.Branch_Mispredicts,14.47,% Slots,,br_misp_retired.all_branches,0.00,5.39,
39.345936884,S0-C2,Backend_Bound.Memory_Bound,22.38,% Slots,,,0.00,5.38,
39.345936884,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
39.345936884,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
39.345936884,S0-C3,Bad_Speculation,13.24,% Slots,,,0.00,5.4,
39.345936884,S0-C3,Bad_Speculation.Branch_Mispredicts,12.94,% Slots,,br_misp_retired.all_branches,0.00,5.39,
39.345936884,S0-C3,Backend_Bound,41.80,% Slots,,,0.00,5.4,
39.345936884,S0-C3,Backend_Bound.Memory_Bound,14.64,% Slots,,,0.00,5.38,
39.345936884,S0-C3,Backend_Bound.Core_Bound,27.16,% Slots,,,0.00,5.38,<==
39.345936884,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
39.345936884,S0-C4,Frontend_Bound,29.08,% Slots,,,0.00,5.39,
39.345936884,S0-C4,Bad_Speculation,12.77,% Slots,,,0.00,5.39,
39.345936884,S0-C4,Backend_Bound,30.31,% Slots,,,0.00,5.39,
39.345936884,S0-C4,Frontend_Bound.Frontend_Latency,20.35,% Slots,,rs_events.empty_end,0.00,5.39,
39.345936884,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.02,% Slots,,,0.00,5.12,
39.345936884,S0-C4,Bad_Speculation.Branch_Mispredicts,12.49,% Slots,,br_misp_retired.all_branches,0.00,5.39,
39.345936884,S0-C4,Backend_Bound.Memory_Bound,19.13,% Slots,,,0.00,5.38,
39.345936884,S0-C4,Backend_Bound.Core_Bound,11.18,% Slots,,,0.00,5.38,
39.345936884,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.12,
39.345936884,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
39.345936884,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.07,% Core_Clocks,,,0.00,5.39,
39.345936884,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.10,% Core_Clocks,,,0.00,5.39,
39.345936884,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,<==
39.345936884,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
39.345936884,S0-C5,Bad_Speculation,13.56,% Slots,,,0.00,5.39,
39.345936884,S0-C5,Bad_Speculation.Branch_Mispredicts,13.38,% Slots,,br_misp_retired.all_branches,0.00,5.39,
39.345936884,S0-C5,Backend_Bound,36.97,% Slots,,,0.00,5.39,
39.345936884,S0-C5,Backend_Bound.Core_Bound,27.00,% Slots,,,0.00,5.38,<==
39.345936884,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
39.345936884,S0-C6,Frontend_Bound,24.26,% Slots,,,0.00,5.4,
39.345936884,S0-C6,Bad_Speculation,15.43,% Slots,,,0.00,5.4,
39.345936884,S0-C6,Backend_Bound,29.72,% Slots,,,0.00,5.4,
39.345936884,S0-C6,Bad_Speculation.Branch_Mispredicts,14.96,% Slots,,br_misp_retired.all_branches,0.00,5.39,
39.345936884,S0-C6,Backend_Bound.Core_Bound,62.64,% Slots,,,0.00,5.38,<==
39.345936884,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
39.345936884,S0-C7,Frontend_Bound,25.12,% Slots,,,0.00,5.39,
39.345936884,S0-C7,Bad_Speculation,21.67,% Slots,,,0.00,5.39,
39.345936884,S0-C7,Backend_Bound,24.75,% Slots,,,0.00,5.39,
39.345936884,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.50,% Slots,,,0.00,5.12,
39.345936884,S0-C7,Bad_Speculation.Branch_Mispredicts,21.29,% Slots,,br_misp_retired.all_branches,0.00,5.39,
39.345936884,S0-C7,Backend_Bound.Memory_Bound,12.41,% Slots,,,0.00,5.39,
39.345936884,S0-C7,Backend_Bound.Core_Bound,12.34,% Slots,,,0.00,5.39,
39.345936884,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.54,% Core_Clocks,,,0.00,5.39,
39.345936884,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.68,% Core_Clocks,,,0.00,5.39,<==
39.345936884,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
39.345936884,S1-C0,Frontend_Bound,25.12,% Slots,,,0.00,5.39,<==
39.345936884,S1-C0,Bad_Speculation,16.61,% Slots,,,0.00,5.39,
39.345936884,S1-C0,Backend_Bound,20.40,% Slots,,,0.00,5.39,
39.345936884,S1-C0,Frontend_Bound.Frontend_Latency,15.37,% Slots,,rs_events.empty_end,0.00,5.39,
39.345936884,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.41,% Slots,,,0.00,5.12,
39.345936884,S1-C0,Bad_Speculation.Branch_Mispredicts,16.29,% Slots,,br_misp_retired.all_branches,0.00,5.39,
39.345936884,S1-C0,Backend_Bound.Memory_Bound,32.80,% Slots,,,0.00,5.39,
39.345936884,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
39.345936884,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.56,% Core_Clocks,,,0.00,5.39,
39.345936884,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.90,% Core_Clocks,,,0.00,5.39,
39.345936884,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
39.345936884,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,12.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
39.345936884,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
39.345936884,S1-C1,Frontend_Bound,31.31,% Slots,,,0.00,5.39,
39.345936884,S1-C1,Bad_Speculation,11.51,% Slots,,,0.00,5.39,
39.345936884,S1-C1,Backend_Bound,16.26,% Slots,,,0.00,5.39,
39.345936884,S1-C1,Retiring,41.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
39.345936884,S1-C1,Frontend_Bound.Frontend_Latency,15.67,% Slots,,rs_events.empty_end,0.00,5.39,
39.345936884,S1-C1,Frontend_Bound.Frontend_Bandwidth,20.87,% Slots,,,0.00,5.12,
39.345936884,S1-C1,Bad_Speculation.Branch_Mispredicts,11.04,% Slots,,br_misp_retired.all_branches,0.00,5.39,
39.345936884,S1-C1,Retiring.Microcode_Sequencer,2.32,% Slots,,idq.ms_uops,0.00,5.12,<==
39.345936884,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.12,
39.345936884,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
39.345936884,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.09,% Clocks,,idq.ms_switches,0.00,5.12,
39.345936884,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
39.345936884,S1-C2,Frontend_Bound,32.09,% Slots,,,0.00,5.39,<==
39.345936884,S1-C2,Bad_Speculation,10.63,% Slots,,,0.00,5.39,
39.345936884,S1-C2,Backend_Bound,26.20,% Slots,,,0.00,5.39,
39.345936884,S1-C2,Frontend_Bound.Frontend_Latency,21.23,% Slots,,rs_events.empty_end,0.00,5.39,
39.345936884,S1-C2,Frontend_Bound.Frontend_Bandwidth,21.22,% Slots,,,0.00,5.12,
39.345936884,S1-C2,Bad_Speculation.Branch_Mispredicts,10.30,% Slots,,br_misp_retired.all_branches,0.00,5.39,
39.345936884,S1-C2,Backend_Bound.Memory_Bound,12.34,% Slots,,,0.00,5.39,
39.345936884,S1-C2,Backend_Bound.Core_Bound,13.86,% Slots,,,0.00,5.39,
39.345936884,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.61,% Clocks,,,0.00,5.12,
39.345936884,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
39.345936884,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.17,% Core_Clocks,,,0.00,5.39,
39.345936884,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.89,% Core_Clocks,,,0.00,5.39,
39.345936884,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
39.345936884,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
39.345936884,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
39.345936884,S1-C3,Frontend_Bound,20.04,% Slots,,,0.00,5.39,
39.345936884,S1-C3,Bad_Speculation,11.93,% Slots,,,0.00,5.39,
39.345936884,S1-C3,Backend_Bound,41.67,% Slots,,,0.00,5.39,
39.345936884,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.98,% Slots,,,0.00,5.11,
39.345936884,S1-C3,Bad_Speculation.Branch_Mispredicts,11.54,% Slots,,br_misp_retired.all_branches,0.00,5.39,
39.345936884,S1-C3,Backend_Bound.Memory_Bound,24.03,% Slots,,,0.00,5.39,
39.345936884,S1-C3,Backend_Bound.Core_Bound,17.64,% Slots,,,0.00,5.39,
39.345936884,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.33,% Core_Clocks,,,0.00,5.39,
39.345936884,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.58,% Core_Clocks,,,0.00,5.39,
39.345936884,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,<==
39.345936884,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
39.345936884,S1-C4,Frontend_Bound,27.96,% Slots,,,0.00,5.39,
39.345936884,S1-C4,Backend_Bound,42.33,% Slots,,,0.00,5.39,<==
39.345936884,S1-C4,Retiring,16.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
39.345936884,S1-C4,Backend_Bound.Memory_Bound,18.90,% Slots,,,0.00,5.39,
39.345936884,S1-C4,Backend_Bound.Core_Bound,23.44,% Slots,,,0.00,5.39,
39.345936884,S1-C4,Retiring.Microcode_Sequencer,12.59,% Slots,,idq.ms_uops,0.00,5.12,
39.345936884,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.79,% Clocks,,idq.ms_switches,0.00,5.12,
39.345936884,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
39.345936884,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.69,% Clocks,,,0.00,5.12,
39.345936884,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
39.345936884,S1-C5,Frontend_Bound,28.94,% Slots,,,0.00,5.39,
39.345936884,S1-C5,Backend_Bound,41.40,% Slots,,,0.00,5.39,
39.345936884,S1-C5,Retiring,15.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
39.345936884,S1-C5,Backend_Bound.Memory_Bound,14.10,% Slots,,,0.00,5.39,
39.345936884,S1-C5,Backend_Bound.Core_Bound,27.30,% Slots,,,0.00,5.39,<==
39.345936884,S1-C5,Retiring.Microcode_Sequencer,10.13,% Slots,,idq.ms_uops,0.00,5.12,
39.345936884,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.06,% Clocks,,idq.ms_switches,0.00,5.12,
39.345936884,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
39.345936884,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
39.345936884,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
39.345936884,S1-C6,Frontend_Bound,31.12,% Slots,,,0.00,5.39,
39.345936884,S1-C6,Backend_Bound,39.74,% Slots,,,0.00,5.39,
39.345936884,S1-C6,Retiring,16.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
39.345936884,S1-C6,Backend_Bound.Memory_Bound,10.05,% Slots,,,0.00,5.39,
39.345936884,S1-C6,Backend_Bound.Core_Bound,29.70,% Slots,,,0.00,5.39,<==
39.345936884,S1-C6,Retiring.Microcode_Sequencer,10.64,% Slots,,idq.ms_uops,0.00,5.12,
39.345936884,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.57,% Clocks,,idq.ms_switches,0.00,5.12,
39.345936884,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
39.345936884,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
39.345936884,S1-C7,Frontend_Bound,30.89,% Slots,,,0.00,5.39,
39.345936884,S1-C7,Backend_Bound,32.86,% Slots,,,0.00,5.39,
39.345936884,S1-C7,Backend_Bound.Memory_Bound,12.15,% Slots,,,0.00,5.39,
39.345936884,S1-C7,Backend_Bound.Core_Bound,20.71,% Slots,,,0.00,5.39,
39.345936884,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
39.345936884,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.62,% Clocks,,,0.00,5.12,<==
39.345936884,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
39.345936884,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
39.345936884,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
39.345936884,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
39.345936884,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
39.345936884,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
39.345936884,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
39.345936884,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
39.345936884,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
39.345936884,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
39.345936884,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
39.345936884,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
39.345936884,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
39.345936884,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
39.345936884,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
39.345936884,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
39.345936884,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
40.878742801,S0-C0,Frontend_Bound,30.54,% Slots,,,0.00,5.24,
40.878742801,S0-C0,Bad_Speculation,11.27,% Slots,,,0.00,5.24,
40.878742801,S0-C0,Backend_Bound,29.24,% Slots,,,0.00,5.24,
40.878742801,S0-C0,Frontend_Bound.Frontend_Bandwidth,24.57,% Slots,,,0.00,5.24,
40.878742801,S0-C0,Bad_Speculation.Branch_Mispredicts,10.90,% Slots,,br_misp_retired.all_branches,0.00,5.24,
40.878742801,S0-C0,Backend_Bound.Memory_Bound,12.08,% Slots,,,0.00,5.23,
40.878742801,S0-C0,Backend_Bound.Core_Bound,17.15,% Slots,,,0.00,5.23,
40.878742801,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.88,% Core_Clocks,,,0.00,5.24,<==
40.878742801,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.98,% Core_Clocks,,,0.00,5.23,
40.878742801,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
40.878742801,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
40.878742801,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
40.878742801,S0-C1,Frontend_Bound,30.98,% Slots,,,0.00,5.24,
40.878742801,S0-C1,Backend_Bound,37.63,% Slots,,,0.00,5.24,
40.878742801,S0-C1,Retiring,27.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
40.878742801,S0-C1,Frontend_Bound.Frontend_Latency,33.93,% Slots,,rs_events.empty_end,0.00,5.23,
40.878742801,S0-C1,Backend_Bound.Memory_Bound,21.94,% Slots,,,0.00,5.23,
40.878742801,S0-C1,Backend_Bound.Core_Bound,15.69,% Slots,,,0.00,5.23,
40.878742801,S0-C1,Retiring.Microcode_Sequencer,2.83,% Slots,,idq.ms_uops,0.00,5.24,
40.878742801,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.23,
40.878742801,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
40.878742801,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.87,% Clocks,,idq.ms_switches,0.00,5.23,
40.878742801,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
40.878742801,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
40.878742801,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
40.878742801,S0-C2,Frontend_Bound,35.06,% Slots,,,0.00,5.24,
40.878742801,S0-C2,Bad_Speculation,11.70,% Slots,,,0.00,5.24,
40.878742801,S0-C2,Backend_Bound,27.99,% Slots,,,0.00,5.24,
40.878742801,S0-C2,Frontend_Bound.Frontend_Latency,27.86,% Slots,,rs_events.empty_end,0.00,5.23,
40.878742801,S0-C2,Bad_Speculation.Branch_Mispredicts,11.50,% Slots,,br_misp_retired.all_branches,0.00,5.24,
40.878742801,S0-C2,Backend_Bound.Memory_Bound,22.93,% Slots,,,0.00,5.23,
40.878742801,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.23,
40.878742801,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
40.878742801,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
40.878742801,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
40.878742801,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
40.878742801,S0-C3,Frontend_Bound,29.63,% Slots,,,0.00,5.24,
40.878742801,S0-C3,Bad_Speculation,16.37,% Slots,,,0.00,5.24,
40.878742801,S0-C3,Backend_Bound,25.05,% Slots,,,0.00,5.24,
40.878742801,S0-C3,Frontend_Bound.Frontend_Latency,24.24,% Slots,,rs_events.empty_end,0.00,5.23,
40.878742801,S0-C3,Bad_Speculation.Branch_Mispredicts,16.17,% Slots,,br_misp_retired.all_branches,0.00,5.24,
40.878742801,S0-C3,Backend_Bound.Memory_Bound,10.92,% Slots,,,0.00,5.22,
40.878742801,S0-C3,Backend_Bound.Core_Bound,14.13,% Slots,,,0.00,5.22,
40.878742801,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.65,% Clocks,,,0.00,5.23,
40.878742801,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
40.878742801,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
40.878742801,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
40.878742801,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
40.878742801,S0-C4,Frontend_Bound,43.56,% Slots,,,0.00,5.25,
40.878742801,S0-C4,Bad_Speculation,12.13,% Slots,,,0.00,5.25,
40.878742801,S0-C4,Backend_Bound,24.23,% Slots,,,0.00,5.25,
40.878742801,S0-C4,Frontend_Bound.Frontend_Latency,69.60,% Slots,,rs_events.empty_end,0.00,5.23,
40.878742801,S0-C4,Bad_Speculation.Branch_Mispredicts,11.93,% Slots,,br_misp_retired.all_branches,0.00,5.24,
40.878742801,S0-C4,Backend_Bound.Memory_Bound,22.22,% Slots,,,0.00,5.23,
40.878742801,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.82,% Clocks,,,0.00,5.23,
40.878742801,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
40.878742801,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
40.878742801,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
40.878742801,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
40.878742801,S0-C5,Frontend_Bound,33.18,% Slots,,,0.00,5.25,
40.878742801,S0-C5,Bad_Speculation,11.05,% Slots,,,0.00,5.25,
40.878742801,S0-C5,Backend_Bound,25.39,% Slots,,,0.00,5.25,
40.878742801,S0-C5,Frontend_Bound.Frontend_Latency,29.36,% Slots,,rs_events.empty_end,0.00,5.23,
40.878742801,S0-C5,Bad_Speculation.Branch_Mispredicts,10.89,% Slots,,br_misp_retired.all_branches,0.00,5.24,
40.878742801,S0-C5,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.23,
40.878742801,S0-C5,Backend_Bound.Core_Bound,11.19,% Slots,,,0.00,5.23,
40.878742801,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.23,
40.878742801,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
40.878742801,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
40.878742801,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
40.878742801,S0-C6,Frontend_Bound,21.88,% Slots,,,0.00,5.24,
40.878742801,S0-C6,Bad_Speculation,16.54,% Slots,,,0.00,5.24,
40.878742801,S0-C6,Backend_Bound,33.03,% Slots,,,0.00,5.24,<==
40.878742801,S0-C6,Frontend_Bound.Frontend_Latency,22.13,% Slots,,rs_events.empty_end,0.00,5.23,
40.878742801,S0-C6,Bad_Speculation.Branch_Mispredicts,16.35,% Slots,,br_misp_retired.all_branches,0.00,5.24,
40.878742801,S0-C6,Backend_Bound.Memory_Bound,18.60,% Slots,,,0.00,5.23,
40.878742801,S0-C6,Backend_Bound.Core_Bound,14.43,% Slots,,,0.00,5.23,
40.878742801,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
40.878742801,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,19.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
40.878742801,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
40.878742801,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
40.878742801,S0-C7,Bad_Speculation,14.50,% Slots,,,0.00,5.24,
40.878742801,S0-C7,Bad_Speculation.Branch_Mispredicts,14.38,% Slots,,br_misp_retired.all_branches,0.00,5.24,
40.878742801,S0-C7,Backend_Bound,32.46,% Slots,,,0.00,5.24,
40.878742801,S0-C7,Backend_Bound.Memory_Bound,22.57,% Slots,,,0.00,5.23,
40.878742801,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,15.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,<==
40.878742801,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
40.878742801,S1-C0,Frontend_Bound,25.81,% Slots,,,0.00,5.24,
40.878742801,S1-C0,Bad_Speculation,20.62,% Slots,,,0.00,5.24,
40.878742801,S1-C0,Backend_Bound,22.10,% Slots,,,0.00,5.24,
40.878742801,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.74,% Slots,,,0.00,5.24,<==
40.878742801,S1-C0,Bad_Speculation.Branch_Mispredicts,20.36,% Slots,,br_misp_retired.all_branches,0.00,5.23,
40.878742801,S1-C0,Backend_Bound.Core_Bound,16.58,% Slots,,,0.00,5.23,
40.878742801,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.00,% Core_Clocks,,,0.00,5.24,
40.878742801,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.38,% Core_Clocks,,,0.00,5.23,
40.878742801,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
40.878742801,S1-C1,Frontend_Bound,33.50,% Slots,,,0.00,5.24,
40.878742801,S1-C1,Bad_Speculation,10.46,% Slots,,,0.00,5.24,
40.878742801,S1-C1,Backend_Bound,13.48,% Slots,,,0.00,5.24,
40.878742801,S1-C1,Retiring,39.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
40.878742801,S1-C1,Frontend_Bound.Frontend_Latency,18.83,% Slots,,rs_events.empty_end,0.00,5.23,
40.878742801,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.04,% Slots,,,0.00,5.24,
40.878742801,S1-C1,Bad_Speculation.Branch_Mispredicts,10.04,% Slots,,br_misp_retired.all_branches,0.00,5.24,
40.878742801,S1-C1,Retiring.Microcode_Sequencer,2.36,% Slots,,idq.ms_uops,0.00,5.24,<==
40.878742801,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.64,% Clocks,,idq.ms_switches,0.00,5.23,
40.878742801,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
40.878742801,S1-C2,Bad_Speculation,15.25,% Slots,,,0.00,5.24,
40.878742801,S1-C2,Bad_Speculation.Branch_Mispredicts,15.03,% Slots,,br_misp_retired.all_branches,0.00,5.23,
40.878742801,S1-C2,Backend_Bound,30.72,% Slots,,,0.00,5.24,
40.878742801,S1-C2,Backend_Bound.Memory_Bound,23.48,% Slots,,,0.00,5.23,
40.878742801,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
40.878742801,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
40.878742801,S1-C3,Frontend_Bound,22.19,% Slots,,,0.00,5.24,
40.878742801,S1-C3,Bad_Speculation,12.65,% Slots,,,0.00,5.24,
40.878742801,S1-C3,Backend_Bound,34.97,% Slots,,,0.00,5.24,
40.878742801,S1-C3,Retiring,26.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
40.878742801,S1-C3,Frontend_Bound.Frontend_Latency,24.08,% Slots,,rs_events.empty_end,0.00,5.23,
40.878742801,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.07,% Slots,,,0.00,5.24,
40.878742801,S1-C3,Bad_Speculation.Branch_Mispredicts,11.91,% Slots,,br_misp_retired.all_branches,0.00,5.24,
40.878742801,S1-C3,Backend_Bound.Memory_Bound,71.80,% Slots,,,0.00,5.23,<==
40.878742801,S1-C3,Retiring.Microcode_Sequencer,3.01,% Slots,,idq.ms_uops,0.00,5.24,
40.878742801,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
40.878742801,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.68,% Clocks,,idq.ms_switches,0.00,5.23,
40.878742801,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.37,% Core_Clocks,,,0.00,5.24,
40.878742801,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.79,% Core_Clocks,,,0.00,5.24,
40.878742801,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
40.878742801,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
40.878742801,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
40.878742801,S1-C4,Frontend_Bound,33.19,% Slots,,,0.00,5.24,
40.878742801,S1-C4,Bad_Speculation,16.63,% Slots,,,0.00,5.24,
40.878742801,S1-C4,Backend_Bound,19.84,% Slots,,,0.00,5.24,
40.878742801,S1-C4,Retiring,32.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
40.878742801,S1-C4,Frontend_Bound.Frontend_Latency,22.50,% Slots,,rs_events.empty_end,0.00,5.23,
40.878742801,S1-C4,Bad_Speculation.Branch_Mispredicts,16.40,% Slots,,br_misp_retired.all_branches,0.00,5.24,
40.878742801,S1-C4,Backend_Bound.Core_Bound,11.43,% Slots,,,0.00,5.23,
40.878742801,S1-C4,Retiring.Microcode_Sequencer,1.58,% Slots,,idq.ms_uops,0.00,5.24,
40.878742801,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
40.878742801,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.23,% Clocks,,idq.ms_switches,0.00,5.23,
40.878742801,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
40.878742801,S1-C5,Frontend_Bound,31.82,% Slots,,,0.00,5.25,
40.878742801,S1-C5,Bad_Speculation,15.48,% Slots,,,0.00,5.25,
40.878742801,S1-C5,Backend_Bound,27.10,% Slots,,,0.00,5.25,
40.878742801,S1-C5,Frontend_Bound.Frontend_Latency,33.57,% Slots,,rs_events.empty_end,0.00,5.23,
40.878742801,S1-C5,Frontend_Bound.Frontend_Bandwidth,22.75,% Slots,,,0.00,5.25,
40.878742801,S1-C5,Bad_Speculation.Branch_Mispredicts,15.25,% Slots,,br_misp_retired.all_branches,0.00,5.24,
40.878742801,S1-C5,Backend_Bound.Memory_Bound,12.22,% Slots,,,0.00,5.23,
40.878742801,S1-C5,Backend_Bound.Core_Bound,14.88,% Slots,,,0.00,5.23,
40.878742801,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
40.878742801,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.53,% Core_Clocks,,,0.00,5.24,
40.878742801,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
40.878742801,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
40.878742801,S1-C6,Frontend_Bound,35.04,% Slots,,,0.00,5.24,<==
40.878742801,S1-C6,Bad_Speculation,13.60,% Slots,,,0.00,5.24,
40.878742801,S1-C6,Backend_Bound,23.95,% Slots,,,0.00,5.24,
40.878742801,S1-C6,Retiring,32.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
40.878742801,S1-C6,Frontend_Bound.Frontend_Latency,22.57,% Slots,,rs_events.empty_end,0.00,5.23,
40.878742801,S1-C6,Frontend_Bound.Frontend_Bandwidth,18.11,% Slots,,,0.00,5.24,
40.878742801,S1-C6,Bad_Speculation.Branch_Mispredicts,13.35,% Slots,,br_misp_retired.all_branches,0.00,5.24,
40.878742801,S1-C6,Backend_Bound.Memory_Bound,13.29,% Slots,,,0.00,5.23,
40.878742801,S1-C6,Backend_Bound.Core_Bound,10.66,% Slots,,,0.00,5.23,
40.878742801,S1-C6,Retiring.Microcode_Sequencer,2.35,% Slots,,idq.ms_uops,0.00,5.24,
40.878742801,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.23,
40.878742801,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
40.878742801,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.55,% Clocks,,idq.ms_switches,0.00,5.23,
40.878742801,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.96,% Core_Clocks,,,0.00,5.24,
40.878742801,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.28,% Core_Clocks,,,0.00,5.23,
40.878742801,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
40.878742801,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
40.878742801,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
40.878742801,S1-C7,Frontend_Bound,37.89,% Slots,,,0.00,5.24,
40.878742801,S1-C7,Bad_Speculation,11.25,% Slots,,,0.00,5.24,
40.878742801,S1-C7,Backend_Bound,25.09,% Slots,,,0.00,5.24,
40.878742801,S1-C7,Frontend_Bound.Frontend_Latency,42.36,% Slots,,rs_events.empty_end,0.00,5.23,
40.878742801,S1-C7,Bad_Speculation.Branch_Mispredicts,10.84,% Slots,,br_misp_retired.all_branches,0.00,5.24,
40.878742801,S1-C7,Backend_Bound.Memory_Bound,32.89,% Slots,,,0.00,5.23,
40.878742801,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
40.878742801,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,18.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
40.878742801,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
40.878742801,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
40.878742801,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
40.878742801,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
40.878742801,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
40.878742801,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
40.878742801,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
40.878742801,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
40.878742801,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
40.878742801,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
40.878742801,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
40.878742801,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
40.878742801,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
40.878742801,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
40.878742801,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
40.878742801,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
40.878742801,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
40.878742801,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
42.355413161,S0-C0,Frontend_Bound,25.80,% Slots,,,0.00,5.13,
42.355413161,S0-C0,Bad_Speculation,11.65,% Slots,,,0.00,5.13,
42.355413161,S0-C0,Backend_Bound,35.24,% Slots,,,0.00,5.13,
42.355413161,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.08,% Slots,,,0.00,5.13,
42.355413161,S0-C0,Bad_Speculation.Branch_Mispredicts,11.52,% Slots,,br_misp_retired.all_branches,0.00,5.13,
42.355413161,S0-C0,Backend_Bound.Memory_Bound,23.56,% Slots,,,0.00,5.13,<==
42.355413161,S0-C0,Backend_Bound.Core_Bound,11.67,% Slots,,,0.00,5.13,
42.355413161,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.50,% Core_Clocks,,,0.00,5.13,
42.355413161,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.74,% Core_Clocks,,,0.00,5.14,
42.355413161,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
42.355413161,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.31,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.83,
42.355413161,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
42.355413161,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
42.355413161,S0-C1,Bad_Speculation,17.48,% Slots,,,0.00,5.13,
42.355413161,S0-C1,Bad_Speculation.Branch_Mispredicts,17.32,% Slots,,br_misp_retired.all_branches,0.00,5.13,
42.355413161,S0-C1,Backend_Bound,32.41,% Slots,,,0.00,5.13,
42.355413161,S0-C1,Backend_Bound.Memory_Bound,25.71,% Slots,,,0.00,5.13,<==
42.355413161,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
42.355413161,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
42.355413161,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
42.355413161,S0-C2,Frontend_Bound,39.91,% Slots,,,0.00,5.13,
42.355413161,S0-C2,Bad_Speculation,13.56,% Slots,,,0.00,5.13,
42.355413161,S0-C2,Backend_Bound,23.93,% Slots,,,0.00,5.13,
42.355413161,S0-C2,Frontend_Bound.Frontend_Latency,29.09,% Slots,,rs_events.empty_end,0.00,5.13,
42.355413161,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.55,% Slots,,,0.00,5.13,
42.355413161,S0-C2,Bad_Speculation.Branch_Mispredicts,13.37,% Slots,,br_misp_retired.all_branches,0.00,5.13,
42.355413161,S0-C2,Backend_Bound.Core_Bound,14.68,% Slots,,,0.00,5.13,
42.355413161,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
42.355413161,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.96,% Core_Clocks,,,0.00,5.13,
42.355413161,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.73,% Core_Clocks,,,0.00,5.14,
42.355413161,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.80,% Clocks,,,0.00,5.14,
42.355413161,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
42.355413161,S0-C3,Bad_Speculation,16.38,% Slots,,,0.00,5.13,
42.355413161,S0-C3,Bad_Speculation.Branch_Mispredicts,16.30,% Slots,,br_misp_retired.all_branches,0.00,5.13,
42.355413161,S0-C3,Backend_Bound,31.15,% Slots,,,0.00,5.13,
42.355413161,S0-C3,Backend_Bound.Memory_Bound,18.95,% Slots,,,0.00,5.13,
42.355413161,S0-C3,Backend_Bound.Core_Bound,12.19,% Slots,,,0.00,5.13,
42.355413161,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,<==
42.355413161,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.65,% Clocks,,,0.00,5.13,
42.355413161,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
42.355413161,S0-C4,Bad_Speculation,15.66,% Slots,,,0.00,5.13,
42.355413161,S0-C4,Bad_Speculation.Branch_Mispredicts,15.52,% Slots,,br_misp_retired.all_branches,0.00,5.13,
42.355413161,S0-C4,Backend_Bound,33.99,% Slots,,,0.00,5.13,<==
42.355413161,S0-C4,Backend_Bound.Memory_Bound,17.52,% Slots,,,0.00,5.13,
42.355413161,S0-C4,Backend_Bound.Core_Bound,16.47,% Slots,,,0.00,5.13,
42.355413161,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,6.24,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.84,
42.355413161,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.46,% Clocks,,,0.00,5.13,
42.355413161,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
42.355413161,S0-C5,Bad_Speculation,19.55,% Slots,,,0.00,5.13,
42.355413161,S0-C5,Bad_Speculation.Branch_Mispredicts,19.45,% Slots,,br_misp_retired.all_branches,0.00,5.13,
42.355413161,S0-C5,Backend_Bound,31.45,% Slots,,,0.00,5.13,
42.355413161,S0-C5,Backend_Bound.Memory_Bound,18.62,% Slots,,,0.00,5.13,
42.355413161,S0-C5,Backend_Bound.Core_Bound,12.83,% Slots,,,0.00,5.13,
42.355413161,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,<==
42.355413161,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
42.355413161,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.07,% Clocks,,,0.00,5.13,
42.355413161,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
42.355413161,S0-C6,Frontend_Bound,43.03,% Slots,,,0.00,5.13,
42.355413161,S0-C6,Bad_Speculation,11.67,% Slots,,,0.00,5.13,
42.355413161,S0-C6,Backend_Bound,23.20,% Slots,,,0.00,5.13,
42.355413161,S0-C6,Frontend_Bound.Frontend_Latency,31.32,% Slots,,rs_events.empty_end,0.00,5.13,
42.355413161,S0-C6,Bad_Speculation.Branch_Mispredicts,11.52,% Slots,,br_misp_retired.all_branches,0.00,5.13,
42.355413161,S0-C6,Backend_Bound.Memory_Bound,10.80,% Slots,,,0.00,5.13,
42.355413161,S0-C6,Backend_Bound.Core_Bound,12.40,% Slots,,,0.00,5.13,
42.355413161,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.50,% Clocks,,,0.00,5.41,
42.355413161,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
42.355413161,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
42.355413161,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
42.355413161,S0-C7,Frontend_Bound,39.22,% Slots,,,0.00,5.13,
42.355413161,S0-C7,Bad_Speculation,13.41,% Slots,,,0.00,5.13,
42.355413161,S0-C7,Backend_Bound,25.50,% Slots,,,0.00,5.13,
42.355413161,S0-C7,Frontend_Bound.Frontend_Latency,32.84,% Slots,,rs_events.empty_end,0.00,5.13,
42.355413161,S0-C7,Bad_Speculation.Branch_Mispredicts,13.19,% Slots,,br_misp_retired.all_branches,0.00,5.13,
42.355413161,S0-C7,Backend_Bound.Core_Bound,16.95,% Slots,,,0.00,5.13,
42.355413161,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
42.355413161,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
42.355413161,S1-C0,Bad_Speculation,17.52,% Slots,,,0.00,5.13,
42.355413161,S1-C0,Bad_Speculation.Branch_Mispredicts,17.43,% Slots,,br_misp_retired.all_branches,0.00,5.13,
42.355413161,S1-C0,Backend_Bound,33.02,% Slots,,,0.00,5.13,
42.355413161,S1-C0,Backend_Bound.Memory_Bound,32.33,% Slots,,,0.00,5.13,
42.355413161,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,6.61,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.84,<==
42.355413161,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
42.355413161,S1-C1,Frontend_Bound,34.45,% Slots,,,0.00,5.13,<==
42.355413161,S1-C1,Bad_Speculation,11.85,% Slots,,,0.00,5.13,
42.355413161,S1-C1,Backend_Bound,16.57,% Slots,,,0.00,5.13,
42.355413161,S1-C1,Frontend_Bound.Frontend_Latency,19.78,% Slots,,rs_events.empty_end,0.00,5.13,
42.355413161,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.81,% Slots,,,0.00,5.13,
42.355413161,S1-C1,Bad_Speculation.Branch_Mispredicts,11.53,% Slots,,br_misp_retired.all_branches,0.00,5.13,
42.355413161,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.23,% Clocks,,,0.00,5.41,
42.355413161,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
42.355413161,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
42.355413161,S1-C2,Bad_Speculation,11.37,% Slots,,,0.00,5.13,
42.355413161,S1-C2,Bad_Speculation.Branch_Mispredicts,11.26,% Slots,,br_misp_retired.all_branches,0.00,5.13,
42.355413161,S1-C2,Backend_Bound,48.11,% Slots,,,0.00,5.13,
42.355413161,S1-C2,Backend_Bound.Memory_Bound,29.50,% Slots,,,0.00,5.13,<==
42.355413161,S1-C2,Backend_Bound.Core_Bound,18.60,% Slots,,,0.00,5.13,
42.355413161,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
42.355413161,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
42.355413161,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.42,% Clocks,,,0.00,5.14,
42.355413161,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
42.355413161,S1-C3,Frontend_Bound,29.47,% Slots,,,0.00,5.13,
42.355413161,S1-C3,Bad_Speculation,16.89,% Slots,,,0.00,5.13,
42.355413161,S1-C3,Backend_Bound,21.98,% Slots,,,0.00,5.13,
42.355413161,S1-C3,Frontend_Bound.Frontend_Latency,21.35,% Slots,,rs_events.empty_end,0.00,5.13,
42.355413161,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.77,% Slots,,,0.00,5.13,
42.355413161,S1-C3,Bad_Speculation.Branch_Mispredicts,16.66,% Slots,,br_misp_retired.all_branches,0.00,5.13,
42.355413161,S1-C3,Backend_Bound.Memory_Bound,15.26,% Slots,,,0.00,5.13,
42.355413161,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.35,% Clocks,,,0.00,5.41,
42.355413161,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
42.355413161,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.56,% Core_Clocks,,,0.00,5.13,
42.355413161,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.52,% Core_Clocks,,,0.00,5.14,
42.355413161,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
42.355413161,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
42.355413161,S1-C4,Frontend_Bound,23.22,% Slots,,,0.00,5.13,<==
42.355413161,S1-C4,Bad_Speculation,19.83,% Slots,,,0.00,5.13,
42.355413161,S1-C4,Backend_Bound,19.58,% Slots,,,0.00,5.13,
42.355413161,S1-C4,Bad_Speculation.Branch_Mispredicts,19.56,% Slots,,br_misp_retired.all_branches,0.00,5.13,
42.355413161,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
42.355413161,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
42.355413161,S1-C5,Frontend_Bound,34.57,% Slots,,,0.00,5.13,
42.355413161,S1-C5,Bad_Speculation,15.55,% Slots,,,0.00,5.13,
42.355413161,S1-C5,Backend_Bound,15.51,% Slots,,,0.00,5.13,
42.355413161,S1-C5,Frontend_Bound.Frontend_Latency,28.97,% Slots,,rs_events.empty_end,0.00,5.13,
42.355413161,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.61,% Slots,,,0.00,5.13,
42.355413161,S1-C5,Bad_Speculation.Branch_Mispredicts,15.30,% Slots,,br_misp_retired.all_branches,0.00,5.13,
42.355413161,S1-C5,Backend_Bound.Core_Bound,20.25,% Slots,,,0.00,5.13,
42.355413161,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
42.355413161,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.40,% Core_Clocks,,,0.00,5.13,
42.355413161,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.69,% Clocks,,,0.00,5.13,
42.355413161,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
42.355413161,S1-C6,Frontend_Bound,28.69,% Slots,,,0.00,5.13,
42.355413161,S1-C6,Bad_Speculation,22.88,% Slots,,,0.00,5.13,
42.355413161,S1-C6,Backend_Bound,19.44,% Slots,,,0.00,5.13,
42.355413161,S1-C6,Frontend_Bound.Frontend_Latency,20.37,% Slots,,rs_events.empty_end,0.00,5.13,
42.355413161,S1-C6,Bad_Speculation.Branch_Mispredicts,22.60,% Slots,,br_misp_retired.all_branches,0.00,5.13,
42.355413161,S1-C6,Backend_Bound.Core_Bound,11.67,% Slots,,,0.00,5.13,
42.355413161,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
42.355413161,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.41,% Clocks,,,0.00,5.13,
42.355413161,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
42.355413161,S1-C7,Bad_Speculation,10.02,% Slots,,,0.00,5.13,
42.355413161,S1-C7,Bad_Speculation.Branch_Mispredicts,9.91,% Slots,,br_misp_retired.all_branches,0.00,5.13,
42.355413161,S1-C7,Backend_Bound,43.30,% Slots,,,0.00,5.13,
42.355413161,S1-C7,Backend_Bound.Memory_Bound,28.76,% Slots,,,0.00,5.13,
42.355413161,S1-C7,Backend_Bound.Core_Bound,14.54,% Slots,,,0.00,5.13,
42.355413161,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,<==
42.355413161,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
42.355413161,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
42.355413161,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
42.355413161,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
42.355413161,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
42.355413161,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
42.355413161,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
42.355413161,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
42.355413161,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
42.355413161,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
42.355413161,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
42.355413161,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
42.355413161,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
42.355413161,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
42.355413161,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
42.355413161,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
42.355413161,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
42.355413161,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
43.863965139,S0-C0,Bad_Speculation,14.02,% Slots,,,0.00,5.3,
43.863965139,S0-C0,Bad_Speculation.Branch_Mispredicts,13.91,% Slots,,br_misp_retired.all_branches,0.00,5.3,
43.863965139,S0-C0,Backend_Bound,39.95,% Slots,,,0.00,5.3,
43.863965139,S0-C0,Backend_Bound.Memory_Bound,23.61,% Slots,,,0.00,5.04,
43.863965139,S0-C0,Backend_Bound.Core_Bound,16.34,% Slots,,,0.00,5.04,
43.863965139,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,<==
43.863965139,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.57,% Clocks,,,0.00,5.3,
43.863965139,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
43.863965139,S0-C1,Frontend_Bound,27.47,% Slots,,,0.00,5.3,
43.863965139,S0-C1,Backend_Bound,41.61,% Slots,,,0.00,5.3,
43.863965139,S0-C1,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
43.863965139,S0-C1,Frontend_Bound.Frontend_Latency,21.47,% Slots,,rs_events.empty_end,0.00,5.3,
43.863965139,S0-C1,Backend_Bound.Core_Bound,48.98,% Slots,,,0.00,5.03,
43.863965139,S0-C1,Retiring.Microcode_Sequencer,4.22,% Slots,,idq.ms_uops,0.00,5.29,
43.863965139,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.3,
43.863965139,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
43.863965139,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.52,% Clocks,,idq.ms_switches,0.00,5.3,
43.863965139,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.18,% Clocks,,,0.00,5.3,<==
43.863965139,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
43.863965139,S0-C2,Backend_Bound,60.24,% Slots,,,0.00,5.31,
43.863965139,S0-C2,Backend_Bound.Core_Bound,83.88,% Slots,,,0.00,5.03,
43.863965139,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.02,% Clocks,,,0.00,5.3,<==
43.863965139,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
43.863965139,S0-C3,Frontend_Bound,36.25,% Slots,,,0.00,5.31,
43.863965139,S0-C3,Backend_Bound,40.23,% Slots,,,0.00,5.31,<==
43.863965139,S0-C3,Retiring,23.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
43.863965139,S0-C3,Frontend_Bound.Frontend_Latency,43.41,% Slots,,rs_events.empty_end,0.00,5.29,
43.863965139,S0-C3,Backend_Bound.Memory_Bound,21.42,% Slots,,,0.00,5.04,
43.863965139,S0-C3,Backend_Bound.Core_Bound,18.81,% Slots,,,0.00,5.04,
43.863965139,S0-C3,Retiring.Microcode_Sequencer,8.25,% Slots,,idq.ms_uops,0.00,5.29,
43.863965139,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.05,% Clocks,,,0.00,5.3,
43.863965139,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
43.863965139,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.19,% Clocks,,idq.ms_switches,0.00,5.3,
43.863965139,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
43.863965139,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
43.863965139,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.50,% Clocks,,,0.00,5.3,
43.863965139,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
43.863965139,S0-C4,Frontend_Bound,35.86,% Slots,,,0.00,5.31,
43.863965139,S0-C4,Backend_Bound,39.92,% Slots,,,0.00,5.31,
43.863965139,S0-C4,Retiring,19.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
43.863965139,S0-C4,Frontend_Bound.Frontend_Latency,39.49,% Slots,,rs_events.empty_end,0.00,5.29,
43.863965139,S0-C4,Backend_Bound.Core_Bound,55.53,% Slots,,,0.00,5.04,<==
43.863965139,S0-C4,Retiring.Microcode_Sequencer,12.38,% Slots,,idq.ms_uops,0.00,5.3,
43.863965139,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.71,% Clocks,,,0.00,5.3,
43.863965139,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
43.863965139,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.38,% Clocks,,idq.ms_switches,0.00,5.3,
43.863965139,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
43.863965139,S0-C5,Backend_Bound,65.31,% Slots,,,0.00,5.31,
43.863965139,S0-C5,Backend_Bound.Memory_Bound,91.19,% Slots,,,0.00,5.03,
43.863965139,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,28.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,<==
43.863965139,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
43.863965139,S0-C6,Backend_Bound,73.46,% Slots,,,0.00,5.31,
43.863965139,S0-C6,Retiring,15.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
43.863965139,S0-C6,Backend_Bound.Memory_Bound,16.72,% Slots,,,0.00,5.04,
43.863965139,S0-C6,Backend_Bound.Core_Bound,56.74,% Slots,,,0.00,5.04,
43.863965139,S0-C6,Retiring.Microcode_Sequencer,10.40,% Slots,,idq.ms_uops,0.00,5.29,
43.863965139,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.83,% Clocks,,idq.ms_switches,0.00,5.3,
43.863965139,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
43.863965139,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.32,% Clocks,,,0.00,5.3,<==
43.863965139,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
43.863965139,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.89,% Slots,,,0.00,5.29,
43.863965139,S0-C7,Backend_Bound.Memory_Bound,22.42,% Slots,,,0.00,5.03,
43.863965139,S0-C7,Backend_Bound.Core_Bound,35.62,% Slots,,,0.00,5.03,<==
43.863965139,S0-C7,Backend_Bound,58.05,% Slots,,,0.00,5.31,
43.863965139,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.25,% Core_Clocks,,,0.00,5.3,
43.863965139,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
43.863965139,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
43.863965139,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
43.863965139,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
43.863965139,S1-C0,Frontend_Bound,25.02,% Slots,,,0.00,5.3,
43.863965139,S1-C0,Bad_Speculation,13.89,% Slots,,,0.00,5.3,
43.863965139,S1-C0,Backend_Bound,27.60,% Slots,,,0.00,5.3,<==
43.863965139,S1-C0,Frontend_Bound.Frontend_Bandwidth,37.31,% Slots,,,0.00,5.3,
43.863965139,S1-C0,Bad_Speculation.Branch_Mispredicts,13.73,% Slots,,br_misp_retired.all_branches,0.00,5.04,
43.863965139,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.33,% Core_Clocks,,,0.00,5.3,
43.863965139,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
43.863965139,S1-C1,Frontend_Bound,35.00,% Slots,,,0.00,5.3,
43.863965139,S1-C1,Backend_Bound,14.07,% Slots,,,0.00,5.3,
43.863965139,S1-C1,Retiring,43.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
43.863965139,S1-C1,Frontend_Bound.Frontend_Latency,17.76,% Slots,,rs_events.empty_end,0.00,5.3,
43.863965139,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.64,% Slots,,,0.00,5.3,
43.863965139,S1-C1,Retiring.Microcode_Sequencer,2.15,% Slots,,idq.ms_uops,0.00,5.3,<==
43.863965139,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.05,% Clocks,,,0.00,5.3,
43.863965139,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
43.863965139,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.33,% Clocks,,idq.ms_switches,0.00,5.3,
43.863965139,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
43.863965139,S1-C2,Frontend_Bound,20.30,% Slots,,,0.00,5.3,
43.863965139,S1-C2,Backend_Bound,50.58,% Slots,,,0.00,5.3,
43.863965139,S1-C2,Retiring,25.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
43.863965139,S1-C2,Frontend_Bound.Frontend_Latency,20.75,% Slots,,rs_events.empty_end,0.00,5.3,
43.863965139,S1-C2,Frontend_Bound.Frontend_Bandwidth,24.53,% Slots,,,0.00,5.3,
43.863965139,S1-C2,Backend_Bound.Core_Bound,58.02,% Slots,,,0.00,5.03,
43.863965139,S1-C2,Retiring.Microcode_Sequencer,10.99,% Slots,,idq.ms_uops,0.00,5.3,
43.863965139,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.3,
43.863965139,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
43.863965139,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.3,
43.863965139,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.06,% Core_Clocks,,,0.00,5.3,
43.863965139,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.52,% Clocks,,,0.00,5.3,<==
43.863965139,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
43.863965139,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.00,% Slots,,,0.00,5.3,
43.863965139,S1-C3,Backend_Bound.Memory_Bound,21.64,% Slots,,,0.00,5.03,
43.863965139,S1-C3,Backend_Bound.Core_Bound,41.66,% Slots,,,0.00,5.03,
43.863965139,S1-C3,Retiring.Microcode_Sequencer,10.80,% Slots,,idq.ms_uops,0.00,5.3,
43.863965139,S1-C3,Backend_Bound,63.31,% Slots,,,0.00,5.3,
43.863965139,S1-C3,Retiring,19.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
43.863965139,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.46,% Clocks,,idq.ms_switches,0.00,5.3,
43.863965139,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.30,% Core_Clocks,,,0.00,5.3,
43.863965139,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
43.863965139,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
43.863965139,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.41,% Clocks,,,0.00,5.3,<==
43.863965139,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
43.863965139,S1-C4,Frontend_Bound,35.50,% Slots,,,0.00,5.3,
43.863965139,S1-C4,Backend_Bound,27.12,% Slots,,,0.00,5.3,
43.863965139,S1-C4,Retiring,17.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
43.863965139,S1-C4,Frontend_Bound.Frontend_Latency,22.29,% Slots,,rs_events.empty_end,0.00,5.3,<==
43.863965139,S1-C4,Backend_Bound.Core_Bound,36.03,% Slots,,,0.00,5.03,
43.863965139,S1-C4,Retiring.Microcode_Sequencer,8.20,% Slots,,idq.ms_uops,0.00,5.3,
43.863965139,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.02,% Clocks,,,0.00,5.3,
43.863965139,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
43.863965139,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.19,% Clocks,,idq.ms_switches,0.00,5.3,
43.863965139,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.70,% Clocks,,,0.00,5.3,
43.863965139,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
43.863965139,S1-C5,Frontend_Bound,20.11,% Slots,,,0.00,5.3,
43.863965139,S1-C5,Backend_Bound,56.26,% Slots,,,0.00,5.3,<==
43.863965139,S1-C5,Retiring,19.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
43.863965139,S1-C5,Frontend_Bound.Frontend_Bandwidth,100.55,% Slots,,,0.00,5.3,
43.863965139,S1-C5,Retiring.Microcode_Sequencer,7.26,% Slots,,idq.ms_uops,0.00,5.3,
43.863965139,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.78,% Clocks,,idq.ms_switches,0.00,5.3,
43.863965139,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.32,% Core_Clocks,,,0.00,5.3,
43.863965139,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
43.863965139,S1-C6,Frontend_Bound.Frontend_Bandwidth,31.54,% Slots,,,0.00,5.3,
43.863965139,S1-C6,Backend_Bound.Core_Bound,84.69,% Slots,,,0.00,5.03,<==
43.863965139,S1-C6,Retiring.Microcode_Sequencer,10.61,% Slots,,idq.ms_uops,0.00,5.3,
43.863965139,S1-C6,Backend_Bound,65.69,% Slots,,,0.00,5.3,
43.863965139,S1-C6,Retiring,22.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
43.863965139,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.09,% Clocks,,idq.ms_switches,0.00,5.3,
43.863965139,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.89,% Core_Clocks,,,0.00,5.3,
43.863965139,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
43.863965139,S1-C7,Frontend_Bound.Frontend_Bandwidth,51.76,% Slots,,,0.00,5.3,
43.863965139,S1-C7,Backend_Bound.Core_Bound,94.07,% Slots,,,0.00,5.03,<==
43.863965139,S1-C7,Backend_Bound,60.07,% Slots,,,0.00,5.3,
43.863965139,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.74,% Core_Clocks,,,0.00,5.3,
43.863965139,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
43.863965139,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
43.863965139,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
43.863965139,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
43.863965139,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
43.863965139,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
43.863965139,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
43.863965139,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
43.863965139,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
43.863965139,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
43.863965139,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
43.863965139,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
43.863965139,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
43.863965139,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
43.863965139,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
43.863965139,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
43.863965139,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
45.362738445,S0-C0,Frontend_Bound,27.78,% Slots,,,0.00,5.34,
45.362738445,S0-C0,Bad_Speculation,17.72,% Slots,,,0.00,5.34,
45.362738445,S0-C0,Backend_Bound,22.09,% Slots,,,0.00,5.34,
45.362738445,S0-C0,Frontend_Bound.Frontend_Latency,45.19,% Slots,,rs_events.empty_end,0.00,5.34,
45.362738445,S0-C0,Bad_Speculation.Branch_Mispredicts,17.48,% Slots,,br_misp_retired.all_branches,0.00,5.34,
45.362738445,S0-C0,Backend_Bound.Memory_Bound,12.56,% Slots,,,0.00,5.34,
45.362738445,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.10,% Clocks,,,0.00,5.07,
45.362738445,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
45.362738445,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
45.362738445,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
45.362738445,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
45.362738445,S0-C1,Frontend_Bound,34.00,% Slots,,,0.00,5.34,<==
45.362738445,S0-C1,Bad_Speculation,19.37,% Slots,,,0.00,5.34,
45.362738445,S0-C1,Backend_Bound,20.77,% Slots,,,0.00,5.34,
45.362738445,S0-C1,Bad_Speculation.Branch_Mispredicts,19.19,% Slots,,br_misp_retired.all_branches,0.00,5.34,
45.362738445,S0-C1,Backend_Bound.Core_Bound,14.17,% Slots,,,0.00,5.33,
45.362738445,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
45.362738445,S0-C2,Frontend_Bound,29.70,% Slots,,,0.00,5.34,
45.362738445,S0-C2,Bad_Speculation,17.54,% Slots,,,0.00,5.34,
45.362738445,S0-C2,Backend_Bound,22.00,% Slots,,,0.00,5.34,
45.362738445,S0-C2,Frontend_Bound.Frontend_Latency,33.81,% Slots,,rs_events.empty_end,0.00,5.34,
45.362738445,S0-C2,Bad_Speculation.Branch_Mispredicts,17.37,% Slots,,br_misp_retired.all_branches,0.00,5.34,
45.362738445,S0-C2,Backend_Bound.Memory_Bound,16.26,% Slots,,,0.00,5.34,
45.362738445,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
45.362738445,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
45.362738445,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
45.362738445,S0-C3,Frontend_Bound,26.99,% Slots,,,0.00,5.34,
45.362738445,S0-C3,Bad_Speculation,17.42,% Slots,,,0.00,5.34,
45.362738445,S0-C3,Backend_Bound,23.34,% Slots,,,0.00,5.34,
45.362738445,S0-C3,Frontend_Bound.Frontend_Latency,25.23,% Slots,,rs_events.empty_end,0.00,5.34,
45.362738445,S0-C3,Bad_Speculation.Branch_Mispredicts,17.23,% Slots,,br_misp_retired.all_branches,0.00,5.34,
45.362738445,S0-C3,Backend_Bound.Memory_Bound,12.73,% Slots,,,0.00,5.34,
45.362738445,S0-C3,Backend_Bound.Core_Bound,10.62,% Slots,,,0.00,5.34,
45.362738445,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
45.362738445,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.362738445,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
45.362738445,S0-C4,Frontend_Bound,32.05,% Slots,,,0.00,5.34,<==
45.362738445,S0-C4,Bad_Speculation,14.76,% Slots,,,0.00,5.34,
45.362738445,S0-C4,Backend_Bound,19.84,% Slots,,,0.00,5.34,
45.362738445,S0-C4,Frontend_Bound.Frontend_Latency,19.61,% Slots,,rs_events.empty_end,0.00,5.34,
45.362738445,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.78,% Slots,,,0.00,5.34,
45.362738445,S0-C4,Bad_Speculation.Branch_Mispredicts,14.53,% Slots,,br_misp_retired.all_branches,0.00,5.34,
45.362738445,S0-C4,Backend_Bound.Core_Bound,11.09,% Slots,,,0.00,5.34,
45.362738445,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.07,
45.362738445,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
45.362738445,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.53,% Clocks,,,0.00,5.24,
45.362738445,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
45.362738445,S0-C5,Frontend_Bound,22.52,% Slots,,,0.00,5.34,
45.362738445,S0-C5,Bad_Speculation,19.68,% Slots,,,0.00,5.34,
45.362738445,S0-C5,Backend_Bound,26.01,% Slots,,,0.00,5.34,
45.362738445,S0-C5,Frontend_Bound.Frontend_Latency,31.22,% Slots,,rs_events.empty_end,0.00,5.34,
45.362738445,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.58,% Slots,,,0.00,5.34,
45.362738445,S0-C5,Bad_Speculation.Branch_Mispredicts,19.49,% Slots,,br_misp_retired.all_branches,0.00,5.34,
45.362738445,S0-C5,Backend_Bound.Memory_Bound,25.27,% Slots,,,0.00,5.34,<==
45.362738445,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
45.362738445,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.98,% Core_Clocks,,,0.00,5.34,
45.362738445,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.90,% Core_Clocks,,,0.00,5.34,
45.362738445,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
45.362738445,S0-C6,Frontend_Bound,36.35,% Slots,,,0.00,5.33,
45.362738445,S0-C6,Bad_Speculation,14.17,% Slots,,,0.00,5.33,
45.362738445,S0-C6,Backend_Bound,21.64,% Slots,,,0.00,5.33,
45.362738445,S0-C6,Frontend_Bound.Frontend_Latency,30.20,% Slots,,rs_events.empty_end,0.00,5.33,
45.362738445,S0-C6,Bad_Speculation.Branch_Mispredicts,13.98,% Slots,,br_misp_retired.all_branches,0.00,5.33,
45.362738445,S0-C6,Backend_Bound.Core_Bound,13.68,% Slots,,,0.00,5.33,
45.362738445,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.07,
45.362738445,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
45.362738445,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.37,% Clocks,,,0.00,5.19,
45.362738445,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
45.362738445,S0-C7,Frontend_Bound,39.22,% Slots,,,0.00,5.34,
45.362738445,S0-C7,Bad_Speculation,16.54,% Slots,,,0.00,5.34,
45.362738445,S0-C7,Backend_Bound,16.02,% Slots,,,0.00,5.34,
45.362738445,S0-C7,Frontend_Bound.Frontend_Latency,27.09,% Slots,,rs_events.empty_end,0.00,5.34,
45.362738445,S0-C7,Bad_Speculation.Branch_Mispredicts,16.32,% Slots,,br_misp_retired.all_branches,0.00,5.33,
45.362738445,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.08,
45.362738445,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
45.362738445,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
45.362738445,S1-C0,Frontend_Bound,43.02,% Slots,,,0.00,5.34,
45.362738445,S1-C0,Backend_Bound,32.84,% Slots,,,0.00,5.34,
45.362738445,S1-C0,Retiring,19.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
45.362738445,S1-C0,Frontend_Bound.Frontend_Latency,30.32,% Slots,,rs_events.empty_end,0.00,5.34,
45.362738445,S1-C0,Backend_Bound.Memory_Bound,29.98,% Slots,,,0.00,5.34,
45.362738445,S1-C0,Retiring.Microcode_Sequencer,3.32,% Slots,,idq.ms_uops,0.00,5.08,
45.362738445,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.47,% Clocks,,,0.00,5.07,
45.362738445,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
45.362738445,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.73,% Clocks,,idq.ms_switches,0.00,5.07,
45.362738445,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
45.362738445,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.362738445,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
45.362738445,S1-C1,Frontend_Bound,34.42,% Slots,,,0.00,5.34,<==
45.362738445,S1-C1,Backend_Bound,15.12,% Slots,,,0.00,5.34,
45.362738445,S1-C1,Frontend_Bound.Frontend_Latency,21.23,% Slots,,rs_events.empty_end,0.00,5.34,
45.362738445,S1-C1,Frontend_Bound.Frontend_Bandwidth,18.75,% Slots,,,0.00,5.33,
45.362738445,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
45.362738445,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
45.362738445,S1-C2,Frontend_Bound,39.52,% Slots,,,0.00,5.34,
45.362738445,S1-C2,Bad_Speculation,11.49,% Slots,,,0.00,5.34,
45.362738445,S1-C2,Backend_Bound,24.28,% Slots,,,0.00,5.34,
45.362738445,S1-C2,Frontend_Bound.Frontend_Latency,32.65,% Slots,,rs_events.empty_end,0.00,5.34,
45.362738445,S1-C2,Frontend_Bound.Frontend_Bandwidth,73.38,% Slots,,,0.00,5.34,
45.362738445,S1-C2,Bad_Speculation.Branch_Mispredicts,11.35,% Slots,,br_misp_retired.all_branches,0.00,5.34,
45.362738445,S1-C2,Backend_Bound.Memory_Bound,27.45,% Slots,,,0.00,5.34,
45.362738445,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.24,% Clocks,,,0.00,5.08,
45.362738445,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
45.362738445,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.43,% Core_Clocks,,,0.00,5.35,<==
45.362738445,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.86,% Core_Clocks,,,0.00,5.34,
45.362738445,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
45.362738445,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.362738445,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
45.362738445,S1-C3,Frontend_Bound,35.83,% Slots,,,0.00,5.34,
45.362738445,S1-C3,Bad_Speculation,10.76,% Slots,,,0.00,5.34,
45.362738445,S1-C3,Backend_Bound,30.89,% Slots,,,0.00,5.34,
45.362738445,S1-C3,Retiring,21.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
45.362738445,S1-C3,Frontend_Bound.Frontend_Latency,35.37,% Slots,,rs_events.empty_end,0.00,5.34,
45.362738445,S1-C3,Frontend_Bound.Frontend_Bandwidth,20.25,% Slots,,,0.00,5.34,
45.362738445,S1-C3,Bad_Speculation.Branch_Mispredicts,10.62,% Slots,,br_misp_retired.all_branches,0.00,5.34,
45.362738445,S1-C3,Backend_Bound.Core_Bound,56.29,% Slots,,,0.00,5.34,
45.362738445,S1-C3,Retiring.Microcode_Sequencer,3.28,% Slots,,idq.ms_uops,0.00,5.07,
45.362738445,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.73,% Clocks,,,0.00,5.08,
45.362738445,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
45.362738445,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.37,% Clocks,,idq.ms_switches,0.00,5.08,
45.362738445,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.62,% Core_Clocks,,,0.00,5.35,
45.362738445,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.30,% Core_Clocks,,,0.00,5.35,
45.362738445,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.31,% Clocks,,,0.00,5.19,
45.362738445,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
45.362738445,S1-C4,Frontend_Bound,36.19,% Slots,,,0.00,5.33,
45.362738445,S1-C4,Bad_Speculation,10.59,% Slots,,,0.00,5.33,
45.362738445,S1-C4,Backend_Bound,31.31,% Slots,,,0.00,5.33,
45.362738445,S1-C4,Frontend_Bound.Frontend_Latency,30.84,% Slots,,rs_events.empty_end,0.00,5.33,
45.362738445,S1-C4,Bad_Speculation.Branch_Mispredicts,10.37,% Slots,,br_misp_retired.all_branches,0.00,5.33,
45.362738445,S1-C4,Backend_Bound.Memory_Bound,44.43,% Slots,,,0.00,5.33,
45.362738445,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.47,% Clocks,,,0.00,5.07,
45.362738445,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
45.362738445,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
45.362738445,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
45.362738445,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
45.362738445,S1-C5,Frontend_Bound,34.41,% Slots,,,0.00,5.34,
45.362738445,S1-C5,Bad_Speculation,18.12,% Slots,,,0.00,5.34,
45.362738445,S1-C5,Backend_Bound,22.88,% Slots,,,0.00,5.34,
45.362738445,S1-C5,Retiring,38.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
45.362738445,S1-C5,Frontend_Bound.Frontend_Latency,20.63,% Slots,,rs_events.empty_end,0.00,5.34,
45.362738445,S1-C5,Frontend_Bound.Frontend_Bandwidth,20.58,% Slots,,,0.00,5.33,
45.362738445,S1-C5,Bad_Speculation.Branch_Mispredicts,17.61,% Slots,,br_misp_retired.all_branches,0.00,5.34,
45.362738445,S1-C5,Backend_Bound.Memory_Bound,65.09,% Slots,,,0.00,5.34,
45.362738445,S1-C5,Retiring.Microcode_Sequencer,2.27,% Slots,,idq.ms_uops,0.00,5.07,<==
45.362738445,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.98,% Clocks,,,0.00,5.07,
45.362738445,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
45.362738445,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.36,% Clocks,,idq.ms_switches,0.00,5.07,
45.362738445,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.50,% Core_Clocks,,,0.00,5.34,
45.362738445,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.38,% Core_Clocks,,,0.00,5.34,
45.362738445,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
45.362738445,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
45.362738445,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
45.362738445,S1-C6,Frontend_Bound,34.99,% Slots,,,0.00,5.33,
45.362738445,S1-C6,Bad_Speculation,15.03,% Slots,,,0.00,5.33,
45.362738445,S1-C6,Backend_Bound,21.56,% Slots,,,0.00,5.33,
45.362738445,S1-C6,Frontend_Bound.Frontend_Latency,21.52,% Slots,,rs_events.empty_end,0.00,5.33,
45.362738445,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.46,% Slots,,,0.00,5.33,
45.362738445,S1-C6,Bad_Speculation.Branch_Mispredicts,14.85,% Slots,,br_misp_retired.all_branches,0.00,5.33,
45.362738445,S1-C6,Backend_Bound.Memory_Bound,20.32,% Slots,,,0.00,5.33,
45.362738445,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.08,
45.362738445,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
45.362738445,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.42,% Core_Clocks,,,0.00,5.34,
45.362738445,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.64,% Core_Clocks,,,0.00,5.34,
45.362738445,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.362738445,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
45.362738445,S1-C7,Frontend_Bound,46.29,% Slots,,,0.00,5.34,
45.362738445,S1-C7,Bad_Speculation,10.35,% Slots,,,0.00,5.34,
45.362738445,S1-C7,Backend_Bound,25.26,% Slots,,,0.00,5.34,
45.362738445,S1-C7,Frontend_Bound.Frontend_Latency,49.88,% Slots,,rs_events.empty_end,0.00,5.34,
45.362738445,S1-C7,Frontend_Bound.Frontend_Bandwidth,20.26,% Slots,,,0.00,5.33,
45.362738445,S1-C7,Bad_Speculation.Branch_Mispredicts,10.21,% Slots,,br_misp_retired.all_branches,0.00,5.34,
45.362738445,S1-C7,Backend_Bound.Memory_Bound,10.17,% Slots,,,0.00,5.34,
45.362738445,S1-C7,Backend_Bound.Core_Bound,15.09,% Slots,,,0.00,5.34,
45.362738445,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
45.362738445,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.60,% Core_Clocks,,,0.00,5.35,
45.362738445,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.63,% Core_Clocks,,,0.00,5.35,
45.362738445,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
45.362738445,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
45.362738445,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
45.362738445,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
45.362738445,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
45.362738445,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
45.362738445,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
45.362738445,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
45.362738445,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
45.362738445,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
45.362738445,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
45.362738445,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
45.362738445,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
45.362738445,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
45.362738445,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
45.362738445,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
45.362738445,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
46.863150467,S0-C0,Frontend_Bound,23.59,% Slots,,,0.00,5.33,
46.863150467,S0-C0,Backend_Bound,35.62,% Slots,,,0.00,5.33,
46.863150467,S0-C0,Retiring,31.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
46.863150467,S0-C0,Frontend_Bound.Frontend_Latency,22.19,% Slots,,rs_events.empty_end,0.00,5.06,
46.863150467,S0-C0,Backend_Bound.Core_Bound,54.13,% Slots,,,0.00,5.06,<==
46.863150467,S0-C0,Retiring.Microcode_Sequencer,7.53,% Slots,,idq.ms_uops,0.00,5.33,
46.863150467,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.93,% Clocks,,idq.ms_switches,0.00,5.32,
46.863150467,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
46.863150467,S0-C1,Frontend_Bound,32.92,% Slots,,,0.00,5.33,
46.863150467,S0-C1,Backend_Bound,23.77,% Slots,,,0.00,5.33,
46.863150467,S0-C1,Retiring,30.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
46.863150467,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.11,% Slots,,,0.00,5.06,
46.863150467,S0-C1,Backend_Bound.Memory_Bound,20.47,% Slots,,,0.00,5.06,
46.863150467,S0-C1,Retiring.Microcode_Sequencer,8.65,% Slots,,idq.ms_uops,0.00,5.33,
46.863150467,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.85,% Clocks,,idq.ms_switches,0.00,5.32,
46.863150467,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.51,% Core_Clocks,,,0.00,5.32,
46.863150467,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.69,% Core_Clocks,,,0.00,5.06,<==
46.863150467,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,33.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
46.863150467,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
46.863150467,S0-C2,Frontend_Bound,39.36,% Slots,,,0.00,5.32,<==
46.863150467,S0-C2,Bad_Speculation,11.23,% Slots,,,0.00,5.32,
46.863150467,S0-C2,Backend_Bound,13.19,% Slots,,,0.00,5.32,
46.863150467,S0-C2,Retiring,30.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
46.863150467,S0-C2,Frontend_Bound.Frontend_Latency,21.80,% Slots,,rs_events.empty_end,0.00,5.06,
46.863150467,S0-C2,Frontend_Bound.Frontend_Bandwidth,21.98,% Slots,,,0.00,5.06,
46.863150467,S0-C2,Bad_Speculation.Branch_Mispredicts,11.07,% Slots,,br_misp_retired.all_branches,0.00,5.32,
46.863150467,S0-C2,Backend_Bound.Core_Bound,25.24,% Slots,,,0.00,5.06,
46.863150467,S0-C2,Retiring.Microcode_Sequencer,9.52,% Slots,,idq.ms_uops,0.00,5.33,
46.863150467,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.32,
46.863150467,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
46.863150467,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.05,% Clocks,,idq.ms_switches,0.00,5.32,
46.863150467,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.97,% Core_Clocks,,,0.00,5.33,
46.863150467,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,56.72,% Core_Clocks,,,0.00,5.06,
46.863150467,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
46.863150467,S0-C3,Frontend_Bound,35.36,% Slots,,,0.00,5.33,
46.863150467,S0-C3,Bad_Speculation,10.38,% Slots,,,0.00,5.33,
46.863150467,S0-C3,Backend_Bound,21.24,% Slots,,,0.00,5.33,
46.863150467,S0-C3,Retiring,30.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
46.863150467,S0-C3,Frontend_Bound.Frontend_Latency,32.55,% Slots,,rs_events.empty_end,0.00,5.05,<==
46.863150467,S0-C3,Bad_Speculation.Branch_Mispredicts,10.25,% Slots,,br_misp_retired.all_branches,0.00,5.33,
46.863150467,S0-C3,Backend_Bound.Core_Bound,65.12,% Slots,,,0.00,5.06,
46.863150467,S0-C3,Retiring.Microcode_Sequencer,4.06,% Slots,,idq.ms_uops,0.00,5.33,
46.863150467,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.32,
46.863150467,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
46.863150467,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.01,% Clocks,,idq.ms_switches,0.00,5.32,
46.863150467,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
46.863150467,S0-C4,Frontend_Bound,33.43,% Slots,,,0.00,5.33,
46.863150467,S0-C4,Bad_Speculation,11.20,% Slots,,,0.00,5.33,
46.863150467,S0-C4,Backend_Bound,22.31,% Slots,,,0.00,5.33,
46.863150467,S0-C4,Retiring,30.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
46.863150467,S0-C4,Frontend_Bound.Frontend_Latency,20.59,% Slots,,rs_events.empty_end,0.00,5.06,
46.863150467,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.01,% Slots,,,0.00,5.06,
46.863150467,S0-C4,Bad_Speculation.Branch_Mispredicts,11.03,% Slots,,br_misp_retired.all_branches,0.00,5.33,
46.863150467,S0-C4,Backend_Bound.Memory_Bound,20.88,% Slots,,,0.00,5.06,
46.863150467,S0-C4,Retiring.Microcode_Sequencer,3.60,% Slots,,idq.ms_uops,0.00,5.33,
46.863150467,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.32,
46.863150467,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
46.863150467,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.20,% Clocks,,idq.ms_switches,0.00,5.32,
46.863150467,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.95,% Core_Clocks,,,0.00,5.32,
46.863150467,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.86,% Core_Clocks,,,0.00,5.06,
46.863150467,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
46.863150467,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
46.863150467,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
46.863150467,S0-C5,Frontend_Bound,22.30,% Slots,,,0.00,5.33,
46.863150467,S0-C5,Bad_Speculation,20.30,% Slots,,,0.00,5.33,
46.863150467,S0-C5,Backend_Bound,16.52,% Slots,,,0.00,5.33,
46.863150467,S0-C5,Retiring,25.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
46.863150467,S0-C5,Bad_Speculation.Branch_Mispredicts,20.13,% Slots,,br_misp_retired.all_branches,0.00,5.33,
46.863150467,S0-C5,Backend_Bound.Core_Bound,10.46,% Slots,,,0.00,5.32,
46.863150467,S0-C5,Retiring.Microcode_Sequencer,7.53,% Slots,,idq.ms_uops,0.00,5.33,<==
46.863150467,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.55,% Clocks,,idq.ms_switches,0.00,5.32,
46.863150467,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
46.863150467,S0-C6,Frontend_Bound,36.74,% Slots,,,0.00,5.32,
46.863150467,S0-C6,Bad_Speculation,12.43,% Slots,,,0.00,5.32,
46.863150467,S0-C6,Backend_Bound,20.24,% Slots,,,0.00,5.32,
46.863150467,S0-C6,Retiring,29.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
46.863150467,S0-C6,Frontend_Bound.Frontend_Latency,24.72,% Slots,,rs_events.empty_end,0.00,5.32,
46.863150467,S0-C6,Frontend_Bound.Frontend_Bandwidth,19.47,% Slots,,,0.00,5.06,
46.863150467,S0-C6,Bad_Speculation.Branch_Mispredicts,12.26,% Slots,,br_misp_retired.all_branches,0.00,5.32,
46.863150467,S0-C6,Retiring.Microcode_Sequencer,3.04,% Slots,,idq.ms_uops,0.00,5.33,
46.863150467,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.32,
46.863150467,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
46.863150467,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.36,% Clocks,,idq.ms_switches,0.00,5.32,
46.863150467,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.77,% Core_Clocks,,,0.00,5.32,
46.863150467,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.17,% Core_Clocks,,,0.00,5.06,
46.863150467,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
46.863150467,S0-C7,Frontend_Bound,22.45,% Slots,,,0.00,5.33,
46.863150467,S0-C7,Bad_Speculation,18.38,% Slots,,,0.00,5.33,
46.863150467,S0-C7,Backend_Bound,10.40,% Slots,,,0.00,5.33,
46.863150467,S0-C7,Retiring,27.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
46.863150467,S0-C7,Bad_Speculation.Branch_Mispredicts,17.90,% Slots,,br_misp_retired.all_branches,0.00,5.33,
46.863150467,S0-C7,Backend_Bound.Core_Bound,13.85,% Slots,,,0.00,5.27,
46.863150467,S0-C7,Retiring.Microcode_Sequencer,8.22,% Slots,,idq.ms_uops,0.00,5.33,<==
46.863150467,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.51,% Clocks,,idq.ms_switches,0.00,5.31,
46.863150467,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
46.863150467,S1-C0,Frontend_Bound,28.12,% Slots,,,0.00,5.32,
46.863150467,S1-C0,Bad_Speculation,18.21,% Slots,,,0.00,5.32,
46.863150467,S1-C0,Backend_Bound,25.89,% Slots,,,0.00,5.32,
46.863150467,S1-C0,Frontend_Bound.Frontend_Latency,25.60,% Slots,,rs_events.empty_end,0.00,5.32,<==
46.863150467,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.05,% Slots,,,0.00,5.06,
46.863150467,S1-C0,Bad_Speculation.Branch_Mispredicts,17.99,% Slots,,br_misp_retired.all_branches,0.00,5.32,
46.863150467,S1-C0,Backend_Bound.Core_Bound,31.53,% Slots,,,0.00,5.27,
46.863150467,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,0.00,5.32,
46.863150467,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
46.863150467,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.37,% Core_Clocks,,,0.00,5.33,
46.863150467,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.30,% Core_Clocks,,,0.00,5.06,
46.863150467,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
46.863150467,S1-C1,Frontend_Bound,30.29,% Slots,,,0.00,5.32,<==
46.863150467,S1-C1,Bad_Speculation,14.35,% Slots,,,0.00,5.32,
46.863150467,S1-C1,Backend_Bound,16.70,% Slots,,,0.00,5.32,
46.863150467,S1-C1,Frontend_Bound.Frontend_Latency,17.96,% Slots,,rs_events.empty_end,0.00,5.32,
46.863150467,S1-C1,Frontend_Bound.Frontend_Bandwidth,20.86,% Slots,,,0.00,5.06,
46.863150467,S1-C1,Bad_Speculation.Branch_Mispredicts,13.98,% Slots,,br_misp_retired.all_branches,0.00,5.32,
46.863150467,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
46.863150467,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
46.863150467,S1-C2,Bad_Speculation,18.98,% Slots,,,0.00,5.33,
46.863150467,S1-C2,Bad_Speculation.Branch_Mispredicts,18.84,% Slots,,br_misp_retired.all_branches,0.00,5.33,
46.863150467,S1-C2,Backend_Bound,26.39,% Slots,,,0.00,5.33,<==
46.863150467,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
46.863150467,S1-C3,Frontend_Bound,29.89,% Slots,,,0.00,5.32,<==
46.863150467,S1-C3,Bad_Speculation,11.11,% Slots,,,0.00,5.32,
46.863150467,S1-C3,Backend_Bound,26.85,% Slots,,,0.00,5.32,
46.863150467,S1-C3,Frontend_Bound.Frontend_Latency,15.47,% Slots,,rs_events.empty_end,0.00,5.32,
46.863150467,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.42,% Slots,,,0.00,5.06,
46.863150467,S1-C3,Bad_Speculation.Branch_Mispredicts,10.93,% Slots,,br_misp_retired.all_branches,0.00,5.32,
46.863150467,S1-C3,Backend_Bound.Core_Bound,61.29,% Slots,,,0.00,5.28,
46.863150467,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.32,
46.863150467,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
46.863150467,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,44.47,% Core_Clocks,,,0.00,5.33,
46.863150467,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.97,% Core_Clocks,,,0.00,5.06,
46.863150467,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
46.863150467,S1-C4,Frontend_Bound.Frontend_Bandwidth,19.18,% Slots,,,0.00,5.06,
46.863150467,S1-C4,Bad_Speculation.Branch_Mispredicts,21.20,% Slots,,br_misp_retired.all_branches,0.00,5.32,
46.863150467,S1-C4,Bad_Speculation,21.41,% Slots,,,0.00,5.32,
46.863150467,S1-C4,Backend_Bound,29.71,% Slots,,,0.00,5.32,<==
46.863150467,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.75,% Core_Clocks,,,0.00,5.33,
46.863150467,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.87,% Core_Clocks,,,0.00,5.06,
46.863150467,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
46.863150467,S1-C5,Frontend_Bound,23.10,% Slots,,,0.00,5.32,
46.863150467,S1-C5,Bad_Speculation,21.08,% Slots,,,0.00,5.32,
46.863150467,S1-C5,Backend_Bound,23.78,% Slots,,,0.00,5.32,
46.863150467,S1-C5,Frontend_Bound.Frontend_Latency,15.92,% Slots,,rs_events.empty_end,0.00,5.32,
46.863150467,S1-C5,Bad_Speculation.Branch_Mispredicts,20.88,% Slots,,br_misp_retired.all_branches,0.00,5.32,
46.863150467,S1-C5,Backend_Bound.Core_Bound,61.95,% Slots,,,0.00,5.29,<==
46.863150467,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.42,% Clocks,,,0.00,5.33,
46.863150467,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
46.863150467,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
46.863150467,S1-C6,Frontend_Bound,26.97,% Slots,,,0.00,5.32,
46.863150467,S1-C6,Bad_Speculation,15.25,% Slots,,,0.00,5.32,
46.863150467,S1-C6,Backend_Bound,31.71,% Slots,,,0.00,5.32,
46.863150467,S1-C6,Retiring,26.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
46.863150467,S1-C6,Frontend_Bound.Frontend_Latency,22.19,% Slots,,rs_events.empty_end,0.00,5.32,
46.863150467,S1-C6,Frontend_Bound.Frontend_Bandwidth,35.04,% Slots,,,0.00,5.06,
46.863150467,S1-C6,Bad_Speculation.Branch_Mispredicts,14.95,% Slots,,br_misp_retired.all_branches,0.00,5.32,
46.863150467,S1-C6,Backend_Bound.Memory_Bound,22.75,% Slots,,,0.00,5.28,
46.863150467,S1-C6,Retiring.Microcode_Sequencer,4.70,% Slots,,idq.ms_uops,0.00,5.32,
46.863150467,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
46.863150467,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.62,% Clocks,,idq.ms_switches,0.00,5.33,
46.863150467,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.28,% Core_Clocks,,,0.00,5.33,
46.863150467,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.03,% Core_Clocks,,,0.00,5.06,
46.863150467,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
46.863150467,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
46.863150467,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
46.863150467,S1-C7,Frontend_Bound,26.77,% Slots,,,0.00,5.32,
46.863150467,S1-C7,Bad_Speculation,17.47,% Slots,,,0.00,5.32,
46.863150467,S1-C7,Backend_Bound,18.02,% Slots,,,0.00,5.32,
46.863150467,S1-C7,Frontend_Bound.Frontend_Latency,22.88,% Slots,,rs_events.empty_end,0.00,5.32,
46.863150467,S1-C7,Bad_Speculation.Branch_Mispredicts,17.31,% Slots,,br_misp_retired.all_branches,0.00,5.32,
46.863150467,S1-C7,Backend_Bound.Memory_Bound,10.14,% Slots,,,0.00,5.29,
46.863150467,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
46.863150467,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
46.863150467,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
46.863150467,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
46.863150467,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
46.863150467,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
46.863150467,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
46.863150467,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
46.863150467,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
46.863150467,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
46.863150467,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
46.863150467,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
46.863150467,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
46.863150467,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
46.863150467,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
46.863150467,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
46.863150467,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
46.863150467,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
46.863150467,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
48.359750219,S0-C0,Frontend_Bound,44.19,% Slots,,,0.00,5.09,
48.359750219,S0-C0,Backend_Bound,32.31,% Slots,,,0.00,5.09,
48.359750219,S0-C0,Frontend_Bound.Frontend_Latency,50.10,% Slots,,rs_events.empty_end,0.00,5.09,
48.359750219,S0-C0,Backend_Bound.Memory_Bound,22.14,% Slots,,,0.00,5.09,
48.359750219,S0-C0,Backend_Bound.Core_Bound,10.18,% Slots,,,0.00,5.09,
48.359750219,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.90,% Clocks,,,0.00,5.35,
48.359750219,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
48.359750219,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
48.359750219,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,96.02,% Clocks,,,0.00,5.35,
48.359750219,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
48.359750219,S0-C1,Frontend_Bound,41.86,% Slots,,,0.00,5.1,
48.359750219,S0-C1,Bad_Speculation,11.77,% Slots,,,0.00,5.1,
48.359750219,S0-C1,Backend_Bound,29.44,% Slots,,,0.00,5.1,
48.359750219,S0-C1,Frontend_Bound.Frontend_Latency,39.40,% Slots,,rs_events.empty_end,0.00,5.08,
48.359750219,S0-C1,Bad_Speculation.Branch_Mispredicts,11.56,% Slots,,br_misp_retired.all_branches,0.00,5.09,
48.359750219,S0-C1,Backend_Bound.Memory_Bound,26.13,% Slots,,,0.00,5.08,
48.359750219,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.36,
48.359750219,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
48.359750219,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
48.359750219,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
48.359750219,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
48.359750219,S0-C2,Frontend_Bound,41.91,% Slots,,,0.00,5.09,
48.359750219,S0-C2,Bad_Speculation,11.27,% Slots,,,0.00,5.09,
48.359750219,S0-C2,Backend_Bound,31.02,% Slots,,,0.00,5.09,
48.359750219,S0-C2,Frontend_Bound.Frontend_Latency,54.64,% Slots,,rs_events.empty_end,0.00,5.09,
48.359750219,S0-C2,Bad_Speculation.Branch_Mispredicts,11.09,% Slots,,br_misp_retired.all_branches,0.00,5.09,
48.359750219,S0-C2,Backend_Bound.Memory_Bound,18.07,% Slots,,,0.00,5.09,
48.359750219,S0-C2,Backend_Bound.Core_Bound,12.96,% Slots,,,0.00,5.09,
48.359750219,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.33,% Clocks,,,0.00,5.35,
48.359750219,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
48.359750219,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
48.359750219,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.55,% Clocks,,,0.00,5.34,
48.359750219,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
48.359750219,S0-C3,Frontend_Bound,34.49,% Slots,,,0.00,5.1,
48.359750219,S0-C3,Bad_Speculation,14.29,% Slots,,,0.00,5.1,
48.359750219,S0-C3,Backend_Bound,22.64,% Slots,,,0.00,5.1,
48.359750219,S0-C3,Frontend_Bound.Frontend_Latency,25.65,% Slots,,rs_events.empty_end,0.00,5.09,
48.359750219,S0-C3,Bad_Speculation.Branch_Mispredicts,14.03,% Slots,,br_misp_retired.all_branches,0.00,5.09,
48.359750219,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.36,
48.359750219,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
48.359750219,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
48.359750219,S0-C4,Frontend_Bound,41.30,% Slots,,,0.00,5.09,
48.359750219,S0-C4,Bad_Speculation,11.38,% Slots,,,0.00,5.09,
48.359750219,S0-C4,Backend_Bound,34.15,% Slots,,,0.00,5.09,
48.359750219,S0-C4,Retiring,22.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
48.359750219,S0-C4,Frontend_Bound.Frontend_Latency,42.23,% Slots,,rs_events.empty_end,0.00,5.08,<==
48.359750219,S0-C4,Bad_Speculation.Branch_Mispredicts,11.24,% Slots,,br_misp_retired.all_branches,0.00,5.09,
48.359750219,S0-C4,Retiring.Microcode_Sequencer,2.09,% Slots,,idq.ms_uops,0.00,5.35,
48.359750219,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.44,% Clocks,,,0.00,5.36,
48.359750219,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
48.359750219,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.27,% Clocks,,idq.ms_switches,0.00,5.36,
48.359750219,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
48.359750219,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
48.359750219,S0-C5,Frontend_Bound,28.85,% Slots,,,0.00,5.09,
48.359750219,S0-C5,Bad_Speculation,19.50,% Slots,,,0.00,5.09,
48.359750219,S0-C5,Backend_Bound,25.53,% Slots,,,0.00,5.09,
48.359750219,S0-C5,Retiring,19.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
48.359750219,S0-C5,Frontend_Bound.Frontend_Latency,23.59,% Slots,,rs_events.empty_end,0.00,5.09,
48.359750219,S0-C5,Bad_Speculation.Branch_Mispredicts,19.28,% Slots,,br_misp_retired.all_branches,0.00,5.09,
48.359750219,S0-C5,Backend_Bound.Core_Bound,30.99,% Slots,,,0.00,5.09,
48.359750219,S0-C5,Retiring.Microcode_Sequencer,2.72,% Slots,,idq.ms_uops,0.00,5.35,
48.359750219,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.61,% Clocks,,,0.00,5.36,
48.359750219,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
48.359750219,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.18,% Clocks,,idq.ms_switches,0.00,5.36,
48.359750219,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
48.359750219,S0-C6,Bad_Speculation,16.15,% Slots,,,0.00,5.1,
48.359750219,S0-C6,Bad_Speculation.Branch_Mispredicts,16.06,% Slots,,br_misp_retired.all_branches,0.00,5.09,
48.359750219,S0-C6,Backend_Bound,38.53,% Slots,,,0.00,5.1,
48.359750219,S0-C6,Backend_Bound.Memory_Bound,25.26,% Slots,,,0.00,5.08,
48.359750219,S0-C6,Backend_Bound.Core_Bound,13.27,% Slots,,,0.00,5.08,
48.359750219,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,23.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
48.359750219,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,10.00,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.7,
48.359750219,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.03,% Clocks,,,0.00,5.34,
48.359750219,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
48.359750219,S0-C7,Frontend_Bound,29.19,% Slots,,,0.00,5.1,
48.359750219,S0-C7,Bad_Speculation,13.47,% Slots,,,0.00,5.1,
48.359750219,S0-C7,Backend_Bound,26.09,% Slots,,,0.00,5.1,
48.359750219,S0-C7,Retiring,15.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
48.359750219,S0-C7,Frontend_Bound.Frontend_Latency,20.38,% Slots,,rs_events.empty_end,0.00,5.08,<==
48.359750219,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.56,% Slots,,,0.00,5.1,
48.359750219,S0-C7,Bad_Speculation.Branch_Mispredicts,13.13,% Slots,,br_misp_retired.all_branches,0.00,5.09,
48.359750219,S0-C7,Backend_Bound.Core_Bound,33.65,% Slots,,,0.00,5.08,
48.359750219,S0-C7,Retiring.Microcode_Sequencer,4.07,% Slots,,idq.ms_uops,0.00,5.36,
48.359750219,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.91,% Clocks,,,0.00,5.35,
48.359750219,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
48.359750219,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.87,% Clocks,,idq.ms_switches,0.00,5.35,
48.359750219,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.24,% Core_Clocks,,,0.00,5.08,
48.359750219,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.87,% Core_Clocks,,,0.00,5.36,
48.359750219,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
48.359750219,S1-C0,Frontend_Bound,44.44,% Slots,,,0.00,5.09,
48.359750219,S1-C0,Backend_Bound,34.28,% Slots,,,0.00,5.09,
48.359750219,S1-C0,Retiring,22.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
48.359750219,S1-C0,Frontend_Bound.Frontend_Latency,97.52,% Slots,,rs_events.empty_end,0.00,5.09,
48.359750219,S1-C0,Backend_Bound.Memory_Bound,20.80,% Slots,,,0.00,5.09,
48.359750219,S1-C0,Backend_Bound.Core_Bound,13.48,% Slots,,,0.00,5.09,
48.359750219,S1-C0,Retiring.Microcode_Sequencer,5.03,% Slots,,idq.ms_uops,0.00,5.36,
48.359750219,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.05,% Clocks,,,0.00,5.36,
48.359750219,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
48.359750219,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.68,% Clocks,,idq.ms_switches,0.00,5.36,
48.359750219,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
48.359750219,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
48.359750219,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
48.359750219,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
48.359750219,S1-C1,Frontend_Bound,31.83,% Slots,,,0.00,5.09,<==
48.359750219,S1-C1,Backend_Bound,19.85,% Slots,,,0.00,5.09,
48.359750219,S1-C1,Frontend_Bound.Frontend_Latency,19.23,% Slots,,rs_events.empty_end,0.00,5.09,
48.359750219,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.76,% Slots,,,0.00,5.09,
48.359750219,S1-C1,Backend_Bound.Memory_Bound,16.13,% Slots,,,0.00,5.09,
48.359750219,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.36,
48.359750219,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
48.359750219,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
48.359750219,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
48.359750219,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
48.359750219,S1-C2,Frontend_Bound,28.13,% Slots,,,0.00,5.09,<==
48.359750219,S1-C2,Bad_Speculation,17.18,% Slots,,,0.00,5.09,
48.359750219,S1-C2,Backend_Bound,24.11,% Slots,,,0.00,5.09,
48.359750219,S1-C2,Bad_Speculation.Branch_Mispredicts,16.65,% Slots,,br_misp_retired.all_branches,0.00,5.09,
48.359750219,S1-C2,Backend_Bound.Core_Bound,15.13,% Slots,,,0.00,5.09,
48.359750219,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
48.359750219,S1-C3,Frontend_Bound,29.59,% Slots,,,0.00,5.09,
48.359750219,S1-C3,Backend_Bound,46.46,% Slots,,,0.00,5.09,
48.359750219,S1-C3,Retiring,21.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
48.359750219,S1-C3,Frontend_Bound.Frontend_Latency,55.96,% Slots,,rs_events.empty_end,0.00,5.09,
48.359750219,S1-C3,Backend_Bound.Memory_Bound,33.36,% Slots,,,0.00,5.09,<==
48.359750219,S1-C3,Backend_Bound.Core_Bound,13.10,% Slots,,,0.00,5.09,
48.359750219,S1-C3,Retiring.Microcode_Sequencer,6.00,% Slots,,idq.ms_uops,0.00,5.36,
48.359750219,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.55,% Clocks,,,0.00,5.36,
48.359750219,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
48.359750219,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.03,% Clocks,,idq.ms_switches,0.00,5.36,
48.359750219,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
48.359750219,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
48.359750219,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
48.359750219,S1-C4,Frontend_Bound,29.46,% Slots,,,0.00,5.09,
48.359750219,S1-C4,Backend_Bound,41.69,% Slots,,,0.00,5.09,<==
48.359750219,S1-C4,Retiring,24.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
48.359750219,S1-C4,Frontend_Bound.Frontend_Latency,16.07,% Slots,,rs_events.empty_end,0.00,5.09,
48.359750219,S1-C4,Frontend_Bound.Frontend_Bandwidth,46.00,% Slots,,,0.00,5.09,
48.359750219,S1-C4,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.36,
48.359750219,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.35,
48.359750219,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
48.359750219,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.72,% Clocks,,idq.ms_switches,0.00,5.35,
48.359750219,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.35,% Core_Clocks,,,0.00,5.09,
48.359750219,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
48.359750219,S1-C5,Frontend_Bound,41.47,% Slots,,,0.00,5.09,
48.359750219,S1-C5,Backend_Bound,36.87,% Slots,,,0.00,5.09,
48.359750219,S1-C5,Retiring,25.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
48.359750219,S1-C5,Frontend_Bound.Frontend_Latency,41.83,% Slots,,rs_events.empty_end,0.00,5.09,
48.359750219,S1-C5,Retiring.Microcode_Sequencer,5.47,% Slots,,idq.ms_uops,0.00,5.36,
48.359750219,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.36,
48.359750219,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
48.359750219,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.61,% Clocks,,idq.ms_switches,0.00,5.36,
48.359750219,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
48.359750219,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
48.359750219,S1-C6,Frontend_Bound,36.40,% Slots,,,0.00,5.09,
48.359750219,S1-C6,Backend_Bound,42.33,% Slots,,,0.00,5.09,
48.359750219,S1-C6,Retiring,23.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
48.359750219,S1-C6,Backend_Bound.Memory_Bound,25.88,% Slots,,,0.00,5.09,<==
48.359750219,S1-C6,Backend_Bound.Core_Bound,16.45,% Slots,,,0.00,5.09,
48.359750219,S1-C6,Retiring.Microcode_Sequencer,2.81,% Slots,,idq.ms_uops,0.00,5.35,
48.359750219,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.35,
48.359750219,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
48.359750219,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.11,% Clocks,,idq.ms_switches,0.00,5.35,
48.359750219,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
48.359750219,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,14.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
48.359750219,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
48.359750219,S1-C7,Frontend_Bound,35.81,% Slots,,,0.00,5.09,
48.359750219,S1-C7,Bad_Speculation,10.43,% Slots,,,0.00,5.09,
48.359750219,S1-C7,Backend_Bound,30.93,% Slots,,,0.00,5.09,
48.359750219,S1-C7,Retiring,16.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
48.359750219,S1-C7,Frontend_Bound.Frontend_Latency,27.95,% Slots,,rs_events.empty_end,0.00,5.09,
48.359750219,S1-C7,Frontend_Bound.Frontend_Bandwidth,38.53,% Slots,,,0.00,5.09,
48.359750219,S1-C7,Bad_Speculation.Branch_Mispredicts,10.17,% Slots,,br_misp_retired.all_branches,0.00,5.09,
48.359750219,S1-C7,Retiring.Microcode_Sequencer,9.08,% Slots,,idq.ms_uops,0.00,5.36,
48.359750219,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.82,% Clocks,,,0.00,5.36,
48.359750219,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
48.359750219,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.69,% Clocks,,idq.ms_switches,0.00,5.36,
48.359750219,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.20,% Core_Clocks,,,0.00,5.09,<==
48.359750219,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
48.359750219,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
48.359750219,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
48.359750219,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
48.359750219,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
48.359750219,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
48.359750219,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
48.359750219,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
48.359750219,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
48.359750219,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
48.359750219,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
48.359750219,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
48.359750219,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
48.359750219,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
48.359750219,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
48.359750219,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
48.359750219,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
49.860438148,S0-C0,Frontend_Bound,33.33,% Slots,,,0.00,5.33,<==
49.860438148,S0-C0,Bad_Speculation,10.01,% Slots,,,0.00,5.33,
49.860438148,S0-C0,Backend_Bound,28.79,% Slots,,,0.00,5.33,
49.860438148,S0-C0,Retiring,23.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
49.860438148,S0-C0,Frontend_Bound.Frontend_Latency,21.78,% Slots,,rs_events.empty_end,0.00,5.33,
49.860438148,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.70,% Slots,,,0.00,5.33,
49.860438148,S0-C0,Bad_Speculation.Branch_Mispredicts,9.87,% Slots,,br_misp_retired.all_branches,0.00,5.33,
49.860438148,S0-C0,Backend_Bound.Memory_Bound,12.86,% Slots,,,0.00,5.06,
49.860438148,S0-C0,Backend_Bound.Core_Bound,15.93,% Slots,,,0.00,5.06,
49.860438148,S0-C0,Retiring.Microcode_Sequencer,3.71,% Slots,,idq.ms_uops,0.00,5.33,
49.860438148,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.41,% Clocks,,,0.00,5.24,
49.860438148,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
49.860438148,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.59,% Clocks,,idq.ms_switches,0.00,5.17,
49.860438148,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
49.860438148,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
49.860438148,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
49.860438148,S0-C1,Frontend_Bound,37.59,% Slots,,,0.00,5.33,
49.860438148,S0-C1,Backend_Bound,38.82,% Slots,,,0.00,5.33,
49.860438148,S0-C1,Retiring,28.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
49.860438148,S0-C1,Frontend_Bound.Frontend_Latency,37.73,% Slots,,rs_events.empty_end,0.00,5.33,
49.860438148,S0-C1,Backend_Bound.Memory_Bound,24.00,% Slots,,,0.00,5.06,<==
49.860438148,S0-C1,Backend_Bound.Core_Bound,14.82,% Slots,,,0.00,5.06,
49.860438148,S0-C1,Retiring.Microcode_Sequencer,2.22,% Slots,,idq.ms_uops,0.00,5.33,
49.860438148,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.24,
49.860438148,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
49.860438148,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.48,% Clocks,,idq.ms_switches,0.00,5.18,
49.860438148,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
49.860438148,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
49.860438148,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
49.860438148,S0-C2,Frontend_Bound,32.89,% Slots,,,0.00,5.33,
49.860438148,S0-C2,Backend_Bound,37.19,% Slots,,,0.00,5.33,
49.860438148,S0-C2,Frontend_Bound.Frontend_Latency,24.05,% Slots,,rs_events.empty_end,0.00,5.33,
49.860438148,S0-C2,Frontend_Bound.Frontend_Bandwidth,50.10,% Slots,,,0.00,5.33,
49.860438148,S0-C2,Backend_Bound.Memory_Bound,25.91,% Slots,,,0.00,5.06,
49.860438148,S0-C2,Backend_Bound.Core_Bound,11.29,% Slots,,,0.00,5.06,
49.860438148,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.24,
49.860438148,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
49.860438148,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.29,% Core_Clocks,,,0.00,5.33,
49.860438148,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,<==
49.860438148,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
49.860438148,S0-C3,Frontend_Bound,45.05,% Slots,,,0.00,5.33,<==
49.860438148,S0-C3,Backend_Bound,34.59,% Slots,,,0.00,5.33,
49.860438148,S0-C3,Retiring,16.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
49.860438148,S0-C3,Frontend_Bound.Frontend_Latency,15.09,% Slots,,rs_events.empty_end,0.00,5.33,
49.860438148,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.78,% Slots,,,0.00,5.33,
49.860438148,S0-C3,Backend_Bound.Memory_Bound,20.50,% Slots,,,0.00,5.06,
49.860438148,S0-C3,Backend_Bound.Core_Bound,14.08,% Slots,,,0.00,5.06,
49.860438148,S0-C3,Retiring.Microcode_Sequencer,12.22,% Slots,,idq.ms_uops,0.00,5.33,
49.860438148,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.24,
49.860438148,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
49.860438148,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.78,% Clocks,,idq.ms_switches,0.00,5.18,
49.860438148,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.83,% Core_Clocks,,,0.00,5.33,
49.860438148,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
49.860438148,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
49.860438148,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
49.860438148,S0-C4,Frontend_Bound,38.75,% Slots,,,0.00,5.33,
49.860438148,S0-C4,Backend_Bound,39.35,% Slots,,,0.00,5.33,
49.860438148,S0-C4,Retiring,17.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
49.860438148,S0-C4,Frontend_Bound.Frontend_Latency,28.37,% Slots,,rs_events.empty_end,0.00,5.33,
49.860438148,S0-C4,Backend_Bound.Memory_Bound,26.95,% Slots,,,0.00,5.06,
49.860438148,S0-C4,Backend_Bound.Core_Bound,12.39,% Slots,,,0.00,5.06,
49.860438148,S0-C4,Retiring.Microcode_Sequencer,13.71,% Slots,,idq.ms_uops,0.00,5.33,
49.860438148,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.25,
49.860438148,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
49.860438148,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.87,% Clocks,,idq.ms_switches,0.00,5.19,
49.860438148,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
49.860438148,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,<==
49.860438148,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
49.860438148,S0-C5,Frontend_Bound,35.20,% Slots,,,0.00,5.33,
49.860438148,S0-C5,Backend_Bound,36.58,% Slots,,,0.00,5.33,
49.860438148,S0-C5,Frontend_Bound.Frontend_Latency,71.33,% Slots,,rs_events.empty_end,0.00,5.33,
49.860438148,S0-C5,Backend_Bound.Core_Bound,65.46,% Slots,,,0.00,5.06,<==
49.860438148,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.64,% Clocks,,,0.00,5.25,
49.860438148,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
49.860438148,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
49.860438148,S0-C6,Frontend_Bound,32.70,% Slots,,,0.00,5.33,
49.860438148,S0-C6,Bad_Speculation,14.02,% Slots,,,0.00,5.33,
49.860438148,S0-C6,Backend_Bound,29.11,% Slots,,,0.00,5.33,
49.860438148,S0-C6,Retiring,17.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
49.860438148,S0-C6,Frontend_Bound.Frontend_Latency,19.77,% Slots,,rs_events.empty_end,0.00,5.33,
49.860438148,S0-C6,Bad_Speculation.Branch_Mispredicts,13.62,% Slots,,br_misp_retired.all_branches,0.00,5.33,
49.860438148,S0-C6,Backend_Bound.Memory_Bound,17.15,% Slots,,,0.00,5.07,
49.860438148,S0-C6,Backend_Bound.Core_Bound,11.97,% Slots,,,0.00,5.07,
49.860438148,S0-C6,Retiring.Microcode_Sequencer,13.48,% Slots,,idq.ms_uops,0.00,5.33,
49.860438148,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.25,
49.860438148,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
49.860438148,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.89,% Clocks,,idq.ms_switches,0.00,5.19,
49.860438148,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
49.860438148,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
49.860438148,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
49.860438148,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
49.860438148,S0-C7,Frontend_Bound,37.67,% Slots,,,0.00,5.33,
49.860438148,S0-C7,Backend_Bound,39.96,% Slots,,,0.00,5.33,
49.860438148,S0-C7,Retiring,20.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
49.860438148,S0-C7,Frontend_Bound.Frontend_Latency,67.18,% Slots,,rs_events.empty_end,0.00,5.33,
49.860438148,S0-C7,Backend_Bound.Memory_Bound,37.58,% Slots,,,0.00,5.06,
49.860438148,S0-C7,Retiring.Microcode_Sequencer,5.58,% Slots,,idq.ms_uops,0.00,5.33,
49.860438148,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.22,% Clocks,,,0.00,5.25,
49.860438148,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
49.860438148,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.49,% Clocks,,idq.ms_switches,0.00,5.18,
49.860438148,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,<==
49.860438148,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
49.860438148,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
49.860438148,S1-C0,Frontend_Bound,40.66,% Slots,,,0.00,5.33,
49.860438148,S1-C0,Backend_Bound,37.08,% Slots,,,0.00,5.33,
49.860438148,S1-C0,Retiring,17.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
49.860438148,S1-C0,Backend_Bound.Core_Bound,69.73,% Slots,,,0.00,5.06,
49.860438148,S1-C0,Retiring.Microcode_Sequencer,14.03,% Slots,,idq.ms_uops,0.00,5.33,
49.860438148,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
49.860438148,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.18,% Clocks,,idq.ms_switches,0.00,5.18,
49.860438148,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.48,% Clocks,,,0.00,5.33,
49.860438148,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
49.860438148,S1-C1,Frontend_Bound,33.39,% Slots,,,0.00,5.33,
49.860438148,S1-C1,Backend_Bound,14.05,% Slots,,,0.00,5.33,
49.860438148,S1-C1,Retiring,41.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
49.860438148,S1-C1,Frontend_Bound.Frontend_Latency,18.77,% Slots,,rs_events.empty_end,0.00,5.33,
49.860438148,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.57,% Slots,,,0.00,5.33,
49.860438148,S1-C1,Retiring.Microcode_Sequencer,2.33,% Slots,,idq.ms_uops,0.00,5.33,<==
49.860438148,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.55,% Clocks,,,0.00,5.25,
49.860438148,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
49.860438148,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.69,% Clocks,,idq.ms_switches,0.00,5.18,
49.860438148,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
49.860438148,S1-C2,Frontend_Bound,37.36,% Slots,,,0.00,5.33,
49.860438148,S1-C2,Bad_Speculation,11.67,% Slots,,,0.00,5.33,
49.860438148,S1-C2,Backend_Bound,31.85,% Slots,,,0.00,5.33,
49.860438148,S1-C2,Retiring,17.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
49.860438148,S1-C2,Frontend_Bound.Frontend_Latency,30.02,% Slots,,rs_events.empty_end,0.00,5.33,
49.860438148,S1-C2,Frontend_Bound.Frontend_Bandwidth,36.25,% Slots,,,0.00,5.33,
49.860438148,S1-C2,Bad_Speculation.Branch_Mispredicts,10.64,% Slots,,br_misp_retired.all_branches,0.00,5.06,
49.860438148,S1-C2,Backend_Bound.Memory_Bound,28.42,% Slots,,,0.00,5.07,
49.860438148,S1-C2,Retiring.Microcode_Sequencer,13.56,% Slots,,idq.ms_uops,0.00,5.33,
49.860438148,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.75,% Clocks,,,0.00,5.25,
49.860438148,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
49.860438148,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.56,% Clocks,,idq.ms_switches,0.00,5.19,
49.860438148,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.36,% Core_Clocks,,,0.00,5.33,<==
49.860438148,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
49.860438148,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
49.860438148,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
49.860438148,S1-C3,Frontend_Bound,31.40,% Slots,,,0.00,5.33,
49.860438148,S1-C3,Backend_Bound,44.47,% Slots,,,0.00,5.33,<==
49.860438148,S1-C3,Retiring,18.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
49.860438148,S1-C3,Frontend_Bound.Frontend_Latency,33.24,% Slots,,rs_events.empty_end,0.00,5.33,
49.860438148,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.18,% Slots,,,0.00,5.33,
49.860438148,S1-C3,Retiring.Microcode_Sequencer,14.47,% Slots,,idq.ms_uops,0.00,5.33,
49.860438148,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.26,
49.860438148,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
49.860438148,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.15,% Clocks,,idq.ms_switches,0.00,5.19,
49.860438148,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.50,% Core_Clocks,,,0.00,5.33,
49.860438148,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
49.860438148,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.82,% Slots,,,0.00,5.33,
49.860438148,S1-C4,Backend_Bound.Core_Bound,78.89,% Slots,,,0.00,5.07,<==
49.860438148,S1-C4,Retiring.Microcode_Sequencer,13.22,% Slots,,idq.ms_uops,0.00,5.33,
49.860438148,S1-C4,Backend_Bound,63.25,% Slots,,,0.00,5.33,
49.860438148,S1-C4,Retiring,17.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
49.860438148,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.05,% Clocks,,idq.ms_switches,0.00,5.19,
49.860438148,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.68,% Core_Clocks,,,0.00,5.33,
49.860438148,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.83,% Core_Clocks,,,0.00,5.33,
49.860438148,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
49.860438148,S1-C5,Frontend_Bound,34.48,% Slots,,,0.00,5.33,
49.860438148,S1-C5,Backend_Bound,40.60,% Slots,,,0.00,5.33,<==
49.860438148,S1-C5,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
49.860438148,S1-C5,Frontend_Bound.Frontend_Latency,46.42,% Slots,,rs_events.empty_end,0.00,5.33,
49.860438148,S1-C5,Backend_Bound.Memory_Bound,18.86,% Slots,,,0.00,5.07,
49.860438148,S1-C5,Backend_Bound.Core_Bound,21.74,% Slots,,,0.00,5.07,
49.860438148,S1-C5,Retiring.Microcode_Sequencer,13.18,% Slots,,idq.ms_uops,0.00,5.33,
49.860438148,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.03,% Clocks,,idq.ms_switches,0.00,5.19,
49.860438148,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
49.860438148,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.71,% Clocks,,,0.00,5.33,
49.860438148,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
49.860438148,S1-C6,Backend_Bound,68.74,% Slots,,,0.00,5.33,
49.860438148,S1-C6,Retiring,31.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
49.860438148,S1-C6,Backend_Bound.Core_Bound,99.98,% Slots,,,0.00,5.07,
49.860438148,S1-C6,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.33,
49.860438148,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.81,% Clocks,,idq.ms_switches,0.00,5.2,
49.860438148,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.42,% Clocks,,,0.00,5.33,<==
49.860438148,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
49.860438148,S1-C7,Frontend_Bound,32.88,% Slots,,,0.00,5.33,
49.860438148,S1-C7,Backend_Bound,42.68,% Slots,,,0.00,5.33,
49.860438148,S1-C7,Retiring,18.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
49.860438148,S1-C7,Frontend_Bound.Frontend_Latency,48.93,% Slots,,rs_events.empty_end,0.00,5.33,
49.860438148,S1-C7,Backend_Bound.Memory_Bound,40.06,% Slots,,,0.00,5.07,<==
49.860438148,S1-C7,Retiring.Microcode_Sequencer,14.99,% Slots,,idq.ms_uops,0.00,5.33,
49.860438148,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,0.00,5.26,
49.860438148,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
49.860438148,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.19,
49.860438148,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
49.860438148,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
49.860438148,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
49.860438148,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
49.860438148,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
49.860438148,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
49.860438148,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
49.860438148,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
49.860438148,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
49.860438148,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
49.860438148,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
49.860438148,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
49.860438148,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
49.860438148,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
49.860438148,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
49.860438148,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
49.860438148,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
49.860438148,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
49.860438148,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
51.35484597,S0-C0,Frontend_Bound,28.17,% Slots,,,0.00,5.33,
51.35484597,S0-C0,Backend_Bound,33.58,% Slots,,,0.00,5.33,
51.35484597,S0-C0,Retiring,32.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
51.35484597,S0-C0,Frontend_Bound.Frontend_Latency,23.21,% Slots,,rs_events.empty_end,0.00,5.33,
51.35484597,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.60,% Slots,,,0.00,5.07,
51.35484597,S0-C0,Backend_Bound.Memory_Bound,40.77,% Slots,,,0.00,5.33,
51.35484597,S0-C0,Retiring.Microcode_Sequencer,4.23,% Slots,,idq.ms_uops,0.00,5.07,
51.35484597,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,0.00,5.08,
51.35484597,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
51.35484597,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.02,% Clocks,,idq.ms_switches,0.00,5.08,
51.35484597,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
51.35484597,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
51.35484597,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
51.35484597,S0-C1,Frontend_Bound,35.91,% Slots,,,0.00,5.33,
51.35484597,S0-C1,Backend_Bound,41.19,% Slots,,,0.00,5.33,
51.35484597,S0-C1,Retiring,30.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
51.35484597,S0-C1,Backend_Bound.Memory_Bound,59.07,% Slots,,,0.00,5.33,<==
51.35484597,S0-C1,Retiring.Microcode_Sequencer,2.53,% Slots,,idq.ms_uops,0.00,5.07,
51.35484597,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
51.35484597,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.12,% Clocks,,idq.ms_switches,0.00,5.08,
51.35484597,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
51.35484597,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
51.35484597,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
51.35484597,S0-C2,Frontend_Bound,30.94,% Slots,,,0.00,5.34,
51.35484597,S0-C2,Backend_Bound,29.91,% Slots,,,0.00,5.34,
51.35484597,S0-C2,Retiring,33.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
51.35484597,S0-C2,Frontend_Bound.Frontend_Latency,21.06,% Slots,,rs_events.empty_end,0.00,5.34,
51.35484597,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.90,% Slots,,,0.00,5.07,
51.35484597,S0-C2,Backend_Bound.Memory_Bound,23.06,% Slots,,,0.00,5.34,
51.35484597,S0-C2,Retiring.Microcode_Sequencer,3.89,% Slots,,idq.ms_uops,0.00,5.07,<==
51.35484597,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.08,
51.35484597,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
51.35484597,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.50,% Clocks,,idq.ms_switches,0.00,5.08,
51.35484597,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.82,% Core_Clocks,,,0.00,5.34,
51.35484597,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
51.35484597,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
51.35484597,S0-C3,Frontend_Bound,32.50,% Slots,,,0.00,5.34,
51.35484597,S0-C3,Bad_Speculation,21.25,% Slots,,,0.00,5.34,
51.35484597,S0-C3,Backend_Bound,19.68,% Slots,,,0.00,5.34,
51.35484597,S0-C3,Retiring,20.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
51.35484597,S0-C3,Frontend_Bound.Frontend_Latency,60.06,% Slots,,rs_events.empty_end,0.00,5.33,
51.35484597,S0-C3,Frontend_Bound.Frontend_Bandwidth,48.00,% Slots,,,0.00,5.07,
51.35484597,S0-C3,Bad_Speculation.Branch_Mispredicts,20.19,% Slots,,br_misp_retired.all_branches,0.00,5.34,
51.35484597,S0-C3,Backend_Bound.Memory_Bound,22.00,% Slots,,,0.00,5.33,
51.35484597,S0-C3,Retiring.Microcode_Sequencer,4.93,% Slots,,idq.ms_uops,0.00,5.07,
51.35484597,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.07,
51.35484597,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
51.35484597,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.04,% Clocks,,idq.ms_switches,0.00,5.07,
51.35484597,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.12,% Core_Clocks,,,0.00,5.33,
51.35484597,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
51.35484597,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
51.35484597,S0-C4,Frontend_Bound,44.71,% Slots,,,0.00,5.34,
51.35484597,S0-C4,Bad_Speculation,11.36,% Slots,,,0.00,5.34,
51.35484597,S0-C4,Backend_Bound,27.05,% Slots,,,0.00,5.34,
51.35484597,S0-C4,Retiring,31.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
51.35484597,S0-C4,Frontend_Bound.Frontend_Latency,22.97,% Slots,,rs_events.empty_end,0.00,5.33,
51.35484597,S0-C4,Frontend_Bound.Frontend_Bandwidth,54.90,% Slots,,,0.00,5.07,
51.35484597,S0-C4,Bad_Speculation.Branch_Mispredicts,10.84,% Slots,,br_misp_retired.all_branches,0.00,5.34,
51.35484597,S0-C4,Backend_Bound.Memory_Bound,24.91,% Slots,,,0.00,5.33,
51.35484597,S0-C4,Retiring.Microcode_Sequencer,3.29,% Slots,,idq.ms_uops,0.00,5.07,
51.35484597,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
51.35484597,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.66,% Clocks,,idq.ms_switches,0.00,5.08,
51.35484597,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.68,% Core_Clocks,,,0.00,5.34,
51.35484597,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.76,% Core_Clocks,,,0.00,5.35,<==
51.35484597,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
51.35484597,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
51.35484597,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
51.35484597,S0-C5,Frontend_Bound,25.58,% Slots,,,0.00,5.34,
51.35484597,S0-C5,Bad_Speculation,14.92,% Slots,,,0.00,5.34,
51.35484597,S0-C5,Backend_Bound,25.04,% Slots,,,0.00,5.34,
51.35484597,S0-C5,Retiring,27.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
51.35484597,S0-C5,Frontend_Bound.Frontend_Latency,24.30,% Slots,,rs_events.empty_end,0.00,5.34,
51.35484597,S0-C5,Bad_Speculation.Branch_Mispredicts,14.69,% Slots,,br_misp_retired.all_branches,0.00,5.34,
51.35484597,S0-C5,Backend_Bound.Core_Bound,41.61,% Slots,,,0.00,5.33,
51.35484597,S0-C5,Retiring.Microcode_Sequencer,2.79,% Slots,,idq.ms_uops,0.00,5.07,<==
51.35484597,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
51.35484597,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.53,% Clocks,,idq.ms_switches,0.00,5.08,
51.35484597,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.48,% Clocks,,,0.00,5.09,
51.35484597,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
51.35484597,S0-C6,Frontend_Bound,39.47,% Slots,,,0.00,5.34,
51.35484597,S0-C6,Backend_Bound,36.84,% Slots,,,0.00,5.34,
51.35484597,S0-C6,Retiring,20.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
51.35484597,S0-C6,Frontend_Bound.Frontend_Latency,88.27,% Slots,,rs_events.empty_end,0.00,5.34,
51.35484597,S0-C6,Backend_Bound.Memory_Bound,10.60,% Slots,,,0.00,5.34,
51.35484597,S0-C6,Backend_Bound.Core_Bound,26.24,% Slots,,,0.00,5.34,
51.35484597,S0-C6,Retiring.Microcode_Sequencer,2.89,% Slots,,idq.ms_uops,0.00,5.07,
51.35484597,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.74,% Clocks,,,0.00,5.08,
51.35484597,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
51.35484597,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.71,% Clocks,,idq.ms_switches,0.00,5.08,
51.35484597,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
51.35484597,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.80,% Clocks,,,0.00,5.08,
51.35484597,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
51.35484597,S0-C7,Frontend_Bound,44.03,% Slots,,,0.00,5.33,
51.35484597,S0-C7,Bad_Speculation,12.96,% Slots,,,0.00,5.33,
51.35484597,S0-C7,Backend_Bound,23.73,% Slots,,,0.00,5.33,
51.35484597,S0-C7,Retiring,34.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
51.35484597,S0-C7,Frontend_Bound.Frontend_Latency,68.11,% Slots,,rs_events.empty_end,0.00,5.33,
51.35484597,S0-C7,Bad_Speculation.Branch_Mispredicts,12.61,% Slots,,br_misp_retired.all_branches,0.00,5.33,
51.35484597,S0-C7,Backend_Bound.Core_Bound,26.82,% Slots,,,0.00,5.33,
51.35484597,S0-C7,Retiring.Microcode_Sequencer,3.04,% Slots,,idq.ms_uops,0.00,5.07,
51.35484597,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.01,% Clocks,,,0.00,5.08,
51.35484597,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
51.35484597,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.50,% Clocks,,idq.ms_switches,0.00,5.08,
51.35484597,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
51.35484597,S1-C0,Frontend_Bound,36.98,% Slots,,,0.00,5.33,
51.35484597,S1-C0,Backend_Bound,40.43,% Slots,,,0.00,5.33,
51.35484597,S1-C0,Retiring,19.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
51.35484597,S1-C0,Frontend_Bound.Frontend_Latency,18.36,% Slots,,rs_events.empty_end,0.00,5.33,
51.35484597,S1-C0,Backend_Bound.Memory_Bound,22.74,% Slots,,,0.00,5.33,
51.35484597,S1-C0,Backend_Bound.Core_Bound,17.69,% Slots,,,0.00,5.33,
51.35484597,S1-C0,Retiring.Microcode_Sequencer,6.75,% Slots,,idq.ms_uops,0.00,5.07,
51.35484597,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.08,
51.35484597,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
51.35484597,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.12,% Clocks,,idq.ms_switches,0.00,5.08,
51.35484597,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
51.35484597,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.35,% Clocks,,,0.00,5.08,
51.35484597,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
51.35484597,S1-C1,Frontend_Bound,32.58,% Slots,,,0.00,5.34,
51.35484597,S1-C1,Backend_Bound,18.31,% Slots,,,0.00,5.34,
51.35484597,S1-C1,Frontend_Bound.Frontend_Latency,17.29,% Slots,,rs_events.empty_end,0.00,5.34,<==
51.35484597,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.28,% Slots,,,0.00,5.07,
51.35484597,S1-C1,Backend_Bound.Memory_Bound,10.12,% Slots,,,0.00,5.33,
51.35484597,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,0.00,5.08,
51.35484597,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
51.35484597,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
51.35484597,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
51.35484597,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
51.35484597,S1-C2,Frontend_Bound,24.13,% Slots,,,0.00,5.34,
51.35484597,S1-C2,Backend_Bound,39.19,% Slots,,,0.00,5.34,
51.35484597,S1-C2,Retiring,31.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
51.35484597,S1-C2,Frontend_Bound.Frontend_Latency,15.97,% Slots,,rs_events.empty_end,0.00,5.34,
51.35484597,S1-C2,Backend_Bound.Memory_Bound,24.11,% Slots,,,0.00,5.33,
51.35484597,S1-C2,Backend_Bound.Core_Bound,15.08,% Slots,,,0.00,5.33,
51.35484597,S1-C2,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.07,
51.35484597,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.07,
51.35484597,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
51.35484597,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.21,% Clocks,,idq.ms_switches,0.00,5.07,
51.35484597,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
51.35484597,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
51.35484597,S1-C3,Frontend_Bound,28.28,% Slots,,,0.00,5.34,
51.35484597,S1-C3,Backend_Bound,46.28,% Slots,,,0.00,5.34,
51.35484597,S1-C3,Retiring,17.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
51.35484597,S1-C3,Frontend_Bound.Frontend_Latency,18.75,% Slots,,rs_events.empty_end,0.00,5.34,
51.35484597,S1-C3,Frontend_Bound.Frontend_Bandwidth,17.52,% Slots,,,0.00,5.07,
51.35484597,S1-C3,Backend_Bound.Memory_Bound,19.17,% Slots,,,0.00,5.33,
51.35484597,S1-C3,Backend_Bound.Core_Bound,27.11,% Slots,,,0.00,5.33,
51.35484597,S1-C3,Retiring.Microcode_Sequencer,12.80,% Slots,,idq.ms_uops,0.00,5.07,
51.35484597,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.08,
51.35484597,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
51.35484597,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.04,% Clocks,,idq.ms_switches,0.00,5.08,
51.35484597,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
51.35484597,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.58,% Clocks,,,0.00,5.08,<==
51.35484597,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
51.35484597,S1-C4,Frontend_Bound,35.86,% Slots,,,0.00,5.34,
51.35484597,S1-C4,Backend_Bound,40.49,% Slots,,,0.00,5.34,<==
51.35484597,S1-C4,Retiring,18.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
51.35484597,S1-C4,Frontend_Bound.Frontend_Latency,36.32,% Slots,,rs_events.empty_end,0.00,5.34,
51.35484597,S1-C4,Backend_Bound.Memory_Bound,18.61,% Slots,,,0.00,5.34,
51.35484597,S1-C4,Backend_Bound.Core_Bound,21.88,% Slots,,,0.00,5.34,
51.35484597,S1-C4,Retiring.Microcode_Sequencer,13.94,% Slots,,idq.ms_uops,0.00,5.07,
51.35484597,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.08,
51.35484597,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
51.35484597,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.39,% Clocks,,idq.ms_switches,0.00,5.08,
51.35484597,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
51.35484597,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
51.35484597,S1-C5,Frontend_Bound,32.39,% Slots,,,0.00,5.34,
51.35484597,S1-C5,Backend_Bound,33.16,% Slots,,,0.00,5.34,<==
51.35484597,S1-C5,Retiring,27.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
51.35484597,S1-C5,Frontend_Bound.Frontend_Latency,24.67,% Slots,,rs_events.empty_end,0.00,5.34,
51.35484597,S1-C5,Frontend_Bound.Frontend_Bandwidth,49.51,% Slots,,,0.00,5.07,
51.35484597,S1-C5,Backend_Bound.Memory_Bound,14.42,% Slots,,,0.00,5.33,
51.35484597,S1-C5,Backend_Bound.Core_Bound,18.74,% Slots,,,0.00,5.33,
51.35484597,S1-C5,Retiring.Microcode_Sequencer,4.50,% Slots,,idq.ms_uops,0.00,5.07,
51.35484597,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
51.35484597,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.63,% Clocks,,idq.ms_switches,0.00,5.08,
51.35484597,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.37,% Core_Clocks,,,0.00,5.34,
51.35484597,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
51.35484597,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.10,% Clocks,,,0.00,5.08,
51.35484597,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
51.35484597,S1-C6,Backend_Bound,48.44,% Slots,,,0.00,5.34,
51.35484597,S1-C6,Retiring,19.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
51.35484597,S1-C6,Backend_Bound.Memory_Bound,59.41,% Slots,,,0.00,5.33,
51.35484597,S1-C6,Retiring.Microcode_Sequencer,12.21,% Slots,,idq.ms_uops,0.00,5.07,
51.35484597,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.42,% Clocks,,idq.ms_switches,0.00,5.08,
51.35484597,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,22.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
51.35484597,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.79,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
51.35484597,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
51.35484597,S1-C7,Frontend_Bound,34.05,% Slots,,,0.00,5.34,
51.35484597,S1-C7,Backend_Bound,40.73,% Slots,,,0.00,5.34,
51.35484597,S1-C7,Retiring,16.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
51.35484597,S1-C7,Frontend_Bound.Frontend_Latency,39.11,% Slots,,rs_events.empty_end,0.00,5.34,
51.35484597,S1-C7,Backend_Bound.Memory_Bound,11.80,% Slots,,,0.00,5.33,
51.35484597,S1-C7,Backend_Bound.Core_Bound,28.93,% Slots,,,0.00,5.33,<==
51.35484597,S1-C7,Retiring.Microcode_Sequencer,10.73,% Slots,,idq.ms_uops,0.00,5.07,
51.35484597,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.07,
51.35484597,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
51.35484597,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.84,% Clocks,,idq.ms_switches,0.00,5.07,
51.35484597,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
51.35484597,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
51.35484597,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
51.35484597,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
51.35484597,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
51.35484597,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
51.35484597,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
51.35484597,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
51.35484597,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
51.35484597,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
51.35484597,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
51.35484597,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
51.35484597,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
51.35484597,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
51.35484597,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
51.35484597,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
51.35484597,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
52.767380609,S0-C0,Backend_Bound,58.90,% Slots,,,0.00,5.11,
52.767380609,S0-C0,Retiring,18.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
52.767380609,S0-C0,Backend_Bound.Memory_Bound,94.22,% Slots,,,0.00,5.1,
52.767380609,S0-C0,Retiring.Microcode_Sequencer,7.52,% Slots,,idq.ms_uops,0.00,5.39,
52.767380609,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.45,% Clocks,,idq.ms_switches,0.00,5.39,
52.767380609,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,<==
52.767380609,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
52.767380609,S0-C1,Frontend_Bound,37.75,% Slots,,,0.00,5.11,
52.767380609,S0-C1,Bad_Speculation,10.50,% Slots,,,0.00,5.11,
52.767380609,S0-C1,Backend_Bound,25.04,% Slots,,,0.00,5.11,
52.767380609,S0-C1,Frontend_Bound.Frontend_Latency,27.53,% Slots,,rs_events.empty_end,0.00,5.11,<==
52.767380609,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.66,% Slots,,,0.00,5.11,
52.767380609,S0-C1,Bad_Speculation.Branch_Mispredicts,10.25,% Slots,,br_misp_retired.all_branches,0.00,5.1,
52.767380609,S0-C1,Backend_Bound.Memory_Bound,21.66,% Slots,,,0.00,5.11,
52.767380609,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.68,% Clocks,,,0.00,5.39,
52.767380609,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
52.767380609,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.40,% Core_Clocks,,,0.00,5.1,
52.767380609,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.62,% Core_Clocks,,,0.00,5.1,
52.767380609,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
52.767380609,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
52.767380609,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
52.767380609,S0-C2,Frontend_Bound,29.17,% Slots,,,0.00,5.11,<==
52.767380609,S0-C2,Bad_Speculation,15.86,% Slots,,,0.00,5.11,
52.767380609,S0-C2,Backend_Bound,21.72,% Slots,,,0.00,5.11,
52.767380609,S0-C2,Bad_Speculation.Branch_Mispredicts,15.65,% Slots,,br_misp_retired.all_branches,0.00,5.11,
52.767380609,S0-C2,Backend_Bound.Core_Bound,11.99,% Slots,,,0.00,5.1,
52.767380609,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.26,% Clocks,,,0.00,5.13,
52.767380609,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
52.767380609,S0-C3,Frontend_Bound,40.06,% Slots,,,0.00,5.1,
52.767380609,S0-C3,Bad_Speculation,17.67,% Slots,,,0.00,5.1,
52.767380609,S0-C3,Backend_Bound,13.34,% Slots,,,0.00,5.1,
52.767380609,S0-C3,Frontend_Bound.Frontend_Latency,20.13,% Slots,,rs_events.empty_end,0.00,5.1,
52.767380609,S0-C3,Frontend_Bound.Frontend_Bandwidth,34.72,% Slots,,,0.00,5.1,
52.767380609,S0-C3,Bad_Speculation.Branch_Mispredicts,17.45,% Slots,,br_misp_retired.all_branches,0.00,5.1,
52.767380609,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
52.767380609,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.60,% Core_Clocks,,,0.00,5.1,
52.767380609,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.21,% Core_Clocks,,,0.00,5.1,<==
52.767380609,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
52.767380609,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
52.767380609,S0-C4,Frontend_Bound,25.33,% Slots,,,0.00,5.11,
52.767380609,S0-C4,Bad_Speculation,21.78,% Slots,,,0.00,5.11,
52.767380609,S0-C4,Backend_Bound,17.74,% Slots,,,0.00,5.11,
52.767380609,S0-C4,Frontend_Bound.Frontend_Latency,16.27,% Slots,,rs_events.empty_end,0.00,5.1,
52.767380609,S0-C4,Bad_Speculation.Branch_Mispredicts,21.57,% Slots,,br_misp_retired.all_branches,0.00,5.11,
52.767380609,S0-C4,Backend_Bound.Memory_Bound,18.72,% Slots,,,0.00,5.1,
52.767380609,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.39,
52.767380609,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
52.767380609,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
52.767380609,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
52.767380609,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
52.767380609,S0-C5,Bad_Speculation,12.12,% Slots,,,0.00,5.11,
52.767380609,S0-C5,Bad_Speculation.Branch_Mispredicts,11.97,% Slots,,br_misp_retired.all_branches,0.00,5.11,
52.767380609,S0-C5,Backend_Bound,42.47,% Slots,,,0.00,5.11,
52.767380609,S0-C5,Backend_Bound.Core_Bound,33.15,% Slots,,,0.00,5.11,
52.767380609,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.54,% Clocks,,,0.00,5.13,<==
52.767380609,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
52.767380609,S0-C6,Frontend_Bound,31.26,% Slots,,,0.00,5.11,
52.767380609,S0-C6,Bad_Speculation,16.48,% Slots,,,0.00,5.11,
52.767380609,S0-C6,Backend_Bound,20.42,% Slots,,,0.00,5.11,
52.767380609,S0-C6,Frontend_Bound.Frontend_Latency,34.30,% Slots,,rs_events.empty_end,0.00,5.1,
52.767380609,S0-C6,Bad_Speculation.Branch_Mispredicts,16.37,% Slots,,br_misp_retired.all_branches,0.00,5.11,
52.767380609,S0-C6,Backend_Bound.Memory_Bound,10.91,% Slots,,,0.00,5.1,
52.767380609,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.00,% Clocks,,,0.00,5.39,
52.767380609,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
52.767380609,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
52.767380609,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
52.767380609,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
52.767380609,S0-C7,Frontend_Bound.Frontend_Bandwidth,24.21,% Slots,,,0.00,5.11,
52.767380609,S0-C7,Bad_Speculation.Branch_Mispredicts,16.05,% Slots,,br_misp_retired.all_branches,0.00,5.11,
52.767380609,S0-C7,Backend_Bound.Memory_Bound,34.99,% Slots,,,0.00,5.11,<==
52.767380609,S0-C7,Bad_Speculation,16.36,% Slots,,,0.00,5.11,
52.767380609,S0-C7,Backend_Bound,36.38,% Slots,,,0.00,5.11,
52.767380609,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.07,% Core_Clocks,,,0.00,5.1,
52.767380609,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.85,% Core_Clocks,,,0.00,5.1,
52.767380609,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
52.767380609,S1-C0,Frontend_Bound.Frontend_Bandwidth,24.54,% Slots,,,0.00,5.11,
52.767380609,S1-C0,Backend_Bound.Memory_Bound,43.21,% Slots,,,0.00,5.11,
52.767380609,S1-C0,Backend_Bound.Core_Bound,14.34,% Slots,,,0.00,5.11,
52.767380609,S1-C0,Retiring.Microcode_Sequencer,11.04,% Slots,,idq.ms_uops,0.00,5.38,
52.767380609,S1-C0,Backend_Bound,57.55,% Slots,,,0.00,5.11,
52.767380609,S1-C0,Retiring,27.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
52.767380609,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.88,% Clocks,,idq.ms_switches,0.00,5.39,
52.767380609,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.56,% Core_Clocks,,,0.00,5.1,
52.767380609,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,<==
52.767380609,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
52.767380609,S1-C1,Frontend_Bound,28.79,% Slots,,,0.00,5.11,
52.767380609,S1-C1,Backend_Bound,26.50,% Slots,,,0.00,5.11,
52.767380609,S1-C1,Retiring,41.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
52.767380609,S1-C1,Frontend_Bound.Frontend_Latency,18.28,% Slots,,rs_events.empty_end,0.00,5.11,
52.767380609,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.64,% Slots,,,0.00,5.11,
52.767380609,S1-C1,Backend_Bound.Memory_Bound,19.19,% Slots,,,0.00,5.1,
52.767380609,S1-C1,Retiring.Microcode_Sequencer,3.20,% Slots,,idq.ms_uops,0.00,5.38,<==
52.767380609,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.83,% Clocks,,idq.ms_switches,0.00,5.39,
52.767380609,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
52.767380609,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
52.767380609,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
52.767380609,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
52.767380609,S1-C2,Frontend_Bound,20.02,% Slots,,,0.00,5.11,
52.767380609,S1-C2,Backend_Bound,46.70,% Slots,,,0.00,5.11,
52.767380609,S1-C2,Retiring,27.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
52.767380609,S1-C2,Frontend_Bound.Frontend_Latency,18.34,% Slots,,rs_events.empty_end,0.00,5.11,
52.767380609,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.57,% Slots,,,0.00,5.11,
52.767380609,S1-C2,Backend_Bound.Memory_Bound,20.82,% Slots,,,0.00,5.11,
52.767380609,S1-C2,Backend_Bound.Core_Bound,25.88,% Slots,,,0.00,5.11,<==
52.767380609,S1-C2,Retiring.Microcode_Sequencer,9.37,% Slots,,idq.ms_uops,0.00,5.38,
52.767380609,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.55,% Clocks,,idq.ms_switches,0.00,5.39,
52.767380609,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,47.20,% Core_Clocks,,,0.00,5.1,
52.767380609,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
52.767380609,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
52.767380609,S1-C3,Backend_Bound,47.34,% Slots,,,0.00,5.11,<==
52.767380609,S1-C3,Retiring,28.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
52.767380609,S1-C3,Backend_Bound.Memory_Bound,22.17,% Slots,,,0.00,5.11,
52.767380609,S1-C3,Backend_Bound.Core_Bound,25.17,% Slots,,,0.00,5.11,
52.767380609,S1-C3,Retiring.Microcode_Sequencer,10.53,% Slots,,idq.ms_uops,0.00,5.38,
52.767380609,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.46,% Clocks,,idq.ms_switches,0.00,5.39,
52.767380609,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
52.767380609,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,90.13,% Clocks,,,0.00,5.13,
52.767380609,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
52.767380609,S1-C4,Backend_Bound,46.84,% Slots,,,0.00,5.11,<==
52.767380609,S1-C4,Retiring,29.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
52.767380609,S1-C4,Backend_Bound.Memory_Bound,21.68,% Slots,,,0.00,5.11,
52.767380609,S1-C4,Backend_Bound.Core_Bound,25.16,% Slots,,,0.00,5.11,
52.767380609,S1-C4,Retiring.Microcode_Sequencer,11.61,% Slots,,idq.ms_uops,0.00,5.38,
52.767380609,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.64,% Clocks,,idq.ms_switches,0.00,5.39,
52.767380609,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
52.767380609,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
52.767380609,S1-C5,Backend_Bound,47.08,% Slots,,,0.00,5.11,<==
52.767380609,S1-C5,Retiring,31.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
52.767380609,S1-C5,Backend_Bound.Memory_Bound,22.26,% Slots,,,0.00,5.11,
52.767380609,S1-C5,Backend_Bound.Core_Bound,24.82,% Slots,,,0.00,5.11,
52.767380609,S1-C5,Retiring.Microcode_Sequencer,9.18,% Slots,,idq.ms_uops,0.00,5.38,
52.767380609,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.50,% Clocks,,idq.ms_switches,0.00,5.39,
52.767380609,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
52.767380609,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
52.767380609,S1-C6,Backend_Bound,47.16,% Slots,,,0.00,5.11,<==
52.767380609,S1-C6,Retiring,29.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
52.767380609,S1-C6,Backend_Bound.Memory_Bound,22.30,% Slots,,,0.00,5.11,
52.767380609,S1-C6,Backend_Bound.Core_Bound,24.86,% Slots,,,0.00,5.11,
52.767380609,S1-C6,Retiring.Microcode_Sequencer,11.95,% Slots,,idq.ms_uops,0.00,5.39,
52.767380609,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.49,% Clocks,,idq.ms_switches,0.00,5.39,
52.767380609,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
52.767380609,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
52.767380609,S1-C7,Backend_Bound,46.96,% Slots,,,0.00,5.11,<==
52.767380609,S1-C7,Retiring,29.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
52.767380609,S1-C7,Backend_Bound.Memory_Bound,22.48,% Slots,,,0.00,5.11,
52.767380609,S1-C7,Backend_Bound.Core_Bound,24.48,% Slots,,,0.00,5.11,
52.767380609,S1-C7,Retiring.Microcode_Sequencer,12.19,% Slots,,idq.ms_uops,0.00,5.38,
52.767380609,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.99,% Clocks,,idq.ms_switches,0.00,5.39,
52.767380609,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
52.767380609,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
52.767380609,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
52.767380609,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
52.767380609,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
52.767380609,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
52.767380609,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
52.767380609,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
52.767380609,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
52.767380609,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
52.767380609,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
52.767380609,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
52.767380609,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
52.767380609,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
52.767380609,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
52.767380609,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
52.767380609,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
52.767380609,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
54.271685818,S0-C0,Backend_Bound,65.47,% Slots,,,0.00,5.32,
54.271685818,S0-C0,Retiring,25.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
54.271685818,S0-C0,Backend_Bound.Memory_Bound,39.83,% Slots,,,0.00,5.05,
54.271685818,S0-C0,Backend_Bound.Core_Bound,25.64,% Slots,,,0.00,5.05,
54.271685818,S0-C0,Retiring.Microcode_Sequencer,8.14,% Slots,,idq.ms_uops,0.00,5.32,
54.271685818,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.29,% Clocks,,idq.ms_switches,0.00,5.31,
54.271685818,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
54.271685818,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,<==
54.271685818,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.82,% Clocks,,,0.00,5.32,
54.271685818,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
54.271685818,S0-C1,Frontend_Bound,33.22,% Slots,,,0.00,5.31,
54.271685818,S0-C1,Bad_Speculation,12.89,% Slots,,,0.00,5.31,
54.271685818,S0-C1,Backend_Bound,26.06,% Slots,,,0.00,5.31,
54.271685818,S0-C1,Frontend_Bound.Frontend_Latency,25.25,% Slots,,rs_events.empty_end,0.00,5.31,
54.271685818,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.04,% Slots,,,0.00,5.31,
54.271685818,S0-C1,Bad_Speculation.Branch_Mispredicts,12.61,% Slots,,br_misp_retired.all_branches,0.00,5.31,
54.271685818,S0-C1,Backend_Bound.Memory_Bound,17.67,% Slots,,,0.00,5.05,
54.271685818,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.37,% Clocks,,,0.00,5.32,
54.271685818,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
54.271685818,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.90,% Core_Clocks,,,0.00,5.32,
54.271685818,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.04,% Core_Clocks,,,0.00,5.31,
54.271685818,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
54.271685818,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
54.271685818,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
54.271685818,S0-C2,Frontend_Bound,39.45,% Slots,,,0.00,5.32,
54.271685818,S0-C2,Backend_Bound,38.74,% Slots,,,0.00,5.32,
54.271685818,S0-C2,Retiring,21.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
54.271685818,S0-C2,Frontend_Bound.Frontend_Latency,18.56,% Slots,,rs_events.empty_end,0.00,5.31,
54.271685818,S0-C2,Backend_Bound.Core_Bound,30.60,% Slots,,,0.00,5.05,
54.271685818,S0-C2,Retiring.Microcode_Sequencer,8.67,% Slots,,idq.ms_uops,0.00,5.32,
54.271685818,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.81,% Clocks,,idq.ms_switches,0.00,5.31,<==
54.271685818,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
54.271685818,S0-C3,Frontend_Bound,23.24,% Slots,,,0.00,5.31,
54.271685818,S0-C3,Bad_Speculation,23.99,% Slots,,,0.00,5.31,
54.271685818,S0-C3,Backend_Bound,23.01,% Slots,,,0.00,5.31,
54.271685818,S0-C3,Retiring,21.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
54.271685818,S0-C3,Frontend_Bound.Frontend_Latency,15.48,% Slots,,rs_events.empty_end,0.00,5.31,
54.271685818,S0-C3,Bad_Speculation.Branch_Mispredicts,23.53,% Slots,,br_misp_retired.all_branches,0.00,5.31,<==
54.271685818,S0-C3,Backend_Bound.Core_Bound,14.98,% Slots,,,0.00,5.05,
54.271685818,S0-C3,Retiring.Microcode_Sequencer,8.46,% Slots,,idq.ms_uops,0.00,5.32,
54.271685818,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
54.271685818,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.38,% Clocks,,idq.ms_switches,0.00,5.31,
54.271685818,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
54.271685818,S0-C4,Frontend_Bound,35.27,% Slots,,,0.00,5.31,
54.271685818,S0-C4,Backend_Bound,42.84,% Slots,,,0.00,5.31,
54.271685818,S0-C4,Retiring,21.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
54.271685818,S0-C4,Frontend_Bound.Frontend_Latency,21.29,% Slots,,rs_events.empty_end,0.00,5.31,
54.271685818,S0-C4,Backend_Bound.Memory_Bound,17.94,% Slots,,,0.00,5.05,
54.271685818,S0-C4,Backend_Bound.Core_Bound,24.91,% Slots,,,0.00,5.05,
54.271685818,S0-C4,Retiring.Microcode_Sequencer,8.91,% Slots,,idq.ms_uops,0.00,5.32,
54.271685818,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
54.271685818,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.94,% Clocks,,idq.ms_switches,0.00,5.31,
54.271685818,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.78,% Clocks,,,0.00,5.32,<==
54.271685818,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
54.271685818,S0-C5,Frontend_Bound,21.64,% Slots,,,0.00,5.32,
54.271685818,S0-C5,Bad_Speculation,18.95,% Slots,,,0.00,5.32,
54.271685818,S0-C5,Backend_Bound,29.10,% Slots,,,0.00,5.32,
54.271685818,S0-C5,Bad_Speculation.Branch_Mispredicts,18.53,% Slots,,br_misp_retired.all_branches,0.00,5.32,
54.271685818,S0-C5,Backend_Bound.Core_Bound,38.25,% Slots,,,0.00,5.05,<==
54.271685818,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
54.271685818,S0-C6,Frontend_Bound,43.78,% Slots,,,0.00,5.31,
54.271685818,S0-C6,Bad_Speculation,12.08,% Slots,,,0.00,5.31,
54.271685818,S0-C6,Backend_Bound,20.77,% Slots,,,0.00,5.31,
54.271685818,S0-C6,Retiring,20.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
54.271685818,S0-C6,Frontend_Bound.Frontend_Bandwidth,57.71,% Slots,,,0.00,5.31,
54.271685818,S0-C6,Bad_Speculation.Branch_Mispredicts,11.32,% Slots,,br_misp_retired.all_branches,0.00,5.31,
54.271685818,S0-C6,Backend_Bound.Memory_Bound,12.20,% Slots,,,0.00,5.05,
54.271685818,S0-C6,Retiring.Microcode_Sequencer,5.82,% Slots,,idq.ms_uops,0.00,5.31,
54.271685818,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.93,% Clocks,,idq.ms_switches,0.00,5.31,
54.271685818,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.95,% Core_Clocks,,,0.00,5.32,<==
54.271685818,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.12,% Core_Clocks,,,0.00,5.32,
54.271685818,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
54.271685818,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
54.271685818,S0-C7,Frontend_Bound,49.52,% Slots,,,0.00,5.31,
54.271685818,S0-C7,Backend_Bound,25.01,% Slots,,,0.00,5.31,
54.271685818,S0-C7,Retiring,21.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
54.271685818,S0-C7,Frontend_Bound.Frontend_Latency,54.30,% Slots,,rs_events.empty_end,0.00,5.31,<==
54.271685818,S0-C7,Frontend_Bound.Frontend_Bandwidth,41.48,% Slots,,,0.00,5.31,
54.271685818,S0-C7,Backend_Bound.Core_Bound,29.89,% Slots,,,0.00,5.05,
54.271685818,S0-C7,Retiring.Microcode_Sequencer,8.48,% Slots,,idq.ms_uops,0.00,5.32,
54.271685818,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
54.271685818,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.58,% Clocks,,idq.ms_switches,0.00,5.31,
54.271685818,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.94,% Core_Clocks,,,0.00,5.32,
54.271685818,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.31,% Core_Clocks,,,0.00,5.32,
54.271685818,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
54.271685818,S1-C0,Frontend_Bound,33.60,% Slots,,,0.00,5.32,
54.271685818,S1-C0,Backend_Bound,42.87,% Slots,,,0.00,5.32,
54.271685818,S1-C0,Retiring,24.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
54.271685818,S1-C0,Frontend_Bound.Frontend_Latency,48.15,% Slots,,rs_events.empty_end,0.00,5.31,
54.271685818,S1-C0,Backend_Bound.Memory_Bound,25.55,% Slots,,,0.00,5.05,
54.271685818,S1-C0,Backend_Bound.Core_Bound,17.32,% Slots,,,0.00,5.05,
54.271685818,S1-C0,Retiring.Microcode_Sequencer,6.36,% Slots,,idq.ms_uops,0.00,5.32,
54.271685818,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.85,% Clocks,,idq.ms_switches,0.00,5.32,
54.271685818,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,25.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
54.271685818,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
54.271685818,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,32.20,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.06,<==
54.271685818,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
54.271685818,S1-C1,Frontend_Bound,33.29,% Slots,,,0.00,5.31,
54.271685818,S1-C1,Backend_Bound,14.29,% Slots,,,0.00,5.31,
54.271685818,S1-C1,Retiring,38.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
54.271685818,S1-C1,Frontend_Bound.Frontend_Latency,17.72,% Slots,,rs_events.empty_end,0.00,5.31,
54.271685818,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.49,% Slots,,,0.00,5.31,
54.271685818,S1-C1,Retiring.Microcode_Sequencer,3.06,% Slots,,idq.ms_uops,0.00,5.32,<==
54.271685818,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.94,% Clocks,,idq.ms_switches,0.00,5.32,
54.271685818,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
54.271685818,S1-C2,Frontend_Bound,35.79,% Slots,,,0.00,5.31,
54.271685818,S1-C2,Backend_Bound,40.17,% Slots,,,0.00,5.31,
54.271685818,S1-C2,Retiring,25.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
54.271685818,S1-C2,Frontend_Bound.Frontend_Latency,40.53,% Slots,,rs_events.empty_end,0.00,5.31,
54.271685818,S1-C2,Backend_Bound.Memory_Bound,30.80,% Slots,,,0.00,5.05,
54.271685818,S1-C2,Retiring.Microcode_Sequencer,6.73,% Slots,,idq.ms_uops,0.00,5.32,
54.271685818,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.90,% Clocks,,idq.ms_switches,0.00,5.32,
54.271685818,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
54.271685818,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
54.271685818,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
54.271685818,S1-C3,Frontend_Bound,25.79,% Slots,,,0.00,5.32,
54.271685818,S1-C3,Backend_Bound,50.69,% Slots,,,0.00,5.32,
54.271685818,S1-C3,Retiring,30.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
54.271685818,S1-C3,Frontend_Bound.Frontend_Latency,20.46,% Slots,,rs_events.empty_end,0.00,5.31,
54.271685818,S1-C3,Backend_Bound.Memory_Bound,14.38,% Slots,,,0.00,5.05,
54.271685818,S1-C3,Backend_Bound.Core_Bound,36.31,% Slots,,,0.00,5.05,<==
54.271685818,S1-C3,Retiring.Microcode_Sequencer,8.40,% Slots,,idq.ms_uops,0.00,5.32,
54.271685818,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.31,
54.271685818,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
54.271685818,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.37,% Clocks,,idq.ms_switches,0.00,5.31,
54.271685818,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
54.271685818,S1-C4,Frontend_Bound,35.53,% Slots,,,0.00,5.31,
54.271685818,S1-C4,Backend_Bound,41.07,% Slots,,,0.00,5.31,
54.271685818,S1-C4,Retiring,33.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
54.271685818,S1-C4,Frontend_Bound.Frontend_Latency,19.39,% Slots,,rs_events.empty_end,0.00,5.31,
54.271685818,S1-C4,Backend_Bound.Memory_Bound,13.17,% Slots,,,0.00,5.05,
54.271685818,S1-C4,Backend_Bound.Core_Bound,27.90,% Slots,,,0.00,5.05,<==
54.271685818,S1-C4,Retiring.Microcode_Sequencer,9.08,% Slots,,idq.ms_uops,0.00,5.31,
54.271685818,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
54.271685818,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.28,% Clocks,,idq.ms_switches,0.00,5.32,
54.271685818,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
54.271685818,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
54.271685818,S1-C5,Frontend_Bound,33.19,% Slots,,,0.00,5.31,
54.271685818,S1-C5,Backend_Bound,33.09,% Slots,,,0.00,5.31,
54.271685818,S1-C5,Retiring,25.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
54.271685818,S1-C5,Frontend_Bound.Frontend_Latency,23.17,% Slots,,rs_events.empty_end,0.00,5.3,
54.271685818,S1-C5,Backend_Bound.Core_Bound,62.35,% Slots,,,0.00,5.05,
54.271685818,S1-C5,Retiring.Microcode_Sequencer,6.62,% Slots,,idq.ms_uops,0.00,5.32,
54.271685818,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.73,% Clocks,,idq.ms_switches,0.00,5.32,<==
54.271685818,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
54.271685818,S1-C6,Frontend_Bound,34.43,% Slots,,,0.00,5.31,
54.271685818,S1-C6,Backend_Bound,41.95,% Slots,,,0.00,5.31,
54.271685818,S1-C6,Retiring,31.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
54.271685818,S1-C6,Frontend_Bound.Frontend_Latency,31.59,% Slots,,rs_events.empty_end,0.00,5.31,
54.271685818,S1-C6,Backend_Bound.Memory_Bound,30.55,% Slots,,,0.00,5.05,
54.271685818,S1-C6,Backend_Bound.Core_Bound,11.40,% Slots,,,0.00,5.05,
54.271685818,S1-C6,Retiring.Microcode_Sequencer,7.81,% Slots,,idq.ms_uops,0.00,5.32,
54.271685818,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.65,% Clocks,,idq.ms_switches,0.00,5.32,
54.271685818,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,<==
54.271685818,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
54.271685818,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
54.271685818,S1-C7,Frontend_Bound,32.98,% Slots,,,0.00,5.32,
54.271685818,S1-C7,Backend_Bound,42.95,% Slots,,,0.00,5.32,
54.271685818,S1-C7,Retiring,26.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
54.271685818,S1-C7,Frontend_Bound.Frontend_Latency,40.37,% Slots,,rs_events.empty_end,0.00,5.31,
54.271685818,S1-C7,Backend_Bound.Memory_Bound,33.46,% Slots,,,0.00,5.05,
54.271685818,S1-C7,Retiring.Microcode_Sequencer,8.27,% Slots,,idq.ms_uops,0.00,5.32,
54.271685818,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.76,% Clocks,,idq.ms_switches,0.00,5.32,
54.271685818,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,<==
54.271685818,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
54.271685818,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
54.271685818,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
54.271685818,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
54.271685818,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
54.271685818,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
54.271685818,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
54.271685818,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
54.271685818,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
54.271685818,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
54.271685818,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
54.271685818,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
54.271685818,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
54.271685818,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
54.271685818,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
54.271685818,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
54.271685818,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
55.698661114,S0-C0,Frontend_Bound,39.41,% Slots,,,0.00,5.33,
55.698661114,S0-C0,Bad_Speculation,13.05,% Slots,,,0.00,5.33,
55.698661114,S0-C0,Backend_Bound,17.55,% Slots,,,0.00,5.33,
55.698661114,S0-C0,Frontend_Bound.Frontend_Latency,25.26,% Slots,,rs_events.empty_end,0.00,5.32,
55.698661114,S0-C0,Bad_Speculation.Branch_Mispredicts,12.96,% Slots,,br_misp_retired.all_branches,0.00,5.33,
55.698661114,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.05,
55.698661114,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,<==
55.698661114,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
55.698661114,S0-C1,Frontend_Bound,30.63,% Slots,,,0.00,5.32,
55.698661114,S0-C1,Bad_Speculation,14.41,% Slots,,,0.00,5.32,
55.698661114,S0-C1,Backend_Bound,25.35,% Slots,,,0.00,5.32,
55.698661114,S0-C1,Frontend_Bound.Frontend_Latency,22.09,% Slots,,rs_events.empty_end,0.00,5.32,<==
55.698661114,S0-C1,Bad_Speculation.Branch_Mispredicts,14.19,% Slots,,br_misp_retired.all_branches,0.00,5.32,
55.698661114,S0-C1,Backend_Bound.Memory_Bound,15.17,% Slots,,,0.00,5.32,
55.698661114,S0-C1,Backend_Bound.Core_Bound,10.19,% Slots,,,0.00,5.32,
55.698661114,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.98,% Clocks,,,0.00,5.05,
55.698661114,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
55.698661114,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
55.698661114,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
55.698661114,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.21,% Clocks,,,0.00,5.16,
55.698661114,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
55.698661114,S0-C2,Frontend_Bound,42.10,% Slots,,,0.00,5.33,
55.698661114,S0-C2,Bad_Speculation,14.20,% Slots,,,0.00,5.33,
55.698661114,S0-C2,Backend_Bound,25.10,% Slots,,,0.00,5.33,
55.698661114,S0-C2,Retiring,18.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
55.698661114,S0-C2,Frontend_Bound.Frontend_Latency,42.97,% Slots,,rs_events.empty_end,0.00,5.32,<==
55.698661114,S0-C2,Bad_Speculation.Branch_Mispredicts,13.43,% Slots,,br_misp_retired.all_branches,0.00,5.33,
55.698661114,S0-C2,Backend_Bound.Core_Bound,33.57,% Slots,,,0.00,5.32,
55.698661114,S0-C2,Retiring.Microcode_Sequencer,6.62,% Slots,,idq.ms_uops,0.00,5.05,
55.698661114,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.05,
55.698661114,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
55.698661114,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.50,% Clocks,,idq.ms_switches,0.00,5.05,
55.698661114,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.29,% Clocks,,,0.00,5.15,
55.698661114,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
55.698661114,S0-C3,Frontend_Bound,26.61,% Slots,,,0.00,5.33,
55.698661114,S0-C3,Backend_Bound,44.05,% Slots,,,0.00,5.33,
55.698661114,S0-C3,Retiring,32.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
55.698661114,S0-C3,Frontend_Bound.Frontend_Latency,29.47,% Slots,,rs_events.empty_end,0.00,5.32,
55.698661114,S0-C3,Backend_Bound.Core_Bound,75.14,% Slots,,,0.00,5.32,
55.698661114,S0-C3,Retiring.Microcode_Sequencer,2.48,% Slots,,idq.ms_uops,0.00,5.05,
55.698661114,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.01,% Clocks,,,0.00,5.05,
55.698661114,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
55.698661114,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.09,% Clocks,,idq.ms_switches,0.00,5.05,
55.698661114,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.99,% Clocks,,,0.00,5.15,<==
55.698661114,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
55.698661114,S0-C4,Frontend_Bound,42.25,% Slots,,,0.00,5.33,
55.698661114,S0-C4,Backend_Bound,33.76,% Slots,,,0.00,5.33,
55.698661114,S0-C4,Retiring,24.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
55.698661114,S0-C4,Frontend_Bound.Frontend_Latency,43.91,% Slots,,rs_events.empty_end,0.00,5.33,
55.698661114,S0-C4,Backend_Bound.Memory_Bound,97.72,% Slots,,,0.00,5.33,
55.698661114,S0-C4,Retiring.Microcode_Sequencer,3.14,% Slots,,idq.ms_uops,0.00,5.05,
55.698661114,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.46,% Clocks,,,0.00,5.05,
55.698661114,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,<==
55.698661114,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.76,% Clocks,,idq.ms_switches,0.00,5.05,
55.698661114,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
55.698661114,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
55.698661114,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
55.698661114,S0-C5,Frontend_Bound,36.65,% Slots,,,0.00,5.33,
55.698661114,S0-C5,Backend_Bound,39.18,% Slots,,,0.00,5.33,
55.698661114,S0-C5,Frontend_Bound.Frontend_Latency,52.49,% Slots,,rs_events.empty_end,0.00,5.33,
55.698661114,S0-C5,Backend_Bound.Memory_Bound,12.78,% Slots,,,0.00,5.33,
55.698661114,S0-C5,Backend_Bound.Core_Bound,26.39,% Slots,,,0.00,5.33,
55.698661114,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
55.698661114,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
55.698661114,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.99,% Clocks,,,0.00,5.15,<==
55.698661114,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
55.698661114,S0-C6,Frontend_Bound,22.46,% Slots,,,0.00,5.33,
55.698661114,S0-C6,Backend_Bound,38.85,% Slots,,,0.00,5.33,
55.698661114,S0-C6,Retiring,29.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
55.698661114,S0-C6,Frontend_Bound.Frontend_Latency,25.58,% Slots,,rs_events.empty_end,0.00,5.33,
55.698661114,S0-C6,Backend_Bound.Core_Bound,53.41,% Slots,,,0.00,5.33,
55.698661114,S0-C6,Retiring.Microcode_Sequencer,3.20,% Slots,,idq.ms_uops,0.00,5.05,
55.698661114,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.41,% Clocks,,,0.00,5.05,
55.698661114,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
55.698661114,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.04,% Clocks,,idq.ms_switches,0.00,5.05,
55.698661114,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.12,% Clocks,,,0.00,5.16,<==
55.698661114,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
55.698661114,S0-C7,Frontend_Bound,38.84,% Slots,,,0.00,5.33,
55.698661114,S0-C7,Backend_Bound,37.17,% Slots,,,0.00,5.33,
55.698661114,S0-C7,Frontend_Bound.Frontend_Latency,79.46,% Slots,,rs_events.empty_end,0.00,5.32,
55.698661114,S0-C7,Backend_Bound.Core_Bound,72.26,% Slots,,,0.00,5.32,
55.698661114,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.05,
55.698661114,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,<==
55.698661114,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.40,% Clocks,,,0.00,5.16,
55.698661114,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
55.698661114,S1-C0,Frontend_Bound,28.06,% Slots,,,0.00,5.33,
55.698661114,S1-C0,Backend_Bound,41.18,% Slots,,,0.00,5.33,
55.698661114,S1-C0,Retiring,17.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
55.698661114,S1-C0,Frontend_Bound.Frontend_Latency,34.31,% Slots,,rs_events.empty_end,0.00,5.33,
55.698661114,S1-C0,Backend_Bound.Core_Bound,46.87,% Slots,,,0.00,5.33,
55.698661114,S1-C0,Retiring.Microcode_Sequencer,13.58,% Slots,,idq.ms_uops,0.00,5.05,
55.698661114,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.05,
55.698661114,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
55.698661114,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.37,% Clocks,,idq.ms_switches,0.00,5.05,
55.698661114,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.77,% Clocks,,,0.00,5.16,<==
55.698661114,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
55.698661114,S1-C1,Frontend_Bound,31.84,% Slots,,,0.00,5.33,<==
55.698661114,S1-C1,Backend_Bound,18.48,% Slots,,,0.00,5.33,
55.698661114,S1-C1,Frontend_Bound.Frontend_Latency,17.09,% Slots,,rs_events.empty_end,0.00,5.33,
55.698661114,S1-C1,Frontend_Bound.Frontend_Bandwidth,19.04,% Slots,,,0.00,5.32,
55.698661114,S1-C1,Backend_Bound.Memory_Bound,13.12,% Slots,,,0.00,5.33,
55.698661114,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.27,% Clocks,,,0.00,5.05,
55.698661114,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
55.698661114,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
55.698661114,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
55.698661114,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
55.698661114,S1-C2,Backend_Bound,46.39,% Slots,,,0.00,5.33,
55.698661114,S1-C2,Backend_Bound.Core_Bound,54.47,% Slots,,,0.00,5.33,
55.698661114,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.94,% Clocks,,,0.00,5.22,<==
55.698661114,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
55.698661114,S1-C3,Frontend_Bound,36.50,% Slots,,,0.00,5.33,
55.698661114,S1-C3,Backend_Bound,38.44,% Slots,,,0.00,5.33,
55.698661114,S1-C3,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
55.698661114,S1-C3,Frontend_Bound.Frontend_Latency,31.20,% Slots,,rs_events.empty_end,0.00,5.33,
55.698661114,S1-C3,Backend_Bound.Memory_Bound,24.87,% Slots,,,0.00,5.33,
55.698661114,S1-C3,Backend_Bound.Core_Bound,13.57,% Slots,,,0.00,5.33,
55.698661114,S1-C3,Retiring.Microcode_Sequencer,12.99,% Slots,,idq.ms_uops,0.00,5.05,
55.698661114,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.05,
55.698661114,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
55.698661114,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.33,% Clocks,,idq.ms_switches,0.00,5.05,
55.698661114,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
55.698661114,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
55.698661114,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
55.698661114,S1-C4,Frontend_Bound,40.56,% Slots,,,0.00,5.32,
55.698661114,S1-C4,Bad_Speculation,11.37,% Slots,,,0.00,5.32,
55.698661114,S1-C4,Backend_Bound,22.13,% Slots,,,0.00,5.32,
55.698661114,S1-C4,Frontend_Bound.Frontend_Latency,34.74,% Slots,,rs_events.empty_end,0.00,5.32,
55.698661114,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.42,% Slots,,,0.00,5.32,
55.698661114,S1-C4,Bad_Speculation.Branch_Mispredicts,11.19,% Slots,,br_misp_retired.all_branches,0.00,5.32,
55.698661114,S1-C4,Backend_Bound.Memory_Bound,23.84,% Slots,,,0.00,5.32,
55.698661114,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
55.698661114,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.97,% Core_Clocks,,,0.00,5.33,
55.698661114,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.34,% Core_Clocks,,,0.00,5.33,
55.698661114,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
55.698661114,S1-C5,Frontend_Bound,31.72,% Slots,,,0.00,5.33,<==
55.698661114,S1-C5,Backend_Bound,30.82,% Slots,,,0.00,5.33,
55.698661114,S1-C5,Retiring,19.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
55.698661114,S1-C5,Frontend_Bound.Frontend_Latency,30.83,% Slots,,rs_events.empty_end,0.00,5.33,
55.698661114,S1-C5,Frontend_Bound.Frontend_Bandwidth,27.65,% Slots,,,0.00,5.33,
55.698661114,S1-C5,Backend_Bound.Memory_Bound,23.54,% Slots,,,0.00,5.33,
55.698661114,S1-C5,Retiring.Microcode_Sequencer,15.62,% Slots,,idq.ms_uops,0.00,5.05,
55.698661114,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.05,
55.698661114,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
55.698661114,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.12,% Clocks,,idq.ms_switches,0.00,5.05,
55.698661114,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.14,% Core_Clocks,,,0.00,5.33,
55.698661114,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,49.45,% Core_Clocks,,,0.00,5.33,
55.698661114,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,19.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
55.698661114,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
55.698661114,S1-C6,Frontend_Bound,29.65,% Slots,,,0.00,5.33,
55.698661114,S1-C6,Backend_Bound,41.94,% Slots,,,0.00,5.33,
55.698661114,S1-C6,Retiring,36.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
55.698661114,S1-C6,Frontend_Bound.Frontend_Latency,37.81,% Slots,,rs_events.empty_end,0.00,5.33,
55.698661114,S1-C6,Backend_Bound.Core_Bound,52.08,% Slots,,,0.00,5.33,
55.698661114,S1-C6,Retiring.Microcode_Sequencer,1.74,% Slots,,idq.ms_uops,0.00,5.05,
55.698661114,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.05,
55.698661114,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
55.698661114,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.98,% Clocks,,idq.ms_switches,0.00,5.05,
55.698661114,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.49,% Clocks,,,0.00,5.17,<==
55.698661114,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
55.698661114,S1-C7,Frontend_Bound,25.61,% Slots,,,0.00,5.33,
55.698661114,S1-C7,Backend_Bound,49.24,% Slots,,,0.00,5.33,
55.698661114,S1-C7,Retiring,18.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
55.698661114,S1-C7,Frontend_Bound.Frontend_Latency,16.73,% Slots,,rs_events.empty_end,0.00,5.33,
55.698661114,S1-C7,Frontend_Bound.Frontend_Bandwidth,41.43,% Slots,,,0.00,5.33,
55.698661114,S1-C7,Backend_Bound.Memory_Bound,84.12,% Slots,,,0.00,5.33,
55.698661114,S1-C7,Retiring.Microcode_Sequencer,13.42,% Slots,,idq.ms_uops,0.00,5.05,
55.698661114,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.05,
55.698661114,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
55.698661114,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.25,% Clocks,,idq.ms_switches,0.00,5.05,
55.698661114,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.46,% Core_Clocks,,,0.00,5.33,
55.698661114,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
55.698661114,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
55.698661114,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
55.698661114,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
55.698661114,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
55.698661114,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
55.698661114,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
55.698661114,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
55.698661114,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
55.698661114,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
55.698661114,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
55.698661114,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
55.698661114,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
55.698661114,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
55.698661114,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
55.698661114,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
55.698661114,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
55.698661114,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
57.185943527,S0-C0,Frontend_Bound,29.74,% Slots,,,0.00,5.1,<==
57.185943527,S0-C0,Bad_Speculation,16.10,% Slots,,,0.00,5.1,
57.185943527,S0-C0,Backend_Bound,18.02,% Slots,,,0.00,5.1,
57.185943527,S0-C0,Frontend_Bound.Frontend_Latency,17.35,% Slots,,rs_events.empty_end,0.00,5.1,
57.185943527,S0-C0,Frontend_Bound.Frontend_Bandwidth,20.85,% Slots,,,0.00,5.09,
57.185943527,S0-C0,Bad_Speculation.Branch_Mispredicts,15.71,% Slots,,br_misp_retired.all_branches,0.00,5.1,
57.185943527,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.37,
57.185943527,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
57.185943527,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.73,% Core_Clocks,,,0.00,5.13,
57.185943527,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.59,% Core_Clocks,,,0.00,5.1,
57.185943527,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
57.185943527,S0-C1,Frontend_Bound,24.39,% Slots,,,0.00,5.1,<==
57.185943527,S0-C1,Bad_Speculation,14.49,% Slots,,,0.00,5.1,
57.185943527,S0-C1,Backend_Bound,23.87,% Slots,,,0.00,5.1,
57.185943527,S0-C1,Frontend_Bound.Frontend_Latency,16.14,% Slots,,rs_events.empty_end,0.00,5.09,
57.185943527,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.60,% Slots,,,0.00,5.1,
57.185943527,S0-C1,Bad_Speculation.Branch_Mispredicts,14.34,% Slots,,br_misp_retired.all_branches,0.00,5.1,
57.185943527,S0-C1,Backend_Bound.Memory_Bound,26.16,% Slots,,,0.00,5.09,
57.185943527,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
57.185943527,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.25,% Core_Clocks,,,0.00,5.13,
57.185943527,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.88,% Core_Clocks,,,0.00,5.1,
57.185943527,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
57.185943527,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
57.185943527,S0-C2,Frontend_Bound,31.68,% Slots,,,0.00,5.1,<==
57.185943527,S0-C2,Bad_Speculation,11.65,% Slots,,,0.00,5.1,
57.185943527,S0-C2,Backend_Bound,27.63,% Slots,,,0.00,5.1,
57.185943527,S0-C2,Frontend_Bound.Frontend_Latency,19.18,% Slots,,rs_events.empty_end,0.00,5.09,
57.185943527,S0-C2,Frontend_Bound.Frontend_Bandwidth,18.60,% Slots,,,0.00,5.1,
57.185943527,S0-C2,Bad_Speculation.Branch_Mispredicts,11.27,% Slots,,br_misp_retired.all_branches,0.00,5.1,
57.185943527,S0-C2,Backend_Bound.Memory_Bound,13.34,% Slots,,,0.00,5.09,
57.185943527,S0-C2,Backend_Bound.Core_Bound,14.30,% Slots,,,0.00,5.09,
57.185943527,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.37,
57.185943527,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
57.185943527,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.40,% Core_Clocks,,,0.00,5.13,
57.185943527,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.06,% Core_Clocks,,,0.00,5.1,
57.185943527,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
57.185943527,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.96,% Clocks,,,0.00,5.1,
57.185943527,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
57.185943527,S0-C3,Frontend_Bound,31.10,% Slots,,,0.00,5.11,
57.185943527,S0-C3,Bad_Speculation,22.17,% Slots,,,0.00,5.11,
57.185943527,S0-C3,Backend_Bound,18.95,% Slots,,,0.00,5.11,
57.185943527,S0-C3,Retiring,25.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
57.185943527,S0-C3,Frontend_Bound.Frontend_Latency,27.83,% Slots,,rs_events.empty_end,0.00,5.09,<==
57.185943527,S0-C3,Bad_Speculation.Branch_Mispredicts,20.34,% Slots,,br_misp_retired.all_branches,0.00,5.11,
57.185943527,S0-C3,Backend_Bound.Memory_Bound,12.27,% Slots,,,0.00,5.09,
57.185943527,S0-C3,Retiring.Microcode_Sequencer,3.13,% Slots,,idq.ms_uops,0.00,5.37,
57.185943527,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
57.185943527,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.09,% Clocks,,idq.ms_switches,0.00,5.37,
57.185943527,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
57.185943527,S0-C4,Frontend_Bound,32.93,% Slots,,,0.00,5.1,
57.185943527,S0-C4,Bad_Speculation,17.93,% Slots,,,0.00,5.1,
57.185943527,S0-C4,Backend_Bound,17.79,% Slots,,,0.00,5.1,
57.185943527,S0-C4,Frontend_Bound.Frontend_Latency,35.05,% Slots,,rs_events.empty_end,0.00,5.09,
57.185943527,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.49,% Slots,,,0.00,5.1,
57.185943527,S0-C4,Bad_Speculation.Branch_Mispredicts,16.68,% Slots,,br_misp_retired.all_branches,0.00,5.1,
57.185943527,S0-C4,Backend_Bound.Core_Bound,26.85,% Slots,,,0.00,5.09,
57.185943527,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.37,
57.185943527,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
57.185943527,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.64,% Core_Clocks,,,0.00,5.13,
57.185943527,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.10,% Core_Clocks,,,0.00,5.1,
57.185943527,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.97,% Clocks,,,0.00,5.11,
57.185943527,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
57.185943527,S0-C5,Frontend_Bound,29.52,% Slots,,,0.00,5.1,
57.185943527,S0-C5,Bad_Speculation,14.99,% Slots,,,0.00,5.1,
57.185943527,S0-C5,Backend_Bound,23.70,% Slots,,,0.00,5.1,
57.185943527,S0-C5,Retiring,27.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
57.185943527,S0-C5,Frontend_Bound.Frontend_Latency,25.22,% Slots,,rs_events.empty_end,0.00,5.09,
57.185943527,S0-C5,Bad_Speculation.Branch_Mispredicts,14.63,% Slots,,br_misp_retired.all_branches,0.00,5.1,
57.185943527,S0-C5,Backend_Bound.Core_Bound,15.14,% Slots,,,0.00,5.09,
57.185943527,S0-C5,Retiring.Microcode_Sequencer,2.37,% Slots,,idq.ms_uops,0.00,5.36,
57.185943527,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.37,
57.185943527,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
57.185943527,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.14,% Clocks,,idq.ms_switches,0.00,5.37,
57.185943527,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.63,% Clocks,,,0.00,5.1,
57.185943527,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
57.185943527,S0-C6,Frontend_Bound,31.63,% Slots,,,0.00,5.09,
57.185943527,S0-C6,Bad_Speculation,15.30,% Slots,,,0.00,5.09,
57.185943527,S0-C6,Backend_Bound,27.45,% Slots,,,0.00,5.09,
57.185943527,S0-C6,Retiring,28.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
57.185943527,S0-C6,Frontend_Bound.Frontend_Latency,24.52,% Slots,,rs_events.empty_end,0.00,5.09,
57.185943527,S0-C6,Frontend_Bound.Frontend_Bandwidth,46.64,% Slots,,,0.00,5.09,<==
57.185943527,S0-C6,Bad_Speculation.Branch_Mispredicts,14.89,% Slots,,br_misp_retired.all_branches,0.00,5.09,
57.185943527,S0-C6,Backend_Bound.Memory_Bound,26.56,% Slots,,,0.00,5.09,
57.185943527,S0-C6,Retiring.Microcode_Sequencer,2.77,% Slots,,idq.ms_uops,0.00,5.37,
57.185943527,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
57.185943527,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.83,% Clocks,,idq.ms_switches,0.00,5.37,
57.185943527,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.62,% Core_Clocks,,,0.00,5.13,
57.185943527,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.74,% Core_Clocks,,,0.00,5.1,
57.185943527,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
57.185943527,S0-C7,Frontend_Bound,34.30,% Slots,,,0.00,5.09,
57.185943527,S0-C7,Bad_Speculation,22.12,% Slots,,,0.00,5.09,
57.185943527,S0-C7,Backend_Bound,16.86,% Slots,,,0.00,5.09,
57.185943527,S0-C7,Retiring,31.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
57.185943527,S0-C7,Frontend_Bound.Frontend_Latency,32.82,% Slots,,rs_events.empty_end,0.00,5.09,<==
57.185943527,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.54,% Slots,,,0.00,5.09,
57.185943527,S0-C7,Bad_Speculation.Branch_Mispredicts,20.70,% Slots,,br_misp_retired.all_branches,0.00,5.09,
57.185943527,S0-C7,Backend_Bound.Core_Bound,28.41,% Slots,,,0.00,5.09,
57.185943527,S0-C7,Retiring.Microcode_Sequencer,3.35,% Slots,,idq.ms_uops,0.00,5.37,
57.185943527,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
57.185943527,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.96,% Clocks,,idq.ms_switches,0.00,5.36,
57.185943527,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.42,% Core_Clocks,,,0.00,5.13,
57.185943527,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.81,% Core_Clocks,,,0.00,5.1,
57.185943527,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.76,% Clocks,,,0.00,5.1,
57.185943527,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
57.185943527,S1-C0,Frontend_Bound,30.42,% Slots,,,0.00,5.1,
57.185943527,S1-C0,Backend_Bound,38.68,% Slots,,,0.00,5.1,
57.185943527,S1-C0,Retiring,28.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
57.185943527,S1-C0,Frontend_Bound.Frontend_Latency,33.19,% Slots,,rs_events.empty_end,0.00,5.09,
57.185943527,S1-C0,Backend_Bound.Memory_Bound,16.58,% Slots,,,0.00,5.09,
57.185943527,S1-C0,Backend_Bound.Core_Bound,22.10,% Slots,,,0.00,5.09,<==
57.185943527,S1-C0,Retiring.Microcode_Sequencer,3.23,% Slots,,idq.ms_uops,0.00,5.37,
57.185943527,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
57.185943527,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.31,% Clocks,,idq.ms_switches,0.00,5.37,
57.185943527,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
57.185943527,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
57.185943527,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
57.185943527,S1-C1,Frontend_Bound,35.17,% Slots,,,0.00,5.1,
57.185943527,S1-C1,Bad_Speculation,11.24,% Slots,,,0.00,5.1,
57.185943527,S1-C1,Backend_Bound,14.43,% Slots,,,0.00,5.1,
57.185943527,S1-C1,Retiring,40.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
57.185943527,S1-C1,Frontend_Bound.Frontend_Latency,21.65,% Slots,,rs_events.empty_end,0.00,5.1,
57.185943527,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.96,% Slots,,,0.00,5.1,
57.185943527,S1-C1,Bad_Speculation.Branch_Mispredicts,10.82,% Slots,,br_misp_retired.all_branches,0.00,5.1,
57.185943527,S1-C1,Retiring.Microcode_Sequencer,3.09,% Slots,,idq.ms_uops,0.00,5.37,<==
57.185943527,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
57.185943527,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.98,% Clocks,,idq.ms_switches,0.00,5.36,
57.185943527,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
57.185943527,S1-C2,Frontend_Bound,34.45,% Slots,,,0.00,5.09,
57.185943527,S1-C2,Backend_Bound,37.61,% Slots,,,0.00,5.09,
57.185943527,S1-C2,Retiring,21.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
57.185943527,S1-C2,Frontend_Bound.Frontend_Latency,76.81,% Slots,,rs_events.empty_end,0.00,5.09,
57.185943527,S1-C2,Backend_Bound.Memory_Bound,23.19,% Slots,,,0.00,5.09,
57.185943527,S1-C2,Backend_Bound.Core_Bound,14.42,% Slots,,,0.00,5.09,
57.185943527,S1-C2,Retiring.Microcode_Sequencer,8.08,% Slots,,idq.ms_uops,0.00,5.37,
57.185943527,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.07,% Clocks,,,0.00,5.36,
57.185943527,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
57.185943527,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.20,% Clocks,,idq.ms_switches,0.00,5.36,
57.185943527,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,22.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
57.185943527,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
57.185943527,S1-C3,Frontend_Bound,36.45,% Slots,,,0.00,5.1,
57.185943527,S1-C3,Bad_Speculation,12.76,% Slots,,,0.00,5.1,
57.185943527,S1-C3,Backend_Bound,26.13,% Slots,,,0.00,5.1,
57.185943527,S1-C3,Retiring,29.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
57.185943527,S1-C3,Frontend_Bound.Frontend_Latency,50.50,% Slots,,rs_events.empty_end,0.00,5.1,<==
57.185943527,S1-C3,Bad_Speculation.Branch_Mispredicts,11.77,% Slots,,br_misp_retired.all_branches,0.00,5.1,
57.185943527,S1-C3,Backend_Bound.Core_Bound,17.98,% Slots,,,0.00,5.1,
57.185943527,S1-C3,Retiring.Microcode_Sequencer,4.71,% Slots,,idq.ms_uops,0.00,5.37,
57.185943527,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.05,% Clocks,,,0.00,5.37,
57.185943527,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
57.185943527,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.88,% Clocks,,idq.ms_switches,0.00,5.37,
57.185943527,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
57.185943527,S1-C4,Frontend_Bound,34.73,% Slots,,,0.00,5.1,
57.185943527,S1-C4,Backend_Bound,42.51,% Slots,,,0.00,5.1,
57.185943527,S1-C4,Retiring,28.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
57.185943527,S1-C4,Frontend_Bound.Frontend_Latency,100.60,% Slots,,rs_events.empty_end,0.00,5.09,
57.185943527,S1-C4,Backend_Bound.Memory_Bound,14.09,% Slots,,,0.00,5.09,
57.185943527,S1-C4,Backend_Bound.Core_Bound,28.42,% Slots,,,0.00,5.09,
57.185943527,S1-C4,Retiring.Microcode_Sequencer,4.16,% Slots,,idq.ms_uops,0.00,5.37,
57.185943527,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
57.185943527,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.26,% Clocks,,idq.ms_switches,0.00,5.36,
57.185943527,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
57.185943527,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.70,% Clocks,,,0.00,5.1,<==
57.185943527,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
57.185943527,S1-C5,Bad_Speculation,10.56,% Slots,,,0.00,5.1,
57.185943527,S1-C5,Bad_Speculation.Branch_Mispredicts,10.26,% Slots,,br_misp_retired.all_branches,0.00,5.1,
57.185943527,S1-C5,Backend_Bound,40.11,% Slots,,,0.00,5.1,
57.185943527,S1-C5,Backend_Bound.Memory_Bound,12.93,% Slots,,,0.00,5.09,
57.185943527,S1-C5,Backend_Bound.Core_Bound,27.17,% Slots,,,0.00,5.09,<==
57.185943527,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
57.185943527,S1-C6,Frontend_Bound,25.58,% Slots,,,0.00,5.1,<==
57.185943527,S1-C6,Bad_Speculation,19.21,% Slots,,,0.00,5.1,
57.185943527,S1-C6,Backend_Bound,22.63,% Slots,,,0.00,5.1,
57.185943527,S1-C6,Bad_Speculation.Branch_Mispredicts,18.77,% Slots,,br_misp_retired.all_branches,0.00,5.1,
57.185943527,S1-C6,Backend_Bound.Core_Bound,14.90,% Slots,,,0.00,5.1,
57.185943527,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
57.185943527,S1-C7,Bad_Speculation,24.40,% Slots,,,0.00,5.1,
57.185943527,S1-C7,Bad_Speculation.Branch_Mispredicts,23.90,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
57.185943527,S1-C7,Backend_Bound,20.66,% Slots,,,0.00,5.1,
57.185943527,S1-C7,Backend_Bound.Memory_Bound,17.16,% Slots,,,0.00,5.09,
57.185943527,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
57.185943527,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
57.185943527,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
57.185943527,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
57.185943527,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
57.185943527,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
57.185943527,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
57.185943527,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
57.185943527,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
57.185943527,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
57.185943527,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
57.185943527,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
57.185943527,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
57.185943527,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
57.185943527,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
57.185943527,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
57.185943527,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
57.185943527,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
58.619664316,S0-C0,Frontend_Bound,30.42,% Slots,,,0.00,5.31,<==
58.619664316,S0-C0,Bad_Speculation,13.99,% Slots,,,0.00,5.31,
58.619664316,S0-C0,Backend_Bound,23.03,% Slots,,,0.00,5.31,
58.619664316,S0-C0,Frontend_Bound.Frontend_Latency,28.49,% Slots,,rs_events.empty_end,0.00,5.31,
58.619664316,S0-C0,Frontend_Bound.Frontend_Bandwidth,31.30,% Slots,,,0.00,5.31,
58.619664316,S0-C0,Bad_Speculation.Branch_Mispredicts,13.80,% Slots,,br_misp_retired.all_branches,0.00,5.03,
58.619664316,S0-C0,Backend_Bound.Memory_Bound,20.93,% Slots,,,0.00,5.31,
58.619664316,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.31,
58.619664316,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
58.619664316,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.62,% Core_Clocks,,,0.00,5.26,
58.619664316,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.76,% Core_Clocks,,,0.00,5.32,
58.619664316,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
58.619664316,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
58.619664316,S0-C1,Bad_Speculation,16.43,% Slots,,,0.00,5.31,
58.619664316,S0-C1,Bad_Speculation.Branch_Mispredicts,16.26,% Slots,,br_misp_retired.all_branches,0.00,5.03,
58.619664316,S0-C1,Backend_Bound,33.81,% Slots,,,0.00,5.31,
58.619664316,S0-C1,Backend_Bound.Memory_Bound,14.34,% Slots,,,0.00,5.31,
58.619664316,S0-C1,Backend_Bound.Core_Bound,19.47,% Slots,,,0.00,5.31,<==
58.619664316,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
58.619664316,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
58.619664316,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
58.619664316,S0-C2,Backend_Bound,40.21,% Slots,,,0.00,5.31,<==
58.619664316,S0-C2,Backend_Bound.Memory_Bound,18.64,% Slots,,,0.00,5.31,
58.619664316,S0-C2,Backend_Bound.Core_Bound,21.57,% Slots,,,0.00,5.31,
58.619664316,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
58.619664316,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.92,% Clocks,,,0.00,5.3,
58.619664316,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
58.619664316,S0-C3,Frontend_Bound,27.18,% Slots,,,0.00,5.31,
58.619664316,S0-C3,Backend_Bound,43.55,% Slots,,,0.00,5.31,
58.619664316,S0-C3,Frontend_Bound.Frontend_Latency,26.16,% Slots,,rs_events.empty_end,0.00,5.31,
58.619664316,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.50,% Slots,,,0.00,5.31,
58.619664316,S0-C3,Backend_Bound.Core_Bound,54.91,% Slots,,,0.00,5.31,
58.619664316,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
58.619664316,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.49,% Core_Clocks,,,0.00,5.26,
58.619664316,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.20,% Core_Clocks,,,0.00,5.31,
58.619664316,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.39,% Clocks,,,0.00,5.29,<==
58.619664316,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
58.619664316,S0-C4,Bad_Speculation,11.94,% Slots,,,0.00,5.31,
58.619664316,S0-C4,Bad_Speculation.Branch_Mispredicts,11.84,% Slots,,br_misp_retired.all_branches,0.00,5.03,
58.619664316,S0-C4,Backend_Bound,36.20,% Slots,,,0.00,5.31,
58.619664316,S0-C4,Backend_Bound.Memory_Bound,77.43,% Slots,,,0.00,5.31,
58.619664316,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,16.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,<==
58.619664316,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
58.619664316,S0-C5,Frontend_Bound,24.56,% Slots,,,0.00,5.3,
58.619664316,S0-C5,Bad_Speculation,10.53,% Slots,,,0.00,5.3,
58.619664316,S0-C5,Backend_Bound,37.34,% Slots,,,0.00,5.3,
58.619664316,S0-C5,Frontend_Bound.Frontend_Latency,16.40,% Slots,,rs_events.empty_end,0.00,5.3,
58.619664316,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.90,% Slots,,,0.00,5.3,
58.619664316,S0-C5,Bad_Speculation.Branch_Mispredicts,10.41,% Slots,,br_misp_retired.all_branches,0.00,5.04,
58.619664316,S0-C5,Backend_Bound.Memory_Bound,30.75,% Slots,,,0.00,5.3,
58.619664316,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.32,
58.619664316,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
58.619664316,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.31,% Core_Clocks,,,0.00,5.26,
58.619664316,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.65,% Core_Clocks,,,0.00,5.31,
58.619664316,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,<==
58.619664316,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
58.619664316,S0-C6,Frontend_Bound,31.74,% Slots,,,0.00,5.31,
58.619664316,S0-C6,Bad_Speculation,18.11,% Slots,,,0.00,5.31,
58.619664316,S0-C6,Backend_Bound,18.28,% Slots,,,0.00,5.31,
58.619664316,S0-C6,Retiring,32.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
58.619664316,S0-C6,Frontend_Bound.Frontend_Latency,26.59,% Slots,,rs_events.empty_end,0.00,5.31,
58.619664316,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.54,% Slots,,,0.00,5.31,
58.619664316,S0-C6,Bad_Speculation.Branch_Mispredicts,17.76,% Slots,,br_misp_retired.all_branches,0.00,5.03,
58.619664316,S0-C6,Backend_Bound.Core_Bound,19.98,% Slots,,,0.00,5.31,
58.619664316,S0-C6,Retiring.Microcode_Sequencer,1.99,% Slots,,idq.ms_uops,0.00,5.31,<==
58.619664316,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.32,
58.619664316,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
58.619664316,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.87,% Clocks,,idq.ms_switches,0.00,5.32,
58.619664316,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.04,% Core_Clocks,,,0.00,5.26,
58.619664316,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.15,% Clocks,,,0.00,5.29,
58.619664316,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
58.619664316,S0-C7,Frontend_Bound,24.22,% Slots,,,0.00,5.31,
58.619664316,S0-C7,Bad_Speculation,11.71,% Slots,,,0.00,5.31,
58.619664316,S0-C7,Backend_Bound,38.16,% Slots,,,0.00,5.31,
58.619664316,S0-C7,Frontend_Bound.Frontend_Latency,23.84,% Slots,,rs_events.empty_end,0.00,5.31,
58.619664316,S0-C7,Bad_Speculation.Branch_Mispredicts,11.48,% Slots,,br_misp_retired.all_branches,0.00,5.03,
58.619664316,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.92,% Clocks,,,0.00,5.32,
58.619664316,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
58.619664316,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,<==
58.619664316,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
58.619664316,S1-C0,Frontend_Bound,22.78,% Slots,,,0.00,5.32,
58.619664316,S1-C0,Backend_Bound,44.95,% Slots,,,0.00,5.32,
58.619664316,S1-C0,Retiring,15.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
58.619664316,S1-C0,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.31,
58.619664316,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.03,% Clocks,,idq.ms_switches,0.00,5.31,
58.619664316,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,<==
58.619664316,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
58.619664316,S1-C1,Frontend_Bound,34.78,% Slots,,,0.00,5.31,
58.619664316,S1-C1,Bad_Speculation,10.19,% Slots,,,0.00,5.31,
58.619664316,S1-C1,Backend_Bound,14.89,% Slots,,,0.00,5.31,
58.619664316,S1-C1,Retiring,43.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
58.619664316,S1-C1,Frontend_Bound.Frontend_Latency,18.32,% Slots,,rs_events.empty_end,0.00,5.31,
58.619664316,S1-C1,Frontend_Bound.Frontend_Bandwidth,18.08,% Slots,,,0.00,5.31,
58.619664316,S1-C1,Bad_Speculation.Branch_Mispredicts,9.87,% Slots,,br_misp_retired.all_branches,0.00,5.03,
58.619664316,S1-C1,Backend_Bound.Memory_Bound,10.18,% Slots,,,0.00,5.03,
58.619664316,S1-C1,Retiring.Microcode_Sequencer,2.02,% Slots,,idq.ms_uops,0.00,5.31,<==
58.619664316,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.36,% Clocks,,,0.00,5.31,
58.619664316,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
58.619664316,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.38,% Clocks,,idq.ms_switches,0.00,5.31,
58.619664316,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,16.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
58.619664316,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
58.619664316,S1-C2,Frontend_Bound,20.17,% Slots,,,0.00,5.31,
58.619664316,S1-C2,Bad_Speculation,13.69,% Slots,,,0.00,5.31,
58.619664316,S1-C2,Backend_Bound,32.52,% Slots,,,0.00,5.31,
58.619664316,S1-C2,Bad_Speculation.Branch_Mispredicts,13.61,% Slots,,br_misp_retired.all_branches,0.00,5.03,
58.619664316,S1-C2,Backend_Bound.Memory_Bound,12.23,% Slots,,,0.00,5.03,
58.619664316,S1-C2,Backend_Bound.Core_Bound,20.29,% Slots,,,0.00,5.03,<==
58.619664316,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
58.619664316,S1-C3,Frontend_Bound.Frontend_Bandwidth,26.42,% Slots,,,0.00,5.31,
58.619664316,S1-C3,Backend_Bound.Memory_Bound,14.73,% Slots,,,0.00,5.03,
58.619664316,S1-C3,Backend_Bound.Core_Bound,32.71,% Slots,,,0.00,5.03,<==
58.619664316,S1-C3,Backend_Bound,47.44,% Slots,,,0.00,5.31,
58.619664316,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.71,% Core_Clocks,,,0.00,5.31,
58.619664316,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
58.619664316,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
58.619664316,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
58.619664316,S1-C4,Frontend_Bound,22.42,% Slots,,,0.00,5.32,
58.619664316,S1-C4,Backend_Bound,42.22,% Slots,,,0.00,5.32,
58.619664316,S1-C4,Retiring,18.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
58.619664316,S1-C4,Frontend_Bound.Frontend_Latency,15.69,% Slots,,rs_events.empty_end,0.00,5.31,
58.619664316,S1-C4,Frontend_Bound.Frontend_Bandwidth,41.03,% Slots,,,0.00,5.31,
58.619664316,S1-C4,Backend_Bound.Core_Bound,57.21,% Slots,,,0.00,5.03,<==
58.619664316,S1-C4,Retiring.Microcode_Sequencer,11.77,% Slots,,idq.ms_uops,0.00,5.31,
58.619664316,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.81,% Clocks,,,0.00,5.31,
58.619664316,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
58.619664316,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.61,% Clocks,,idq.ms_switches,0.00,5.31,
58.619664316,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
58.619664316,S1-C5,Frontend_Bound,22.39,% Slots,,,0.00,5.32,
58.619664316,S1-C5,Backend_Bound,40.35,% Slots,,,0.00,5.32,
58.619664316,S1-C5,Retiring,26.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
58.619664316,S1-C5,Frontend_Bound.Frontend_Bandwidth,41.99,% Slots,,,0.00,5.31,
58.619664316,S1-C5,Backend_Bound.Memory_Bound,85.94,% Slots,,,0.00,5.03,<==
58.619664316,S1-C5,Retiring.Microcode_Sequencer,7.59,% Slots,,idq.ms_uops,0.00,5.31,
58.619664316,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.63,% Clocks,,idq.ms_switches,0.00,5.31,
58.619664316,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.98,% Core_Clocks,,,0.00,5.03,
58.619664316,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
58.619664316,S1-C6,Bad_Speculation,14.72,% Slots,,,0.00,5.32,
58.619664316,S1-C6,Bad_Speculation.Branch_Mispredicts,14.60,% Slots,,br_misp_retired.all_branches,0.00,5.03,
58.619664316,S1-C6,Backend_Bound,34.73,% Slots,,,0.00,5.32,
58.619664316,S1-C6,Backend_Bound.Memory_Bound,25.61,% Slots,,,0.00,5.03,
58.619664316,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
58.619664316,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
58.619664316,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
58.619664316,S1-C7,Backend_Bound,67.44,% Slots,,,0.00,5.32,
58.619664316,S1-C7,Backend_Bound.Memory_Bound,62.39,% Slots,,,0.00,5.03,<==
58.619664316,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
58.619664316,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
58.619664316,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
58.619664316,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
58.619664316,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
58.619664316,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
58.619664316,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
58.619664316,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
58.619664316,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
58.619664316,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
58.619664316,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
58.619664316,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
58.619664316,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
58.619664316,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
58.619664316,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
58.619664316,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
58.619664316,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
58.619664316,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
58.619664316,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
60.094946061,S0-C0,Frontend_Bound,21.67,% Slots,,,0.00,5.43,
60.094946061,S0-C0,Bad_Speculation,22.10,% Slots,,,0.00,5.43,
60.094946061,S0-C0,Backend_Bound,16.61,% Slots,,,0.00,5.43,
60.094946061,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.43,% Slots,,,0.00,5.16,
60.094946061,S0-C0,Bad_Speculation.Branch_Mispredicts,22.02,% Slots,,br_misp_retired.all_branches,0.00,5.43,<==
60.094946061,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.79,% Core_Clocks,,,0.00,5.44,
60.094946061,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.21,% Core_Clocks,,,0.00,5.21,
60.094946061,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
60.094946061,S0-C1,Frontend_Bound,34.74,% Slots,,,0.00,5.43,
60.094946061,S0-C1,Backend_Bound,40.71,% Slots,,,0.00,5.43,
60.094946061,S0-C1,Retiring,18.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
60.094946061,S0-C1,Frontend_Bound.Frontend_Latency,25.74,% Slots,,rs_events.empty_end,0.00,5.4,
60.094946061,S0-C1,Backend_Bound.Memory_Bound,24.89,% Slots,,,0.00,5.16,
60.094946061,S0-C1,Backend_Bound.Core_Bound,15.82,% Slots,,,0.00,5.16,
60.094946061,S0-C1,Retiring.Microcode_Sequencer,7.32,% Slots,,idq.ms_uops,0.00,5.16,
60.094946061,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.16,
60.094946061,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
60.094946061,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.36,% Clocks,,idq.ms_switches,0.00,5.16,
60.094946061,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
60.094946061,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
60.094946061,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
60.094946061,S0-C2,Frontend_Bound,36.25,% Slots,,,0.00,5.43,
60.094946061,S0-C2,Backend_Bound,39.95,% Slots,,,0.00,5.43,
60.094946061,S0-C2,Retiring,33.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
60.094946061,S0-C2,Frontend_Bound.Frontend_Latency,24.53,% Slots,,rs_events.empty_end,0.00,5.4,
60.094946061,S0-C2,Backend_Bound.Memory_Bound,25.80,% Slots,,,0.00,5.16,
60.094946061,S0-C2,Backend_Bound.Core_Bound,14.15,% Slots,,,0.00,5.16,
60.094946061,S0-C2,Retiring.Microcode_Sequencer,4.38,% Slots,,idq.ms_uops,0.00,5.16,
60.094946061,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.16,
60.094946061,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
60.094946061,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.49,% Clocks,,idq.ms_switches,0.00,5.16,
60.094946061,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
60.094946061,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
60.094946061,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
60.094946061,S0-C3,Frontend_Bound,38.30,% Slots,,,0.00,5.43,
60.094946061,S0-C3,Backend_Bound,38.79,% Slots,,,0.00,5.43,
60.094946061,S0-C3,Retiring,15.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
60.094946061,S0-C3,Frontend_Bound.Frontend_Latency,27.18,% Slots,,rs_events.empty_end,0.00,5.4,
60.094946061,S0-C3,Frontend_Bound.Frontend_Bandwidth,27.84,% Slots,,,0.00,5.16,
60.094946061,S0-C3,Backend_Bound.Memory_Bound,26.24,% Slots,,,0.00,5.16,<==
60.094946061,S0-C3,Backend_Bound.Core_Bound,12.56,% Slots,,,0.00,5.16,
60.094946061,S0-C3,Retiring.Microcode_Sequencer,9.11,% Slots,,idq.ms_uops,0.00,5.15,
60.094946061,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.42,% Clocks,,,0.00,5.16,
60.094946061,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
60.094946061,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.16,
60.094946061,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.97,% Core_Clocks,,,0.00,5.43,
60.094946061,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
60.094946061,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
60.094946061,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
60.094946061,S0-C4,Frontend_Bound,36.04,% Slots,,,0.00,5.43,
60.094946061,S0-C4,Backend_Bound,39.56,% Slots,,,0.00,5.43,
60.094946061,S0-C4,Retiring,28.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
60.094946061,S0-C4,Frontend_Bound.Frontend_Latency,39.82,% Slots,,rs_events.empty_end,0.00,5.4,
60.094946061,S0-C4,Backend_Bound.Memory_Bound,27.22,% Slots,,,0.00,5.16,<==
60.094946061,S0-C4,Backend_Bound.Core_Bound,12.33,% Slots,,,0.00,5.16,
60.094946061,S0-C4,Retiring.Microcode_Sequencer,2.09,% Slots,,idq.ms_uops,0.00,5.16,
60.094946061,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.22,% Clocks,,,0.00,5.16,
60.094946061,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
60.094946061,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.16,% Clocks,,idq.ms_switches,0.00,5.16,
60.094946061,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
60.094946061,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
60.094946061,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
60.094946061,S0-C5,Frontend_Bound,36.56,% Slots,,,0.00,5.43,
60.094946061,S0-C5,Backend_Bound,38.95,% Slots,,,0.00,5.43,<==
60.094946061,S0-C5,Retiring,17.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
60.094946061,S0-C5,Frontend_Bound.Frontend_Latency,22.23,% Slots,,rs_events.empty_end,0.00,5.43,
60.094946061,S0-C5,Backend_Bound.Memory_Bound,20.44,% Slots,,,0.00,5.16,
60.094946061,S0-C5,Backend_Bound.Core_Bound,18.51,% Slots,,,0.00,5.16,
60.094946061,S0-C5,Retiring.Microcode_Sequencer,9.13,% Slots,,idq.ms_uops,0.00,5.16,
60.094946061,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.16,
60.094946061,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
60.094946061,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.16,
60.094946061,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
60.094946061,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
60.094946061,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
60.094946061,S0-C6,Frontend_Bound,36.78,% Slots,,,0.00,5.43,
60.094946061,S0-C6,Backend_Bound,40.20,% Slots,,,0.00,5.43,
60.094946061,S0-C6,Retiring,16.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
60.094946061,S0-C6,Frontend_Bound.Frontend_Latency,25.15,% Slots,,rs_events.empty_end,0.00,5.43,
60.094946061,S0-C6,Frontend_Bound.Frontend_Bandwidth,18.04,% Slots,,,0.00,5.16,
60.094946061,S0-C6,Backend_Bound.Memory_Bound,26.26,% Slots,,,0.00,5.16,
60.094946061,S0-C6,Backend_Bound.Core_Bound,13.94,% Slots,,,0.00,5.16,
60.094946061,S0-C6,Retiring.Microcode_Sequencer,9.34,% Slots,,idq.ms_uops,0.00,5.16,
60.094946061,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.16,
60.094946061,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
60.094946061,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.77,% Clocks,,idq.ms_switches,0.00,5.16,
60.094946061,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.79,% Core_Clocks,,,0.00,5.43,
60.094946061,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
60.094946061,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
60.094946061,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.60,% Clocks,,,0.00,5.15,
60.094946061,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
60.094946061,S0-C7,Frontend_Bound,35.11,% Slots,,,0.00,5.43,
60.094946061,S0-C7,Backend_Bound,41.64,% Slots,,,0.00,5.43,
60.094946061,S0-C7,Retiring,18.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
60.094946061,S0-C7,Frontend_Bound.Frontend_Latency,23.47,% Slots,,rs_events.empty_end,0.00,5.43,
60.094946061,S0-C7,Frontend_Bound.Frontend_Bandwidth,18.39,% Slots,,,0.00,5.16,
60.094946061,S0-C7,Backend_Bound.Memory_Bound,24.45,% Slots,,,0.00,5.16,
60.094946061,S0-C7,Backend_Bound.Core_Bound,17.19,% Slots,,,0.00,5.16,
60.094946061,S0-C7,Retiring.Microcode_Sequencer,13.44,% Slots,,idq.ms_uops,0.00,5.16,
60.094946061,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.16,
60.094946061,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
60.094946061,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.12,% Clocks,,idq.ms_switches,0.00,5.16,
60.094946061,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.45,% Core_Clocks,,,0.00,5.43,
60.094946061,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
60.094946061,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
60.094946061,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
60.094946061,S1-C0,Frontend_Bound,40.75,% Slots,,,0.00,5.43,
60.094946061,S1-C0,Backend_Bound,34.10,% Slots,,,0.00,5.43,
60.094946061,S1-C0,Retiring,18.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
60.094946061,S1-C0,Frontend_Bound.Frontend_Latency,38.22,% Slots,,rs_events.empty_end,0.00,5.43,
60.094946061,S1-C0,Backend_Bound.Memory_Bound,22.66,% Slots,,,0.00,5.16,
60.094946061,S1-C0,Backend_Bound.Core_Bound,11.44,% Slots,,,0.00,5.16,
60.094946061,S1-C0,Retiring.Microcode_Sequencer,11.41,% Slots,,idq.ms_uops,0.00,5.16,
60.094946061,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.13,% Clocks,,,0.00,5.16,
60.094946061,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
60.094946061,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.61,% Clocks,,idq.ms_switches,0.00,5.16,
60.094946061,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
60.094946061,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
60.094946061,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
60.094946061,S1-C1,Frontend_Bound,33.75,% Slots,,,0.00,5.43,
60.094946061,S1-C1,Backend_Bound,13.81,% Slots,,,0.00,5.43,
60.094946061,S1-C1,Retiring,42.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
60.094946061,S1-C1,Frontend_Bound.Frontend_Latency,16.53,% Slots,,rs_events.empty_end,0.00,5.43,
60.094946061,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.73,% Slots,,,0.00,5.16,
60.094946061,S1-C1,Retiring.Microcode_Sequencer,2.23,% Slots,,idq.ms_uops,0.00,5.16,<==
60.094946061,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.40,% Clocks,,,0.00,5.16,
60.094946061,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
60.094946061,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.70,% Clocks,,idq.ms_switches,0.00,5.16,
60.094946061,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
60.094946061,S1-C2,Frontend_Bound,22.14,% Slots,,,0.00,5.43,
60.094946061,S1-C2,Bad_Speculation,24.72,% Slots,,,0.00,5.43,
60.094946061,S1-C2,Backend_Bound,15.86,% Slots,,,0.00,5.43,
60.094946061,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.24,% Slots,,,0.00,5.16,
60.094946061,S1-C2,Bad_Speculation.Branch_Mispredicts,24.64,% Slots,,br_misp_retired.all_branches,0.00,5.16,<==
60.094946061,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.59,% Core_Clocks,,,0.00,5.43,
60.094946061,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.61,% Core_Clocks,,,0.00,5.23,
60.094946061,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
60.094946061,S1-C3,Frontend_Bound,33.94,% Slots,,,0.00,5.43,
60.094946061,S1-C3,Backend_Bound,40.09,% Slots,,,0.00,5.43,
60.094946061,S1-C3,Retiring,19.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
60.094946061,S1-C3,Frontend_Bound.Frontend_Latency,35.54,% Slots,,rs_events.empty_end,0.00,5.43,
60.094946061,S1-C3,Backend_Bound.Memory_Bound,26.87,% Slots,,,0.00,5.16,
60.094946061,S1-C3,Backend_Bound.Core_Bound,13.22,% Slots,,,0.00,5.16,
60.094946061,S1-C3,Retiring.Microcode_Sequencer,15.44,% Slots,,idq.ms_uops,0.00,5.16,
60.094946061,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.16,
60.094946061,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
60.094946061,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.52,% Clocks,,idq.ms_switches,0.00,5.16,
60.094946061,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
60.094946061,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.90,% Clocks,,,0.00,5.15,
60.094946061,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
60.094946061,S1-C4,Frontend_Bound,33.15,% Slots,,,0.00,5.43,
60.094946061,S1-C4,Backend_Bound,40.96,% Slots,,,0.00,5.43,
60.094946061,S1-C4,Retiring,18.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
60.094946061,S1-C4,Frontend_Bound.Frontend_Latency,28.64,% Slots,,rs_events.empty_end,0.00,5.43,
60.094946061,S1-C4,Backend_Bound.Memory_Bound,15.32,% Slots,,,0.00,5.16,
60.094946061,S1-C4,Backend_Bound.Core_Bound,25.64,% Slots,,,0.00,5.16,
60.094946061,S1-C4,Retiring.Microcode_Sequencer,10.71,% Slots,,idq.ms_uops,0.00,5.15,
60.094946061,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
60.094946061,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.04,% Clocks,,idq.ms_switches,0.00,5.16,
60.094946061,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
60.094946061,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.12,% Clocks,,,0.00,5.15,<==
60.094946061,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
60.094946061,S1-C5,Frontend_Bound,34.04,% Slots,,,0.00,5.43,
60.094946061,S1-C5,Backend_Bound,40.19,% Slots,,,0.00,5.43,
60.094946061,S1-C5,Retiring,24.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
60.094946061,S1-C5,Frontend_Bound.Frontend_Latency,36.59,% Slots,,rs_events.empty_end,0.00,5.43,
60.094946061,S1-C5,Backend_Bound.Memory_Bound,12.24,% Slots,,,0.00,5.16,
60.094946061,S1-C5,Backend_Bound.Core_Bound,27.95,% Slots,,,0.00,5.16,<==
60.094946061,S1-C5,Retiring.Microcode_Sequencer,11.05,% Slots,,idq.ms_uops,0.00,5.15,
60.094946061,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
60.094946061,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.11,% Clocks,,idq.ms_switches,0.00,5.16,
60.094946061,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
60.094946061,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
60.094946061,S1-C6,Frontend_Bound,41.80,% Slots,,,0.00,5.43,
60.094946061,S1-C6,Backend_Bound,33.27,% Slots,,,0.00,5.43,
60.094946061,S1-C6,Retiring,17.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
60.094946061,S1-C6,Frontend_Bound.Frontend_Latency,28.72,% Slots,,rs_events.empty_end,0.00,5.43,
60.094946061,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.05,% Slots,,,0.00,5.16,
60.094946061,S1-C6,Backend_Bound.Memory_Bound,18.83,% Slots,,,0.00,5.16,
60.094946061,S1-C6,Backend_Bound.Core_Bound,14.45,% Slots,,,0.00,5.16,
60.094946061,S1-C6,Retiring.Microcode_Sequencer,10.59,% Slots,,idq.ms_uops,0.00,5.15,
60.094946061,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.44,% Clocks,,,0.00,5.16,
60.094946061,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
60.094946061,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.88,% Clocks,,idq.ms_switches,0.00,5.16,
60.094946061,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.77,% Core_Clocks,,,0.00,5.43,
60.094946061,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
60.094946061,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
60.094946061,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.87,% Clocks,,,0.00,5.15,
60.094946061,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
60.094946061,S1-C7,Frontend_Bound,40.86,% Slots,,,0.00,5.43,
60.094946061,S1-C7,Backend_Bound,33.76,% Slots,,,0.00,5.43,
60.094946061,S1-C7,Retiring,18.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
60.094946061,S1-C7,Frontend_Bound.Frontend_Latency,32.19,% Slots,,rs_events.empty_end,0.00,5.43,
60.094946061,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.90,% Slots,,,0.00,5.16,
60.094946061,S1-C7,Backend_Bound.Memory_Bound,24.87,% Slots,,,0.00,5.17,
60.094946061,S1-C7,Retiring.Microcode_Sequencer,9.64,% Slots,,idq.ms_uops,0.00,5.15,
60.094946061,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.82,% Clocks,,,0.00,5.15,
60.094946061,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
60.094946061,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.17,% Clocks,,idq.ms_switches,0.00,5.15,
60.094946061,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.91,% Core_Clocks,,,0.00,5.43,
60.094946061,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
60.094946061,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
60.094946061,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
60.094946061,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
60.094946061,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
60.094946061,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
60.094946061,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
60.094946061,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
60.094946061,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
60.094946061,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
60.094946061,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
60.094946061,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
60.094946061,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
60.094946061,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
60.094946061,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
60.094946061,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
60.094946061,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
60.094946061,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
61.595254367,S0-C0,Frontend_Bound,25.59,% Slots,,,0.00,5.05,
61.595254367,S0-C0,Bad_Speculation,22.16,% Slots,,,0.00,5.05,
61.595254367,S0-C0,Backend_Bound,16.85,% Slots,,,0.00,5.05,
61.595254367,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.49,% Slots,,,0.00,5.05,
61.595254367,S0-C0,Bad_Speculation.Branch_Mispredicts,21.85,% Slots,,br_misp_retired.all_branches,0.00,5.05,
61.595254367,S0-C0,Backend_Bound.Core_Bound,11.03,% Slots,,,0.00,5.05,
61.595254367,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.42,% Core_Clocks,,,0.00,5.06,<==
61.595254367,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.01,% Core_Clocks,,,0.00,5.16,
61.595254367,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
61.595254367,S0-C1,Frontend_Bound,34.69,% Slots,,,0.00,5.05,<==
61.595254367,S0-C1,Bad_Speculation,20.54,% Slots,,,0.00,5.05,
61.595254367,S0-C1,Backend_Bound,18.60,% Slots,,,0.00,5.05,
61.595254367,S0-C1,Frontend_Bound.Frontend_Latency,18.63,% Slots,,rs_events.empty_end,0.00,5.05,
61.595254367,S0-C1,Frontend_Bound.Frontend_Bandwidth,19.39,% Slots,,,0.00,5.05,
61.595254367,S0-C1,Bad_Speculation.Branch_Mispredicts,20.22,% Slots,,br_misp_retired.all_branches,0.00,5.05,
61.595254367,S0-C1,Backend_Bound.Core_Bound,13.36,% Slots,,,0.00,5.05,
61.595254367,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.32,
61.595254367,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
61.595254367,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.80,% Core_Clocks,,,0.00,5.06,
61.595254367,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.84,% Core_Clocks,,,0.00,5.16,
61.595254367,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
61.595254367,S0-C2,Frontend_Bound,33.91,% Slots,,,0.00,5.06,
61.595254367,S0-C2,Bad_Speculation,12.51,% Slots,,,0.00,5.06,
61.595254367,S0-C2,Backend_Bound,25.92,% Slots,,,0.00,5.06,
61.595254367,S0-C2,Frontend_Bound.Frontend_Latency,24.50,% Slots,,rs_events.empty_end,0.00,5.06,
61.595254367,S0-C2,Bad_Speculation.Branch_Mispredicts,12.06,% Slots,,br_misp_retired.all_branches,0.00,5.06,
61.595254367,S0-C2,Backend_Bound.Memory_Bound,13.49,% Slots,,,0.00,5.06,
61.595254367,S0-C2,Backend_Bound.Core_Bound,12.43,% Slots,,,0.00,5.06,
61.595254367,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.32,
61.595254367,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
61.595254367,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
61.595254367,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
61.595254367,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
61.595254367,S0-C3,Frontend_Bound,33.87,% Slots,,,0.00,5.06,
61.595254367,S0-C3,Bad_Speculation,16.57,% Slots,,,0.00,5.06,
61.595254367,S0-C3,Backend_Bound,18.64,% Slots,,,0.00,5.06,
61.595254367,S0-C3,Frontend_Bound.Frontend_Latency,22.58,% Slots,,rs_events.empty_end,0.00,5.06,
61.595254367,S0-C3,Frontend_Bound.Frontend_Bandwidth,45.82,% Slots,,,0.00,5.06,
61.595254367,S0-C3,Bad_Speculation.Branch_Mispredicts,16.27,% Slots,,br_misp_retired.all_branches,0.00,5.06,
61.595254367,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.84,% Clocks,,,0.00,5.32,
61.595254367,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
61.595254367,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.19,% Core_Clocks,,,0.00,5.05,<==
61.595254367,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.46,% Core_Clocks,,,0.00,5.17,
61.595254367,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
61.595254367,S0-C4,Frontend_Bound,37.44,% Slots,,,0.00,5.05,<==
61.595254367,S0-C4,Bad_Speculation,13.44,% Slots,,,0.00,5.05,
61.595254367,S0-C4,Backend_Bound,19.47,% Slots,,,0.00,5.05,
61.595254367,S0-C4,Frontend_Bound.Frontend_Latency,23.79,% Slots,,rs_events.empty_end,0.00,5.05,
61.595254367,S0-C4,Frontend_Bound.Frontend_Bandwidth,27.56,% Slots,,,0.00,5.05,
61.595254367,S0-C4,Bad_Speculation.Branch_Mispredicts,13.29,% Slots,,br_misp_retired.all_branches,0.00,5.05,
61.595254367,S0-C4,Backend_Bound.Memory_Bound,10.26,% Slots,,,0.00,5.05,
61.595254367,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.05,% Clocks,,,0.00,5.32,
61.595254367,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
61.595254367,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.63,% Core_Clocks,,,0.00,5.05,
61.595254367,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
61.595254367,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
61.595254367,S0-C5,Frontend_Bound,31.06,% Slots,,,0.00,5.06,
61.595254367,S0-C5,Bad_Speculation,17.92,% Slots,,,0.00,5.06,
61.595254367,S0-C5,Backend_Bound,21.77,% Slots,,,0.00,5.06,
61.595254367,S0-C5,Frontend_Bound.Frontend_Latency,39.82,% Slots,,rs_events.empty_end,0.00,5.05,
61.595254367,S0-C5,Bad_Speculation.Branch_Mispredicts,17.76,% Slots,,br_misp_retired.all_branches,0.00,5.06,
61.595254367,S0-C5,Backend_Bound.Memory_Bound,12.58,% Slots,,,0.00,5.05,
61.595254367,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.74,% Clocks,,,0.00,5.32,
61.595254367,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
61.595254367,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
61.595254367,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
61.595254367,S0-C6,Frontend_Bound,38.83,% Slots,,,0.00,5.06,<==
61.595254367,S0-C6,Bad_Speculation,13.64,% Slots,,,0.00,5.06,
61.595254367,S0-C6,Backend_Bound,19.04,% Slots,,,0.00,5.06,
61.595254367,S0-C6,Frontend_Bound.Frontend_Latency,23.17,% Slots,,rs_events.empty_end,0.00,5.06,
61.595254367,S0-C6,Frontend_Bound.Frontend_Bandwidth,22.93,% Slots,,,0.00,5.06,
61.595254367,S0-C6,Bad_Speculation.Branch_Mispredicts,13.41,% Slots,,br_misp_retired.all_branches,0.00,5.06,
61.595254367,S0-C6,Backend_Bound.Memory_Bound,17.62,% Slots,,,0.00,5.06,
61.595254367,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.61,% Clocks,,,0.00,5.32,
61.595254367,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
61.595254367,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.16,% Core_Clocks,,,0.00,5.05,
61.595254367,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.38,% Core_Clocks,,,0.00,5.16,
61.595254367,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
61.595254367,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
61.595254367,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
61.595254367,S0-C7,Frontend_Bound,30.63,% Slots,,,0.00,5.05,
61.595254367,S0-C7,Bad_Speculation,16.91,% Slots,,,0.00,5.05,
61.595254367,S0-C7,Backend_Bound,22.70,% Slots,,,0.00,5.05,
61.595254367,S0-C7,Frontend_Bound.Frontend_Latency,18.14,% Slots,,rs_events.empty_end,0.00,5.05,
61.595254367,S0-C7,Bad_Speculation.Branch_Mispredicts,16.71,% Slots,,br_misp_retired.all_branches,0.00,5.05,
61.595254367,S0-C7,Backend_Bound.Memory_Bound,70.02,% Slots,,,0.00,5.05,
61.595254367,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
61.595254367,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
61.595254367,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
61.595254367,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
61.595254367,S1-C0,Frontend_Bound,48.66,% Slots,,,0.00,5.05,
61.595254367,S1-C0,Bad_Speculation,11.99,% Slots,,,0.00,5.05,
61.595254367,S1-C0,Backend_Bound,19.99,% Slots,,,0.00,5.05,
61.595254367,S1-C0,Frontend_Bound.Frontend_Latency,52.32,% Slots,,rs_events.empty_end,0.00,5.05,
61.595254367,S1-C0,Bad_Speculation.Branch_Mispredicts,11.85,% Slots,,br_misp_retired.all_branches,0.00,5.05,
61.595254367,S1-C0,Backend_Bound.Memory_Bound,19.67,% Slots,,,0.00,5.05,
61.595254367,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.32,
61.595254367,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
61.595254367,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
61.595254367,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
61.595254367,S1-C1,Frontend_Bound,33.21,% Slots,,,0.00,5.05,<==
61.595254367,S1-C1,Bad_Speculation,12.31,% Slots,,,0.00,5.05,
61.595254367,S1-C1,Backend_Bound,14.43,% Slots,,,0.00,5.05,
61.595254367,S1-C1,Frontend_Bound.Frontend_Latency,18.43,% Slots,,rs_events.empty_end,0.00,5.05,
61.595254367,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.70,% Slots,,,0.00,5.05,
61.595254367,S1-C1,Bad_Speculation.Branch_Mispredicts,11.96,% Slots,,br_misp_retired.all_branches,0.00,5.05,
61.595254367,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.32,
61.595254367,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
61.595254367,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
61.595254367,S1-C2,Frontend_Bound,36.51,% Slots,,,0.00,5.06,
61.595254367,S1-C2,Bad_Speculation,12.06,% Slots,,,0.00,5.06,
61.595254367,S1-C2,Backend_Bound,21.37,% Slots,,,0.00,5.06,
61.595254367,S1-C2,Frontend_Bound.Frontend_Latency,24.77,% Slots,,rs_events.empty_end,0.00,5.05,
61.595254367,S1-C2,Frontend_Bound.Frontend_Bandwidth,38.23,% Slots,,,0.00,5.06,
61.595254367,S1-C2,Bad_Speculation.Branch_Mispredicts,11.92,% Slots,,br_misp_retired.all_branches,0.00,5.06,
61.595254367,S1-C2,Backend_Bound.Memory_Bound,24.12,% Slots,,,0.00,5.05,
61.595254367,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.72,% Clocks,,,0.00,5.32,
61.595254367,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
61.595254367,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.81,% Core_Clocks,,,0.00,5.32,<==
61.595254367,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.72,% Core_Clocks,,,0.00,5.15,
61.595254367,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
61.595254367,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
61.595254367,S1-C3,Frontend_Bound,37.14,% Slots,,,0.00,5.05,
61.595254367,S1-C3,Bad_Speculation,18.73,% Slots,,,0.00,5.05,
61.595254367,S1-C3,Backend_Bound,19.49,% Slots,,,0.00,5.05,
61.595254367,S1-C3,Retiring,30.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
61.595254367,S1-C3,Frontend_Bound.Frontend_Latency,45.07,% Slots,,rs_events.empty_end,0.00,5.05,<==
61.595254367,S1-C3,Frontend_Bound.Frontend_Bandwidth,22.21,% Slots,,,0.00,5.05,
61.595254367,S1-C3,Bad_Speculation.Branch_Mispredicts,18.49,% Slots,,br_misp_retired.all_branches,0.00,5.05,
61.595254367,S1-C3,Backend_Bound.Memory_Bound,17.45,% Slots,,,0.00,5.05,
61.595254367,S1-C3,Retiring.Microcode_Sequencer,1.31,% Slots,,idq.ms_uops,0.00,5.32,
61.595254367,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
61.595254367,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.99,% Clocks,,idq.ms_switches,0.00,5.32,
61.595254367,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.22,% Core_Clocks,,,0.00,5.32,
61.595254367,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.11,% Core_Clocks,,,0.00,5.14,
61.595254367,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
61.595254367,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
61.595254367,S1-C4,Frontend_Bound,24.25,% Slots,,,0.00,5.05,
61.595254367,S1-C4,Bad_Speculation,19.75,% Slots,,,0.00,5.05,
61.595254367,S1-C4,Backend_Bound,24.76,% Slots,,,0.00,5.05,
61.595254367,S1-C4,Retiring,26.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
61.595254367,S1-C4,Frontend_Bound.Frontend_Latency,36.09,% Slots,,rs_events.empty_end,0.00,5.05,
61.595254367,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.98,% Slots,,,0.00,5.05,
61.595254367,S1-C4,Bad_Speculation.Branch_Mispredicts,19.53,% Slots,,br_misp_retired.all_branches,0.00,5.05,
61.595254367,S1-C4,Backend_Bound.Core_Bound,56.77,% Slots,,,0.00,5.05,
61.595254367,S1-C4,Retiring.Microcode_Sequencer,2.24,% Slots,,idq.ms_uops,0.00,5.33,<==
61.595254367,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.88,% Clocks,,,0.00,5.33,
61.595254367,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
61.595254367,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.67,% Clocks,,idq.ms_switches,0.00,5.33,
61.595254367,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.46,% Core_Clocks,,,0.00,5.32,
61.595254367,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.96,% Core_Clocks,,,0.00,5.14,
61.595254367,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.31,% Clocks,,,0.00,5.12,
61.595254367,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
61.595254367,S1-C5,Frontend_Bound,34.43,% Slots,,,0.00,5.05,
61.595254367,S1-C5,Bad_Speculation,12.50,% Slots,,,0.00,5.05,
61.595254367,S1-C5,Backend_Bound,24.37,% Slots,,,0.00,5.05,
61.595254367,S1-C5,Frontend_Bound.Frontend_Latency,31.84,% Slots,,rs_events.empty_end,0.00,5.05,
61.595254367,S1-C5,Bad_Speculation.Branch_Mispredicts,12.32,% Slots,,br_misp_retired.all_branches,0.00,5.05,
61.595254367,S1-C5,Backend_Bound.Memory_Bound,11.44,% Slots,,,0.00,5.05,
61.595254367,S1-C5,Backend_Bound.Core_Bound,12.93,% Slots,,,0.00,5.05,
61.595254367,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.32,
61.595254367,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
61.595254367,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
61.595254367,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
61.595254367,S1-C6,Frontend_Bound,41.74,% Slots,,,0.00,5.05,
61.595254367,S1-C6,Backend_Bound,33.77,% Slots,,,0.00,5.05,
61.595254367,S1-C6,Frontend_Bound.Frontend_Latency,59.89,% Slots,,rs_events.empty_end,0.00,5.05,
61.595254367,S1-C6,Backend_Bound.Core_Bound,25.16,% Slots,,,0.00,5.05,
61.595254367,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
61.595254367,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
61.595254367,S1-C7,Frontend_Bound,33.54,% Slots,,,0.00,5.05,
61.595254367,S1-C7,Bad_Speculation,23.59,% Slots,,,0.00,5.05,
61.595254367,S1-C7,Backend_Bound,18.05,% Slots,,,0.00,5.05,
61.595254367,S1-C7,Retiring,18.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
61.595254367,S1-C7,Frontend_Bound.Frontend_Latency,28.00,% Slots,,rs_events.empty_end,0.00,5.05,
61.595254367,S1-C7,Frontend_Bound.Frontend_Bandwidth,18.61,% Slots,,,0.00,5.05,
61.595254367,S1-C7,Bad_Speculation.Branch_Mispredicts,22.45,% Slots,,br_misp_retired.all_branches,0.00,5.05,
61.595254367,S1-C7,Backend_Bound.Core_Bound,24.21,% Slots,,,0.00,5.05,
61.595254367,S1-C7,Retiring.Microcode_Sequencer,6.72,% Slots,,idq.ms_uops,0.00,5.32,
61.595254367,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.28,% Clocks,,,0.00,5.32,
61.595254367,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
61.595254367,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.59,% Clocks,,idq.ms_switches,0.00,5.32,
61.595254367,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.02,% Core_Clocks,,,0.00,5.32,
61.595254367,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.98,% Core_Clocks,,,0.00,5.13,
61.595254367,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.70,% Clocks,,,0.00,5.13,
61.595254367,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
61.595254367,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
61.595254367,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
61.595254367,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
61.595254367,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
61.595254367,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
61.595254367,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
61.595254367,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
61.595254367,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
61.595254367,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
61.595254367,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
61.595254367,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
61.595254367,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
61.595254367,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
61.595254367,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
61.595254367,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
61.595254367,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
63.087999938,S0-C0,Bad_Speculation,19.52,% Slots,,,0.00,5.35,
63.087999938,S0-C0,Bad_Speculation.Branch_Mispredicts,19.39,% Slots,,br_misp_retired.all_branches,0.00,5.09,
63.087999938,S0-C0,Backend_Bound,29.11,% Slots,,,0.00,5.35,
63.087999938,S0-C0,Backend_Bound.Memory_Bound,11.57,% Slots,,,0.00,5.09,
63.087999938,S0-C0,Backend_Bound.Core_Bound,17.54,% Slots,,,0.00,5.09,
63.087999938,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
63.087999938,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.46,% Clocks,,,0.00,5.36,<==
63.087999938,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
63.087999938,S0-C1,Frontend_Bound,29.37,% Slots,,,0.00,5.35,
63.087999938,S0-C1,Bad_Speculation,10.43,% Slots,,,0.00,5.35,
63.087999938,S0-C1,Backend_Bound,28.31,% Slots,,,0.00,5.35,
63.087999938,S0-C1,Frontend_Bound.Frontend_Latency,22.19,% Slots,,rs_events.empty_end,0.00,5.35,
63.087999938,S0-C1,Bad_Speculation.Branch_Mispredicts,10.22,% Slots,,br_misp_retired.all_branches,0.00,5.09,
63.087999938,S0-C1,Backend_Bound.Memory_Bound,21.52,% Slots,,,0.00,5.1,
63.087999938,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,0.00,5.36,
63.087999938,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
63.087999938,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
63.087999938,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
63.087999938,S0-C2,Frontend_Bound,23.13,% Slots,,,0.00,5.36,
63.087999938,S0-C2,Bad_Speculation,19.25,% Slots,,,0.00,5.36,
63.087999938,S0-C2,Backend_Bound,13.64,% Slots,,,0.00,5.36,
63.087999938,S0-C2,Frontend_Bound.Frontend_Latency,15.92,% Slots,,rs_events.empty_end,0.00,5.36,<==
63.087999938,S0-C2,Bad_Speculation.Branch_Mispredicts,19.14,% Slots,,br_misp_retired.all_branches,0.00,5.09,
63.087999938,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.97,% Clocks,,,0.00,5.35,
63.087999938,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
63.087999938,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
63.087999938,S0-C3,Frontend_Bound,25.05,% Slots,,,0.00,5.35,<==
63.087999938,S0-C3,Bad_Speculation,21.27,% Slots,,,0.00,5.35,
63.087999938,S0-C3,Backend_Bound,13.44,% Slots,,,0.00,5.35,
63.087999938,S0-C3,Frontend_Bound.Frontend_Latency,22.56,% Slots,,rs_events.empty_end,0.00,5.35,
63.087999938,S0-C3,Frontend_Bound.Frontend_Bandwidth,21.39,% Slots,,,0.00,5.35,
63.087999938,S0-C3,Bad_Speculation.Branch_Mispredicts,21.08,% Slots,,br_misp_retired.all_branches,0.00,5.09,
63.087999938,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
63.087999938,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.99,% Core_Clocks,,,0.00,5.34,
63.087999938,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
63.087999938,S0-C4,Frontend_Bound,26.48,% Slots,,,0.00,5.36,
63.087999938,S0-C4,Bad_Speculation,10.20,% Slots,,,0.00,5.36,
63.087999938,S0-C4,Backend_Bound,32.94,% Slots,,,0.00,5.36,
63.087999938,S0-C4,Frontend_Bound.Frontend_Latency,32.27,% Slots,,rs_events.empty_end,0.00,5.35,
63.087999938,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.54,% Slots,,,0.00,5.35,
63.087999938,S0-C4,Bad_Speculation.Branch_Mispredicts,9.96,% Slots,,br_misp_retired.all_branches,0.00,5.09,
63.087999938,S0-C4,Backend_Bound.Memory_Bound,19.34,% Slots,,,0.00,5.09,
63.087999938,S0-C4,Backend_Bound.Core_Bound,13.60,% Slots,,,0.00,5.09,
63.087999938,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.35,
63.087999938,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
63.087999938,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.03,% Core_Clocks,,,0.00,5.34,
63.087999938,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,<==
63.087999938,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
63.087999938,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
63.087999938,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
63.087999938,S0-C5,Frontend_Bound,22.23,% Slots,,,0.00,5.36,
63.087999938,S0-C5,Bad_Speculation,16.23,% Slots,,,0.00,5.36,
63.087999938,S0-C5,Backend_Bound,25.94,% Slots,,,0.00,5.36,
63.087999938,S0-C5,Frontend_Bound.Frontend_Latency,18.37,% Slots,,rs_events.empty_end,0.00,5.35,
63.087999938,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.57,% Slots,,,0.00,5.35,
63.087999938,S0-C5,Bad_Speculation.Branch_Mispredicts,16.14,% Slots,,br_misp_retired.all_branches,0.00,5.09,
63.087999938,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
63.087999938,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.39,% Core_Clocks,,,0.00,5.34,
63.087999938,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.84,% Core_Clocks,,,0.00,5.35,
63.087999938,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.37,<==
63.087999938,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
63.087999938,S0-C6,Frontend_Bound,32.40,% Slots,,,0.00,5.36,
63.087999938,S0-C6,Bad_Speculation,15.91,% Slots,,,0.00,5.36,
63.087999938,S0-C6,Backend_Bound,19.73,% Slots,,,0.00,5.36,
63.087999938,S0-C6,Frontend_Bound.Frontend_Latency,23.98,% Slots,,rs_events.empty_end,0.00,5.35,
63.087999938,S0-C6,Frontend_Bound.Frontend_Bandwidth,29.61,% Slots,,,0.00,5.35,
63.087999938,S0-C6,Bad_Speculation.Branch_Mispredicts,15.70,% Slots,,br_misp_retired.all_branches,0.00,5.09,
63.087999938,S0-C6,Backend_Bound.Core_Bound,44.70,% Slots,,,0.00,5.09,
63.087999938,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
63.087999938,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.16,% Core_Clocks,,,0.00,5.34,<==
63.087999938,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
63.087999938,S0-C7,Frontend_Bound,30.96,% Slots,,,0.00,5.36,
63.087999938,S0-C7,Backend_Bound,30.40,% Slots,,,0.00,5.36,
63.087999938,S0-C7,Frontend_Bound.Frontend_Latency,24.63,% Slots,,rs_events.empty_end,0.00,5.35,
63.087999938,S0-C7,Backend_Bound.Memory_Bound,14.50,% Slots,,,0.00,5.09,
63.087999938,S0-C7,Backend_Bound.Core_Bound,15.90,% Slots,,,0.00,5.09,
63.087999938,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.36,
63.087999938,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
63.087999938,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
63.087999938,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.34,% Clocks,,,0.00,5.36,
63.087999938,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
63.087999938,S1-C0,Frontend_Bound,22.86,% Slots,,,0.00,5.35,
63.087999938,S1-C0,Bad_Speculation,20.92,% Slots,,,0.00,5.35,
63.087999938,S1-C0,Backend_Bound,21.55,% Slots,,,0.00,5.35,
63.087999938,S1-C0,Retiring,17.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
63.087999938,S1-C0,Frontend_Bound.Frontend_Latency,17.61,% Slots,,rs_events.empty_end,0.00,5.35,
63.087999938,S1-C0,Bad_Speculation.Branch_Mispredicts,20.72,% Slots,,br_misp_retired.all_branches,0.00,5.08,
63.087999938,S1-C0,Backend_Bound.Core_Bound,38.90,% Slots,,,0.00,5.08,
63.087999938,S1-C0,Retiring.Microcode_Sequencer,6.29,% Slots,,idq.ms_uops,0.00,5.35,
63.087999938,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.35,
63.087999938,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
63.087999938,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.76,% Clocks,,idq.ms_switches,0.00,5.35,
63.087999938,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.71,% Clocks,,,0.00,5.36,
63.087999938,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
63.087999938,S1-C1,Frontend_Bound,33.51,% Slots,,,0.00,5.35,<==
63.087999938,S1-C1,Backend_Bound,14.53,% Slots,,,0.00,5.35,
63.087999938,S1-C1,Frontend_Bound.Frontend_Latency,18.02,% Slots,,rs_events.empty_end,0.00,5.35,
63.087999938,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.38,% Slots,,,0.00,5.35,
63.087999938,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.53,% Clocks,,,0.00,5.35,
63.087999938,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
63.087999938,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
63.087999938,S1-C2,Frontend_Bound,28.60,% Slots,,,0.00,5.35,
63.087999938,S1-C2,Bad_Speculation,22.07,% Slots,,,0.00,5.35,
63.087999938,S1-C2,Backend_Bound,18.31,% Slots,,,0.00,5.35,
63.087999938,S1-C2,Retiring,16.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
63.087999938,S1-C2,Frontend_Bound.Frontend_Bandwidth,34.12,% Slots,,,0.00,5.35,
63.087999938,S1-C2,Bad_Speculation.Branch_Mispredicts,20.89,% Slots,,br_misp_retired.all_branches,0.00,5.09,
63.087999938,S1-C2,Retiring.Microcode_Sequencer,5.13,% Slots,,idq.ms_uops,0.00,5.35,
63.087999938,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.03,% Clocks,,idq.ms_switches,0.00,5.35,
63.087999938,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.04,% Core_Clocks,,,0.00,5.09,<==
63.087999938,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
63.087999938,S1-C3,Frontend_Bound,32.63,% Slots,,,0.00,5.35,
63.087999938,S1-C3,Bad_Speculation,14.99,% Slots,,,0.00,5.35,
63.087999938,S1-C3,Backend_Bound,21.77,% Slots,,,0.00,5.35,
63.087999938,S1-C3,Frontend_Bound.Frontend_Latency,21.11,% Slots,,rs_events.empty_end,0.00,5.35,
63.087999938,S1-C3,Bad_Speculation.Branch_Mispredicts,14.80,% Slots,,br_misp_retired.all_branches,0.00,5.09,
63.087999938,S1-C3,Backend_Bound.Memory_Bound,15.17,% Slots,,,0.00,5.09,
63.087999938,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.48,% Clocks,,,0.00,5.35,
63.087999938,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
63.087999938,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
63.087999938,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
63.087999938,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
63.087999938,S1-C4,Bad_Speculation,14.06,% Slots,,,0.00,5.35,
63.087999938,S1-C4,Bad_Speculation.Branch_Mispredicts,13.83,% Slots,,br_misp_retired.all_branches,0.00,5.08,
63.087999938,S1-C4,Backend_Bound,45.25,% Slots,,,0.00,5.35,
63.087999938,S1-C4,Backend_Bound.Memory_Bound,44.75,% Slots,,,0.00,5.08,
63.087999938,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,<==
63.087999938,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
63.087999938,S1-C5,Frontend_Bound,41.51,% Slots,,,0.00,5.35,
63.087999938,S1-C5,Bad_Speculation,10.31,% Slots,,,0.00,5.35,
63.087999938,S1-C5,Backend_Bound,26.33,% Slots,,,0.00,5.35,
63.087999938,S1-C5,Frontend_Bound.Frontend_Latency,28.85,% Slots,,rs_events.empty_end,0.00,5.35,
63.087999938,S1-C5,Frontend_Bound.Frontend_Bandwidth,19.06,% Slots,,,0.00,5.35,
63.087999938,S1-C5,Bad_Speculation.Branch_Mispredicts,10.17,% Slots,,br_misp_retired.all_branches,0.00,5.09,
63.087999938,S1-C5,Backend_Bound.Memory_Bound,15.67,% Slots,,,0.00,5.09,
63.087999938,S1-C5,Backend_Bound.Core_Bound,10.65,% Slots,,,0.00,5.09,
63.087999938,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.36,
63.087999938,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
63.087999938,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.87,% Core_Clocks,,,0.00,5.09,
63.087999938,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.67,% Core_Clocks,,,0.00,5.36,
63.087999938,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
63.087999938,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
63.087999938,S1-C6,Frontend_Bound,33.54,% Slots,,,0.00,5.35,
63.087999938,S1-C6,Bad_Speculation,13.26,% Slots,,,0.00,5.35,
63.087999938,S1-C6,Backend_Bound,26.73,% Slots,,,0.00,5.35,
63.087999938,S1-C6,Retiring,16.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
63.087999938,S1-C6,Frontend_Bound.Frontend_Latency,17.77,% Slots,,rs_events.empty_end,0.00,5.35,
63.087999938,S1-C6,Frontend_Bound.Frontend_Bandwidth,23.46,% Slots,,,0.00,5.35,
63.087999938,S1-C6,Bad_Speculation.Branch_Mispredicts,13.12,% Slots,,br_misp_retired.all_branches,0.00,5.08,
63.087999938,S1-C6,Retiring.Microcode_Sequencer,6.33,% Slots,,idq.ms_uops,0.00,5.35,
63.087999938,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.52,% Clocks,,,0.00,5.35,
63.087999938,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
63.087999938,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.11,% Clocks,,idq.ms_switches,0.00,5.35,
63.087999938,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.59,% Core_Clocks,,,0.00,5.09,<==
63.087999938,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
63.087999938,S1-C7,Frontend_Bound,31.38,% Slots,,,0.00,5.35,
63.087999938,S1-C7,Bad_Speculation,12.37,% Slots,,,0.00,5.35,
63.087999938,S1-C7,Backend_Bound,27.54,% Slots,,,0.00,5.35,
63.087999938,S1-C7,Frontend_Bound.Frontend_Latency,23.49,% Slots,,rs_events.empty_end,0.00,5.35,
63.087999938,S1-C7,Bad_Speculation.Branch_Mispredicts,12.17,% Slots,,br_misp_retired.all_branches,0.00,5.09,
63.087999938,S1-C7,Backend_Bound.Memory_Bound,16.92,% Slots,,,0.00,5.09,
63.087999938,S1-C7,Backend_Bound.Core_Bound,10.62,% Slots,,,0.00,5.09,
63.087999938,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.37,% Clocks,,,0.00,5.36,
63.087999938,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
63.087999938,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
63.087999938,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
63.087999938,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
63.087999938,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
63.087999938,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
63.087999938,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
63.087999938,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
63.087999938,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
63.087999938,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
63.087999938,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
63.087999938,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
63.087999938,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
63.087999938,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
63.087999938,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
63.087999938,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
63.087999938,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
63.087999938,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
63.087999938,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
64.590746591,S0-C0,Backend_Bound,59.35,% Slots,,,0.00,5.34,
64.590746591,S0-C0,Retiring,26.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
64.590746591,S0-C0,Backend_Bound.Memory_Bound,23.41,% Slots,,,0.00,5.32,
64.590746591,S0-C0,Backend_Bound.Core_Bound,35.94,% Slots,,,0.00,5.32,
64.590746591,S0-C0,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.08,
64.590746591,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.83,% Clocks,,idq.ms_switches,0.00,5.07,
64.590746591,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
64.590746591,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.57,% Clocks,,,0.00,5.21,<==
64.590746591,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
64.590746591,S0-C1,Frontend_Bound,26.11,% Slots,,,0.00,5.34,
64.590746591,S0-C1,Bad_Speculation,15.32,% Slots,,,0.00,5.34,
64.590746591,S0-C1,Backend_Bound,24.28,% Slots,,,0.00,5.34,
64.590746591,S0-C1,Retiring,29.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
64.590746591,S0-C1,Bad_Speculation.Branch_Mispredicts,15.07,% Slots,,br_misp_retired.all_branches,0.00,5.34,
64.590746591,S0-C1,Backend_Bound.Core_Bound,17.25,% Slots,,,0.00,5.33,
64.590746591,S0-C1,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.08,<==
64.590746591,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.44,% Clocks,,idq.ms_switches,0.00,5.06,
64.590746591,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
64.590746591,S0-C2,Frontend_Bound,24.69,% Slots,,,0.00,5.34,
64.590746591,S0-C2,Bad_Speculation,16.94,% Slots,,,0.00,5.34,
64.590746591,S0-C2,Backend_Bound,29.54,% Slots,,,0.00,5.34,
64.590746591,S0-C2,Bad_Speculation.Branch_Mispredicts,16.51,% Slots,,br_misp_retired.all_branches,0.00,5.34,
64.590746591,S0-C2,Backend_Bound.Core_Bound,20.48,% Slots,,,0.00,5.33,
64.590746591,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.29,% Clocks,,,0.00,5.16,<==
64.590746591,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
64.590746591,S0-C3,Frontend_Bound,30.95,% Slots,,,0.00,5.35,
64.590746591,S0-C3,Bad_Speculation,12.91,% Slots,,,0.00,5.35,
64.590746591,S0-C3,Backend_Bound,28.58,% Slots,,,0.00,5.35,
64.590746591,S0-C3,Retiring,27.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
64.590746591,S0-C3,Frontend_Bound.Frontend_Latency,24.92,% Slots,,rs_events.empty_end,0.00,5.33,
64.590746591,S0-C3,Bad_Speculation.Branch_Mispredicts,12.49,% Slots,,br_misp_retired.all_branches,0.00,5.34,
64.590746591,S0-C3,Backend_Bound.Core_Bound,21.68,% Slots,,,0.00,5.33,
64.590746591,S0-C3,Retiring.Microcode_Sequencer,4.91,% Slots,,idq.ms_uops,0.00,5.08,
64.590746591,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.09,% Clocks,,,0.00,5.06,
64.590746591,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
64.590746591,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.06,% Clocks,,idq.ms_switches,0.00,5.06,
64.590746591,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
64.590746591,S0-C4,Frontend_Bound,21.59,% Slots,,,0.00,5.34,
64.590746591,S0-C4,Bad_Speculation,23.55,% Slots,,,0.00,5.34,
64.590746591,S0-C4,Backend_Bound,17.94,% Slots,,,0.00,5.34,
64.590746591,S0-C4,Bad_Speculation.Branch_Mispredicts,23.40,% Slots,,br_misp_retired.all_branches,0.00,5.34,<==
64.590746591,S0-C4,Backend_Bound.Core_Bound,11.86,% Slots,,,0.00,5.33,
64.590746591,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
64.590746591,S0-C5,Frontend_Bound,36.24,% Slots,,,0.00,5.33,
64.590746591,S0-C5,Bad_Speculation,14.68,% Slots,,,0.00,5.33,
64.590746591,S0-C5,Backend_Bound,22.11,% Slots,,,0.00,5.33,
64.590746591,S0-C5,Frontend_Bound.Frontend_Latency,15.44,% Slots,,rs_events.empty_end,0.00,5.33,
64.590746591,S0-C5,Bad_Speculation.Branch_Mispredicts,14.49,% Slots,,br_misp_retired.all_branches,0.00,5.33,
64.590746591,S0-C5,Backend_Bound.Memory_Bound,10.59,% Slots,,,0.00,5.33,
64.590746591,S0-C5,Backend_Bound.Core_Bound,11.52,% Slots,,,0.00,5.33,
64.590746591,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.06,
64.590746591,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
64.590746591,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
64.590746591,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
64.590746591,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.05,% Clocks,,,0.00,5.17,
64.590746591,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
64.590746591,S0-C6,Frontend_Bound,44.19,% Slots,,,0.00,5.33,
64.590746591,S0-C6,Bad_Speculation,11.63,% Slots,,,0.00,5.33,
64.590746591,S0-C6,Backend_Bound,23.67,% Slots,,,0.00,5.33,
64.590746591,S0-C6,Retiring,26.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
64.590746591,S0-C6,Frontend_Bound.Frontend_Latency,49.82,% Slots,,rs_events.empty_end,0.00,5.33,
64.590746591,S0-C6,Bad_Speculation.Branch_Mispredicts,11.50,% Slots,,br_misp_retired.all_branches,0.00,5.33,
64.590746591,S0-C6,Backend_Bound.Core_Bound,13.69,% Slots,,,0.00,5.33,
64.590746591,S0-C6,Retiring.Microcode_Sequencer,8.96,% Slots,,idq.ms_uops,0.00,5.07,
64.590746591,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.97,% Clocks,,,0.00,5.06,
64.590746591,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
64.590746591,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.98,% Clocks,,idq.ms_switches,0.00,5.06,
64.590746591,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
64.590746591,S0-C7,Bad_Speculation,11.42,% Slots,,,0.00,5.34,
64.590746591,S0-C7,Bad_Speculation.Branch_Mispredicts,11.32,% Slots,,br_misp_retired.all_branches,0.00,5.34,
64.590746591,S0-C7,Backend_Bound,40.55,% Slots,,,0.00,5.34,<==
64.590746591,S0-C7,Backend_Bound.Memory_Bound,19.15,% Slots,,,0.00,5.34,
64.590746591,S0-C7,Backend_Bound.Core_Bound,21.40,% Slots,,,0.00,5.34,
64.590746591,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
64.590746591,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
64.590746591,S1-C0,Frontend_Bound,41.73,% Slots,,,0.00,5.34,<==
64.590746591,S1-C0,Bad_Speculation,11.50,% Slots,,,0.00,5.34,
64.590746591,S1-C0,Backend_Bound,22.13,% Slots,,,0.00,5.34,
64.590746591,S1-C0,Frontend_Bound.Frontend_Latency,29.33,% Slots,,rs_events.empty_end,0.00,5.33,
64.590746591,S1-C0,Frontend_Bound.Frontend_Bandwidth,27.62,% Slots,,,0.00,5.21,
64.590746591,S1-C0,Bad_Speculation.Branch_Mispredicts,11.39,% Slots,,br_misp_retired.all_branches,0.00,5.34,
64.590746591,S1-C0,Backend_Bound.Memory_Bound,18.29,% Slots,,,0.00,5.33,
64.590746591,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.21,% Clocks,,,0.00,5.06,
64.590746591,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
64.590746591,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.48,% Core_Clocks,,,0.00,5.33,
64.590746591,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.39,% Core_Clocks,,,0.00,5.35,
64.590746591,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
64.590746591,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
64.590746591,S1-C1,Frontend_Bound,33.44,% Slots,,,0.00,5.34,<==
64.590746591,S1-C1,Backend_Bound,16.65,% Slots,,,0.00,5.33,
64.590746591,S1-C1,Frontend_Bound.Frontend_Latency,18.13,% Slots,,rs_events.empty_end,0.00,5.34,
64.590746591,S1-C1,Frontend_Bound.Frontend_Bandwidth,21.85,% Slots,,,0.00,5.2,
64.590746591,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.06,
64.590746591,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
64.590746591,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
64.590746591,S1-C2,Frontend_Bound,24.82,% Slots,,,0.00,5.34,
64.590746591,S1-C2,Bad_Speculation,12.50,% Slots,,,0.00,5.34,
64.590746591,S1-C2,Backend_Bound,30.16,% Slots,,,0.00,5.34,
64.590746591,S1-C2,Frontend_Bound.Frontend_Latency,16.37,% Slots,,rs_events.empty_end,0.00,5.33,
64.590746591,S1-C2,Bad_Speculation.Branch_Mispredicts,12.36,% Slots,,br_misp_retired.all_branches,0.00,5.34,
64.590746591,S1-C2,Backend_Bound.Memory_Bound,26.18,% Slots,,,0.00,5.33,
64.590746591,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
64.590746591,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
64.590746591,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
64.590746591,S1-C3,Frontend_Bound,23.96,% Slots,,,0.00,5.34,
64.590746591,S1-C3,Bad_Speculation,10.97,% Slots,,,0.00,5.34,
64.590746591,S1-C3,Backend_Bound,33.15,% Slots,,,0.00,5.34,
64.590746591,S1-C3,Retiring,32.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
64.590746591,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.62,% Slots,,,0.00,5.21,
64.590746591,S1-C3,Bad_Speculation.Branch_Mispredicts,10.50,% Slots,,br_misp_retired.all_branches,0.00,5.34,
64.590746591,S1-C3,Backend_Bound.Memory_Bound,21.82,% Slots,,,0.00,5.33,<==
64.590746591,S1-C3,Backend_Bound.Core_Bound,11.33,% Slots,,,0.00,5.33,
64.590746591,S1-C3,Retiring.Microcode_Sequencer,5.65,% Slots,,idq.ms_uops,0.00,5.07,
64.590746591,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.69,% Clocks,,idq.ms_switches,0.00,5.07,
64.590746591,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.86,% Core_Clocks,,,0.00,5.34,
64.590746591,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
64.590746591,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
64.590746591,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
64.590746591,S1-C4,Bad_Speculation,13.67,% Slots,,,0.00,5.34,
64.590746591,S1-C4,Bad_Speculation.Branch_Mispredicts,13.52,% Slots,,br_misp_retired.all_branches,0.00,5.34,
64.590746591,S1-C4,Backend_Bound,34.91,% Slots,,,0.00,5.34,
64.590746591,S1-C4,Backend_Bound.Memory_Bound,24.38,% Slots,,,0.00,5.33,
64.590746591,S1-C4,Backend_Bound.Core_Bound,10.52,% Slots,,,0.00,5.33,
64.590746591,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
64.590746591,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
64.590746591,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.98,% Clocks,,,0.00,5.17,
64.590746591,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
64.590746591,S1-C5,Frontend_Bound,33.24,% Slots,,,0.00,5.34,
64.590746591,S1-C5,Bad_Speculation,11.02,% Slots,,,0.00,5.34,
64.590746591,S1-C5,Backend_Bound,29.98,% Slots,,,0.00,5.34,
64.590746591,S1-C5,Frontend_Bound.Frontend_Latency,32.22,% Slots,,rs_events.empty_end,0.00,5.33,
64.590746591,S1-C5,Bad_Speculation.Branch_Mispredicts,10.61,% Slots,,br_misp_retired.all_branches,0.00,5.34,
64.590746591,S1-C5,Backend_Bound.Memory_Bound,30.50,% Slots,,,0.00,5.33,
64.590746591,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.07,
64.590746591,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
64.590746591,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
64.590746591,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
64.590746591,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
64.590746591,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
64.590746591,S1-C6,Frontend_Bound,23.05,% Slots,,,0.00,5.34,
64.590746591,S1-C6,Bad_Speculation,21.38,% Slots,,,0.00,5.34,
64.590746591,S1-C6,Backend_Bound,23.26,% Slots,,,0.00,5.34,
64.590746591,S1-C6,Frontend_Bound.Frontend_Latency,28.38,% Slots,,rs_events.empty_end,0.00,5.33,
64.590746591,S1-C6,Bad_Speculation.Branch_Mispredicts,21.14,% Slots,,br_misp_retired.all_branches,0.00,5.34,
64.590746591,S1-C6,Backend_Bound.Memory_Bound,20.57,% Slots,,,0.00,5.33,
64.590746591,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
64.590746591,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
64.590746591,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
64.590746591,S1-C7,Frontend_Bound,32.95,% Slots,,,0.00,5.34,
64.590746591,S1-C7,Bad_Speculation,10.31,% Slots,,,0.00,5.34,
64.590746591,S1-C7,Backend_Bound,35.10,% Slots,,,0.00,5.34,
64.590746591,S1-C7,Retiring,23.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
64.590746591,S1-C7,Frontend_Bound.Frontend_Latency,21.17,% Slots,,rs_events.empty_end,0.00,5.34,
64.590746591,S1-C7,Bad_Speculation.Branch_Mispredicts,9.95,% Slots,,br_misp_retired.all_branches,0.00,5.34,
64.590746591,S1-C7,Retiring.Microcode_Sequencer,6.09,% Slots,,idq.ms_uops,0.00,5.08,
64.590746591,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
64.590746591,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.45,% Clocks,,idq.ms_switches,0.00,5.06,
64.590746591,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
64.590746591,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
64.590746591,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
64.590746591,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
64.590746591,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
64.590746591,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
64.590746591,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
64.590746591,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
64.590746591,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
64.590746591,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
64.590746591,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
64.590746591,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
64.590746591,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
64.590746591,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
64.590746591,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
64.590746591,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
64.590746591,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
64.590746591,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
65.9873483,S0-C0,Frontend_Bound,24.74,% Slots,,,0.00,5.14,
65.9873483,S0-C0,Backend_Bound,37.50,% Slots,,,0.00,5.14,
65.9873483,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.40,% Slots,,,0.00,5.14,
65.9873483,S0-C0,Backend_Bound.Memory_Bound,15.60,% Slots,,,0.00,5.14,
65.9873483,S0-C0,Backend_Bound.Core_Bound,21.89,% Slots,,,0.00,5.14,
65.9873483,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.77,% Core_Clocks,,,0.00,5.13,
65.9873483,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
65.9873483,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.19,% Clocks,,,0.00,5.15,<==
65.9873483,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
65.9873483,S0-C1,Bad_Speculation,10.94,% Slots,,,0.00,5.14,
65.9873483,S0-C1,Bad_Speculation.Branch_Mispredicts,10.81,% Slots,,br_misp_retired.all_branches,0.00,5.14,
65.9873483,S0-C1,Backend_Bound,46.52,% Slots,,,0.00,5.14,
65.9873483,S0-C1,Backend_Bound.Memory_Bound,35.76,% Slots,,,0.00,5.14,<==
65.9873483,S0-C1,Backend_Bound.Core_Bound,10.76,% Slots,,,0.00,5.14,
65.9873483,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
65.9873483,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
65.9873483,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.63,% Clocks,,,0.00,5.15,
65.9873483,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
65.9873483,S0-C2,Frontend_Bound,29.03,% Slots,,,0.00,5.14,<==
65.9873483,S0-C2,Bad_Speculation,20.33,% Slots,,,0.00,5.14,
65.9873483,S0-C2,Backend_Bound,21.11,% Slots,,,0.00,5.14,
65.9873483,S0-C2,Frontend_Bound.Frontend_Latency,24.00,% Slots,,rs_events.empty_end,0.00,5.14,
65.9873483,S0-C2,Frontend_Bound.Frontend_Bandwidth,20.07,% Slots,,,0.00,5.14,
65.9873483,S0-C2,Bad_Speculation.Branch_Mispredicts,20.11,% Slots,,br_misp_retired.all_branches,0.00,5.14,
65.9873483,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
65.9873483,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.83,% Core_Clocks,,,0.00,5.13,
65.9873483,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
65.9873483,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
65.9873483,S0-C3,Backend_Bound,55.66,% Slots,,,0.00,5.14,
65.9873483,S0-C3,Backend_Bound.Memory_Bound,31.59,% Slots,,,0.00,5.14,
65.9873483,S0-C3,Backend_Bound.Core_Bound,24.07,% Slots,,,0.00,5.14,
65.9873483,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,<==
65.9873483,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.96,% Clocks,,,0.00,5.15,
65.9873483,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
65.9873483,S0-C4,Bad_Speculation,15.43,% Slots,,,0.00,5.14,
65.9873483,S0-C4,Bad_Speculation.Branch_Mispredicts,15.28,% Slots,,br_misp_retired.all_branches,0.00,5.14,
65.9873483,S0-C4,Backend_Bound,37.73,% Slots,,,0.00,5.14,
65.9873483,S0-C4,Backend_Bound.Memory_Bound,45.37,% Slots,,,0.00,5.14,
65.9873483,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,17.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,<==
65.9873483,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
65.9873483,S0-C5,Backend_Bound,57.78,% Slots,,,0.00,5.14,
65.9873483,S0-C5,Backend_Bound.Memory_Bound,17.35,% Slots,,,0.00,5.14,
65.9873483,S0-C5,Backend_Bound.Core_Bound,40.43,% Slots,,,0.00,5.14,<==
65.9873483,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
65.9873483,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
65.9873483,S0-C6,Frontend_Bound,26.15,% Slots,,,0.00,5.14,
65.9873483,S0-C6,Bad_Speculation,22.26,% Slots,,,0.00,5.14,
65.9873483,S0-C6,Backend_Bound,20.89,% Slots,,,0.00,5.14,
65.9873483,S0-C6,Frontend_Bound.Frontend_Latency,16.41,% Slots,,rs_events.empty_end,0.00,5.14,
65.9873483,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.95,% Slots,,,0.00,5.14,
65.9873483,S0-C6,Bad_Speculation.Branch_Mispredicts,22.09,% Slots,,br_misp_retired.all_branches,0.00,5.14,
65.9873483,S0-C6,Backend_Bound.Memory_Bound,12.60,% Slots,,,0.00,5.14,
65.9873483,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,<==
65.9873483,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.24,% Core_Clocks,,,0.00,5.13,
65.9873483,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
65.9873483,S0-C7,Bad_Speculation,12.27,% Slots,,,0.00,5.14,
65.9873483,S0-C7,Bad_Speculation.Branch_Mispredicts,12.15,% Slots,,br_misp_retired.all_branches,0.00,5.14,
65.9873483,S0-C7,Backend_Bound,37.76,% Slots,,,0.00,5.14,<==
65.9873483,S0-C7,Backend_Bound.Memory_Bound,18.80,% Slots,,,0.00,5.14,
65.9873483,S0-C7,Backend_Bound.Core_Bound,18.97,% Slots,,,0.00,5.14,
65.9873483,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,6.31,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.86,
65.9873483,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
65.9873483,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.44,% Clocks,,,0.00,5.15,
65.9873483,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
65.9873483,S1-C0,Frontend_Bound,39.87,% Slots,,,0.00,5.14,
65.9873483,S1-C0,Bad_Speculation,10.64,% Slots,,,0.00,5.14,
65.9873483,S1-C0,Backend_Bound,24.79,% Slots,,,0.00,5.14,
65.9873483,S1-C0,Frontend_Bound.Frontend_Latency,28.42,% Slots,,rs_events.empty_end,0.00,5.14,
65.9873483,S1-C0,Bad_Speculation.Branch_Mispredicts,10.49,% Slots,,br_misp_retired.all_branches,0.00,5.14,
65.9873483,S1-C0,Backend_Bound.Memory_Bound,14.39,% Slots,,,0.00,5.14,
65.9873483,S1-C0,Backend_Bound.Core_Bound,10.40,% Slots,,,0.00,5.14,
65.9873483,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.61,% Clocks,,,0.00,5.42,
65.9873483,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.20,% Clocks,,itlb_misses.walk_completed,0.00,5.16,
65.9873483,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,<==
65.9873483,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
65.9873483,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
65.9873483,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
65.9873483,S1-C1,Bad_Speculation,13.73,% Slots,,,0.00,5.14,
65.9873483,S1-C1,Bad_Speculation.Branch_Mispredicts,13.55,% Slots,,br_misp_retired.all_branches,0.00,5.14,
65.9873483,S1-C1,Backend_Bound,35.35,% Slots,,,0.00,5.14,<==
65.9873483,S1-C1,Backend_Bound.Memory_Bound,15.85,% Slots,,,0.00,5.14,
65.9873483,S1-C1,Backend_Bound.Core_Bound,19.51,% Slots,,,0.00,5.14,
65.9873483,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,6.21,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.86,
65.9873483,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
65.9873483,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
65.9873483,S1-C2,Bad_Speculation,10.66,% Slots,,,0.00,5.14,
65.9873483,S1-C2,Bad_Speculation.Branch_Mispredicts,10.45,% Slots,,br_misp_retired.all_branches,0.00,5.14,
65.9873483,S1-C2,Backend_Bound,50.07,% Slots,,,0.00,5.14,
65.9873483,S1-C2,Backend_Bound.Memory_Bound,29.45,% Slots,,,0.00,5.14,<==
65.9873483,S1-C2,Backend_Bound.Core_Bound,20.62,% Slots,,,0.00,5.14,
65.9873483,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
65.9873483,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,6.36,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.87,
65.9873483,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,15.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
65.9873483,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.27,% Clocks,,,0.00,5.14,
65.9873483,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
65.9873483,S1-C3,Frontend_Bound,24.35,% Slots,,,0.00,5.14,<==
65.9873483,S1-C3,Bad_Speculation,23.02,% Slots,,,0.00,5.14,
65.9873483,S1-C3,Backend_Bound,19.73,% Slots,,,0.00,5.14,
65.9873483,S1-C3,Retiring,17.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
65.9873483,S1-C3,Frontend_Bound.Frontend_Latency,22.60,% Slots,,rs_events.empty_end,0.00,5.14,
65.9873483,S1-C3,Frontend_Bound.Frontend_Bandwidth,19.29,% Slots,,,0.00,5.14,
65.9873483,S1-C3,Bad_Speculation.Branch_Mispredicts,22.56,% Slots,,br_misp_retired.all_branches,0.00,5.14,
65.9873483,S1-C3,Backend_Bound.Core_Bound,29.93,% Slots,,,0.00,5.14,
65.9873483,S1-C3,Retiring.Microcode_Sequencer,6.21,% Slots,,idq.ms_uops,0.00,5.43,
65.9873483,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.43,
65.9873483,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
65.9873483,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.19,% Clocks,,idq.ms_switches,0.00,5.43,
65.9873483,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.41,% Core_Clocks,,,0.00,5.14,
65.9873483,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
65.9873483,S1-C4,Frontend_Bound,20.17,% Slots,,,0.00,5.14,
65.9873483,S1-C4,Backend_Bound,43.93,% Slots,,,0.00,5.14,
65.9873483,S1-C4,Retiring,33.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
65.9873483,S1-C4,Frontend_Bound.Frontend_Latency,15.67,% Slots,,rs_events.empty_end,0.00,5.14,
65.9873483,S1-C4,Backend_Bound.Memory_Bound,36.54,% Slots,,,0.00,5.14,<==
65.9873483,S1-C4,Retiring.Microcode_Sequencer,2.92,% Slots,,idq.ms_uops,0.00,5.43,
65.9873483,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
65.9873483,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.71,% Clocks,,idq.ms_switches,0.00,5.43,
65.9873483,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
65.9873483,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
65.9873483,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
65.9873483,S1-C5,Frontend_Bound,22.45,% Slots,,,0.00,5.14,
65.9873483,S1-C5,Bad_Speculation,14.99,% Slots,,,0.00,5.14,
65.9873483,S1-C5,Backend_Bound,27.28,% Slots,,,0.00,5.14,
65.9873483,S1-C5,Frontend_Bound.Frontend_Latency,17.31,% Slots,,rs_events.empty_end,0.00,5.14,
65.9873483,S1-C5,Bad_Speculation.Branch_Mispredicts,14.85,% Slots,,br_misp_retired.all_branches,0.00,5.14,
65.9873483,S1-C5,Backend_Bound.Memory_Bound,24.61,% Slots,,,0.00,5.14,
65.9873483,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
65.9873483,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
65.9873483,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,<==
65.9873483,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
65.9873483,S1-C6,Frontend_Bound,23.19,% Slots,,,0.00,5.14,
65.9873483,S1-C6,Bad_Speculation,22.27,% Slots,,,0.00,5.14,
65.9873483,S1-C6,Backend_Bound,24.65,% Slots,,,0.00,5.14,
65.9873483,S1-C6,Frontend_Bound.Frontend_Latency,22.25,% Slots,,rs_events.empty_end,0.00,5.14,
65.9873483,S1-C6,Bad_Speculation.Branch_Mispredicts,22.13,% Slots,,br_misp_retired.all_branches,0.00,5.14,
65.9873483,S1-C6,Backend_Bound.Core_Bound,14.79,% Slots,,,0.00,5.14,<==
65.9873483,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.56,% Clocks,,,0.00,5.42,
65.9873483,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
65.9873483,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
65.9873483,S1-C7,Frontend_Bound,44.85,% Slots,,,0.00,5.14,
65.9873483,S1-C7,Bad_Speculation,12.26,% Slots,,,0.00,5.14,
65.9873483,S1-C7,Backend_Bound,24.25,% Slots,,,0.00,5.14,
65.9873483,S1-C7,Retiring,23.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
65.9873483,S1-C7,Frontend_Bound.Frontend_Latency,34.97,% Slots,,rs_events.empty_end,0.00,5.14,
65.9873483,S1-C7,Bad_Speculation.Branch_Mispredicts,12.12,% Slots,,br_misp_retired.all_branches,0.00,5.14,
65.9873483,S1-C7,Retiring.Microcode_Sequencer,2.55,% Slots,,idq.ms_uops,0.00,5.43,
65.9873483,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.43,
65.9873483,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,<==
65.9873483,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.32,% Clocks,,idq.ms_switches,0.00,5.43,
65.9873483,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
65.9873483,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
65.9873483,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
65.9873483,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
65.9873483,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
65.9873483,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
65.9873483,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
65.9873483,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
65.9873483,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
65.9873483,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
65.9873483,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
65.9873483,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
65.9873483,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
65.9873483,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
65.9873483,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
65.9873483,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
65.9873483,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
67.340685406,S0-C0,Frontend_Bound,35.77,% Slots,,,0.00,5.33,<==
67.340685406,S0-C0,Bad_Speculation,15.10,% Slots,,,0.00,5.33,
67.340685406,S0-C0,Backend_Bound,24.62,% Slots,,,0.00,5.33,
67.340685406,S0-C0,Bad_Speculation.Branch_Mispredicts,14.85,% Slots,,br_misp_retired.all_branches,0.00,5.33,
67.340685406,S0-C0,Backend_Bound.Core_Bound,18.84,% Slots,,,0.00,5.05,
67.340685406,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.69,% Clocks,,,0.00,5.32,
67.340685406,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
67.340685406,S0-C1,Frontend_Bound,20.17,% Slots,,,0.00,5.33,
67.340685406,S0-C1,Bad_Speculation,23.40,% Slots,,,0.00,5.33,
67.340685406,S0-C1,Backend_Bound,24.60,% Slots,,,0.00,5.33,<==
67.340685406,S0-C1,Frontend_Bound.Frontend_Latency,15.56,% Slots,,rs_events.empty_end,0.00,5.33,
67.340685406,S0-C1,Bad_Speculation.Branch_Mispredicts,23.10,% Slots,,br_misp_retired.all_branches,0.00,5.33,
67.340685406,S0-C1,Backend_Bound.Memory_Bound,13.09,% Slots,,,0.00,5.04,
67.340685406,S0-C1,Backend_Bound.Core_Bound,11.51,% Slots,,,0.00,5.04,
67.340685406,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
67.340685406,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.08,
67.340685406,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
67.340685406,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
67.340685406,S0-C2,Frontend_Bound,30.50,% Slots,,,0.00,5.33,
67.340685406,S0-C2,Bad_Speculation,16.80,% Slots,,,0.00,5.33,
67.340685406,S0-C2,Backend_Bound,26.54,% Slots,,,0.00,5.33,
67.340685406,S0-C2,Frontend_Bound.Frontend_Latency,28.75,% Slots,,rs_events.empty_end,0.00,5.33,
67.340685406,S0-C2,Bad_Speculation.Branch_Mispredicts,16.12,% Slots,,br_misp_retired.all_branches,0.00,5.33,
67.340685406,S0-C2,Backend_Bound.Core_Bound,17.86,% Slots,,,0.00,5.04,
67.340685406,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.2,
67.340685406,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
67.340685406,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.96,% Clocks,,,0.00,5.32,
67.340685406,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
67.340685406,S0-C3,Frontend_Bound,27.79,% Slots,,,0.00,5.33,<==
67.340685406,S0-C3,Bad_Speculation,14.68,% Slots,,,0.00,5.33,
67.340685406,S0-C3,Backend_Bound,23.63,% Slots,,,0.00,5.33,
67.340685406,S0-C3,Bad_Speculation.Branch_Mispredicts,14.33,% Slots,,br_misp_retired.all_branches,0.00,5.33,
67.340685406,S0-C3,Backend_Bound.Core_Bound,15.47,% Slots,,,0.00,5.04,
67.340685406,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
67.340685406,S0-C4,Frontend_Bound,26.45,% Slots,,,0.00,5.33,<==
67.340685406,S0-C4,Bad_Speculation,14.77,% Slots,,,0.00,5.33,
67.340685406,S0-C4,Backend_Bound,23.75,% Slots,,,0.00,5.33,
67.340685406,S0-C4,Bad_Speculation.Branch_Mispredicts,14.59,% Slots,,br_misp_retired.all_branches,0.00,5.33,
67.340685406,S0-C4,Backend_Bound.Core_Bound,15.27,% Slots,,,0.00,5.04,
67.340685406,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
67.340685406,S0-C5,Frontend_Bound,26.78,% Slots,,,0.00,5.33,
67.340685406,S0-C5,Bad_Speculation,16.19,% Slots,,,0.00,5.33,
67.340685406,S0-C5,Backend_Bound,22.07,% Slots,,,0.00,5.33,
67.340685406,S0-C5,Frontend_Bound.Frontend_Latency,26.79,% Slots,,rs_events.empty_end,0.00,5.33,<==
67.340685406,S0-C5,Bad_Speculation.Branch_Mispredicts,16.02,% Slots,,br_misp_retired.all_branches,0.00,5.33,
67.340685406,S0-C5,Backend_Bound.Memory_Bound,12.92,% Slots,,,0.00,5.05,
67.340685406,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.22,
67.340685406,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
67.340685406,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.08,
67.340685406,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
67.340685406,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
67.340685406,S0-C6,Frontend_Bound,38.08,% Slots,,,0.00,5.33,
67.340685406,S0-C6,Bad_Speculation,12.01,% Slots,,,0.00,5.33,
67.340685406,S0-C6,Backend_Bound,31.19,% Slots,,,0.00,5.33,
67.340685406,S0-C6,Frontend_Bound.Frontend_Latency,22.36,% Slots,,rs_events.empty_end,0.00,5.33,
67.340685406,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.61,% Slots,,,0.00,5.33,
67.340685406,S0-C6,Bad_Speculation.Branch_Mispredicts,11.77,% Slots,,br_misp_retired.all_branches,0.00,5.33,
67.340685406,S0-C6,Backend_Bound.Core_Bound,23.16,% Slots,,,0.00,5.05,
67.340685406,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
67.340685406,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.73,% Core_Clocks,,,0.00,5.34,
67.340685406,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.45,% Clocks,,,0.00,5.32,
67.340685406,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
67.340685406,S0-C7,Frontend_Bound,37.20,% Slots,,,0.00,5.34,<==
67.340685406,S0-C7,Backend_Bound,30.33,% Slots,,,0.00,5.34,
67.340685406,S0-C7,Backend_Bound.Core_Bound,21.02,% Slots,,,0.00,5.04,
67.340685406,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
67.340685406,S1-C0,Frontend_Bound,38.91,% Slots,,,0.00,5.34,
67.340685406,S1-C0,Bad_Speculation,12.41,% Slots,,,0.00,5.34,
67.340685406,S1-C0,Backend_Bound,29.85,% Slots,,,0.00,5.34,
67.340685406,S1-C0,Retiring,20.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
67.340685406,S1-C0,Frontend_Bound.Frontend_Latency,43.20,% Slots,,rs_events.empty_end,0.00,5.34,
67.340685406,S1-C0,Frontend_Bound.Frontend_Bandwidth,81.85,% Slots,,,0.00,5.33,<==
67.340685406,S1-C0,Bad_Speculation.Branch_Mispredicts,11.21,% Slots,,br_misp_retired.all_branches,0.00,5.17,
67.340685406,S1-C0,Backend_Bound.Core_Bound,33.18,% Slots,,,0.00,5.05,
67.340685406,S1-C0,Retiring.Microcode_Sequencer,3.24,% Slots,,idq.ms_uops,0.00,5.22,
67.340685406,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.60,% Clocks,,,0.00,5.22,
67.340685406,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
67.340685406,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.16,% Clocks,,idq.ms_switches,0.00,5.14,
67.340685406,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.24,% Core_Clocks,,,0.00,5.33,
67.340685406,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.50,% Core_Clocks,,,0.00,5.33,
67.340685406,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
67.340685406,S1-C1,Frontend_Bound,33.31,% Slots,,,0.00,5.34,
67.340685406,S1-C1,Backend_Bound,15.12,% Slots,,,0.00,5.34,
67.340685406,S1-C1,Frontend_Bound.Frontend_Latency,20.22,% Slots,,rs_events.empty_end,0.00,5.33,
67.340685406,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.93,% Slots,,,0.00,5.33,
67.340685406,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
67.340685406,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
67.340685406,S1-C2,Frontend_Bound,26.47,% Slots,,,0.00,5.34,<==
67.340685406,S1-C2,Bad_Speculation,18.40,% Slots,,,0.00,5.34,
67.340685406,S1-C2,Backend_Bound,25.27,% Slots,,,0.00,5.34,
67.340685406,S1-C2,Bad_Speculation.Branch_Mispredicts,17.77,% Slots,,br_misp_retired.all_branches,0.00,5.17,
67.340685406,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
67.340685406,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
67.340685406,S1-C3,Frontend_Bound,43.01,% Slots,,,0.00,5.34,
67.340685406,S1-C3,Bad_Speculation,14.73,% Slots,,,0.00,5.34,
67.340685406,S1-C3,Backend_Bound,22.02,% Slots,,,0.00,5.34,
67.340685406,S1-C3,Frontend_Bound.Frontend_Latency,31.49,% Slots,,rs_events.empty_end,0.00,5.34,
67.340685406,S1-C3,Bad_Speculation.Branch_Mispredicts,13.90,% Slots,,br_misp_retired.all_branches,0.00,5.17,
67.340685406,S1-C3,Backend_Bound.Memory_Bound,15.56,% Slots,,,0.00,5.04,
67.340685406,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.02,% Clocks,,,0.00,5.23,
67.340685406,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
67.340685406,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
67.340685406,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
67.340685406,S1-C4,Frontend_Bound,31.29,% Slots,,,0.00,5.33,<==
67.340685406,S1-C4,Backend_Bound,28.50,% Slots,,,0.00,5.33,
67.340685406,S1-C4,Frontend_Bound.Frontend_Latency,16.07,% Slots,,rs_events.empty_end,0.00,5.33,
67.340685406,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.26,% Slots,,,0.00,5.33,
67.340685406,S1-C4,Backend_Bound.Memory_Bound,27.61,% Slots,,,0.00,5.05,
67.340685406,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.22,
67.340685406,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
67.340685406,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.96,% Core_Clocks,,,0.00,5.33,
67.340685406,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
67.340685406,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
67.340685406,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
67.340685406,S1-C5,Frontend_Bound,37.49,% Slots,,,0.00,5.34,
67.340685406,S1-C5,Bad_Speculation,10.80,% Slots,,,0.00,5.34,
67.340685406,S1-C5,Backend_Bound,32.07,% Slots,,,0.00,5.34,
67.340685406,S1-C5,Retiring,23.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
67.340685406,S1-C5,Frontend_Bound.Frontend_Latency,37.65,% Slots,,rs_events.empty_end,0.00,5.33,<==
67.340685406,S1-C5,Frontend_Bound.Frontend_Bandwidth,28.07,% Slots,,,0.00,5.33,
67.340685406,S1-C5,Bad_Speculation.Branch_Mispredicts,9.53,% Slots,,br_misp_retired.all_branches,0.00,5.33,
67.340685406,S1-C5,Retiring.Microcode_Sequencer,5.86,% Slots,,idq.ms_uops,0.00,5.22,
67.340685406,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.23,
67.340685406,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
67.340685406,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.83,% Clocks,,idq.ms_switches,0.00,5.15,
67.340685406,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.94,% Core_Clocks,,,0.00,5.33,
67.340685406,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.08,
67.340685406,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
67.340685406,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
67.340685406,S1-C6,Frontend_Bound,32.73,% Slots,,,0.00,5.34,
67.340685406,S1-C6,Backend_Bound,34.02,% Slots,,,0.00,5.34,
67.340685406,S1-C6,Frontend_Bound.Frontend_Latency,36.12,% Slots,,rs_events.empty_end,0.00,5.34,
67.340685406,S1-C6,Backend_Bound.Core_Bound,40.19,% Slots,,,0.00,5.04,
67.340685406,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
67.340685406,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.95,% Clocks,,,0.00,5.32,<==
67.340685406,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
67.340685406,S1-C7,Bad_Speculation,22.99,% Slots,,,0.00,5.34,
67.340685406,S1-C7,Bad_Speculation.Branch_Mispredicts,20.48,% Slots,,br_misp_retired.all_branches,0.00,5.33,<==
67.340685406,S1-C7,Backend_Bound,20.49,% Slots,,,0.00,5.34,
67.340685406,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
67.340685406,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
67.340685406,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
67.340685406,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
67.340685406,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
67.340685406,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
67.340685406,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
67.340685406,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
67.340685406,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
67.340685406,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
67.340685406,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
67.340685406,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
67.340685406,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
67.340685406,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
67.340685406,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
67.340685406,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
67.340685406,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
68.837440538,S0-C0,Frontend_Bound,35.92,% Slots,,,0.00,5.32,
68.837440538,S0-C0,Backend_Bound,39.76,% Slots,,,0.00,5.32,<==
68.837440538,S0-C0,Retiring,27.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
68.837440538,S0-C0,Frontend_Bound.Frontend_Latency,28.09,% Slots,,rs_events.empty_end,0.00,5.32,
68.837440538,S0-C0,Frontend_Bound.Frontend_Bandwidth,34.26,% Slots,,,0.00,5.06,
68.837440538,S0-C0,Backend_Bound.Memory_Bound,19.81,% Slots,,,0.00,5.32,
68.837440538,S0-C0,Backend_Bound.Core_Bound,19.95,% Slots,,,0.00,5.32,
68.837440538,S0-C0,Retiring.Microcode_Sequencer,4.21,% Slots,,idq.ms_uops,0.00,5.05,
68.837440538,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.95,% Clocks,,,0.00,5.07,
68.837440538,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
68.837440538,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.95,% Clocks,,idq.ms_switches,0.00,5.07,
68.837440538,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.63,% Core_Clocks,,,0.00,5.33,
68.837440538,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
68.837440538,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
68.837440538,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.72,% Clocks,,,0.00,5.07,
68.837440538,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
68.837440538,S0-C1,Frontend_Bound,32.02,% Slots,,,0.00,5.32,
68.837440538,S0-C1,Backend_Bound,41.38,% Slots,,,0.00,5.32,
68.837440538,S0-C1,Frontend_Bound.Frontend_Latency,16.95,% Slots,,rs_events.empty_end,0.00,5.32,
68.837440538,S0-C1,Frontend_Bound.Frontend_Bandwidth,67.47,% Slots,,,0.00,5.06,
68.837440538,S0-C1,Backend_Bound.Memory_Bound,15.80,% Slots,,,0.00,5.32,
68.837440538,S0-C1,Backend_Bound.Core_Bound,25.57,% Slots,,,0.00,5.32,
68.837440538,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.07,
68.837440538,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
68.837440538,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.28,% Core_Clocks,,,0.00,5.33,
68.837440538,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
68.837440538,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,85.88,% Clocks,,,0.00,5.08,<==
68.837440538,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
68.837440538,S0-C2,Frontend_Bound,37.58,% Slots,,,0.00,5.32,
68.837440538,S0-C2,Backend_Bound,33.67,% Slots,,,0.00,5.32,
68.837440538,S0-C2,Retiring,13.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
68.837440538,S0-C2,Frontend_Bound.Frontend_Latency,80.24,% Slots,,rs_events.empty_end,0.00,5.32,
68.837440538,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.42,% Slots,,,0.00,5.06,
68.837440538,S0-C2,Backend_Bound.Core_Bound,42.85,% Slots,,,0.00,5.32,
68.837440538,S0-C2,Retiring.Microcode_Sequencer,8.84,% Slots,,idq.ms_uops,0.00,5.06,
68.837440538,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.05,% Clocks,,,0.00,5.07,
68.837440538,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
68.837440538,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.31,% Clocks,,idq.ms_switches,0.00,5.07,
68.837440538,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.67,% Core_Clocks,,,0.00,5.33,
68.837440538,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,102.09,% Clocks,,,0.00,5.08,
68.837440538,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
68.837440538,S0-C3,Backend_Bound,73.55,% Slots,,,0.00,5.32,
68.837440538,S0-C3,Retiring,21.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
68.837440538,S0-C3,Backend_Bound.Memory_Bound,16.69,% Slots,,,0.00,5.32,
68.837440538,S0-C3,Backend_Bound.Core_Bound,56.86,% Slots,,,0.00,5.32,
68.837440538,S0-C3,Retiring.Microcode_Sequencer,8.22,% Slots,,idq.ms_uops,0.00,5.05,
68.837440538,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,24.33,% Clocks,,idq.ms_switches,0.00,5.07,
68.837440538,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
68.837440538,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.46,% Clocks,,,0.00,5.08,<==
68.837440538,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
68.837440538,S0-C4,Frontend_Bound,38.28,% Slots,,,0.00,5.32,
68.837440538,S0-C4,Backend_Bound,39.75,% Slots,,,0.00,5.32,
68.837440538,S0-C4,Retiring,14.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
68.837440538,S0-C4,Frontend_Bound.Frontend_Latency,37.95,% Slots,,rs_events.empty_end,0.00,5.32,
68.837440538,S0-C4,Backend_Bound.Memory_Bound,29.38,% Slots,,,0.00,5.32,
68.837440538,S0-C4,Backend_Bound.Core_Bound,10.37,% Slots,,,0.00,5.32,
68.837440538,S0-C4,Retiring.Microcode_Sequencer,9.89,% Slots,,idq.ms_uops,0.00,5.05,
68.837440538,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.57,% Clocks,,,0.00,5.07,
68.837440538,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
68.837440538,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.62,% Clocks,,idq.ms_switches,0.00,5.07,
68.837440538,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
68.837440538,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
68.837440538,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
68.837440538,S0-C5,Frontend_Bound,32.69,% Slots,,,0.00,5.32,
68.837440538,S0-C5,Backend_Bound,25.98,% Slots,,,0.00,5.32,
68.837440538,S0-C5,Retiring,15.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
68.837440538,S0-C5,Frontend_Bound.Frontend_Latency,25.24,% Slots,,rs_events.empty_end,0.00,5.32,<==
68.837440538,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.04,% Slots,,,0.00,5.06,
68.837440538,S0-C5,Backend_Bound.Memory_Bound,23.38,% Slots,,,0.00,5.32,
68.837440538,S0-C5,Retiring.Microcode_Sequencer,7.60,% Slots,,idq.ms_uops,0.00,5.05,
68.837440538,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.36,% Clocks,,,0.00,5.07,
68.837440538,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
68.837440538,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.43,% Clocks,,idq.ms_switches,0.00,5.07,
68.837440538,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.20,% Core_Clocks,,,0.00,5.33,
68.837440538,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.73,% Core_Clocks,,,0.00,5.33,
68.837440538,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,13.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
68.837440538,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
68.837440538,S0-C6,Frontend_Bound,37.30,% Slots,,,0.00,5.32,
68.837440538,S0-C6,Backend_Bound,40.00,% Slots,,,0.00,5.32,
68.837440538,S0-C6,Frontend_Bound.Frontend_Latency,21.89,% Slots,,rs_events.empty_end,0.00,5.32,
68.837440538,S0-C6,Backend_Bound.Core_Bound,31.74,% Slots,,,0.00,5.32,<==
68.837440538,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.33,% Clocks,,,0.00,5.07,
68.837440538,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
68.837440538,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
68.837440538,S0-C7,Frontend_Bound,36.55,% Slots,,,0.00,5.32,
68.837440538,S0-C7,Bad_Speculation,10.05,% Slots,,,0.00,5.32,
68.837440538,S0-C7,Backend_Bound,25.62,% Slots,,,0.00,5.32,
68.837440538,S0-C7,Frontend_Bound.Frontend_Latency,22.36,% Slots,,rs_events.empty_end,0.00,5.32,
68.837440538,S0-C7,Bad_Speculation.Branch_Mispredicts,9.90,% Slots,,br_misp_retired.all_branches,0.00,5.32,
68.837440538,S0-C7,Backend_Bound.Memory_Bound,13.97,% Slots,,,0.00,5.32,
68.837440538,S0-C7,Backend_Bound.Core_Bound,11.65,% Slots,,,0.00,5.32,
68.837440538,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
68.837440538,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
68.837440538,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
68.837440538,S1-C0,Frontend_Bound,38.90,% Slots,,,0.00,5.32,
68.837440538,S1-C0,Backend_Bound,38.67,% Slots,,,0.00,5.32,
68.837440538,S1-C0,Retiring,15.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
68.837440538,S1-C0,Frontend_Bound.Frontend_Latency,23.82,% Slots,,rs_events.empty_end,0.00,5.32,
68.837440538,S1-C0,Frontend_Bound.Frontend_Bandwidth,34.70,% Slots,,,0.00,5.06,
68.837440538,S1-C0,Backend_Bound.Memory_Bound,21.59,% Slots,,,0.00,5.32,
68.837440538,S1-C0,Backend_Bound.Core_Bound,17.08,% Slots,,,0.00,5.32,
68.837440538,S1-C0,Retiring.Microcode_Sequencer,11.27,% Slots,,idq.ms_uops,0.00,5.06,
68.837440538,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.97,% Clocks,,,0.00,5.07,
68.837440538,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
68.837440538,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.10,% Clocks,,idq.ms_switches,0.00,5.07,
68.837440538,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.97,% Core_Clocks,,,0.00,5.34,<==
68.837440538,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
68.837440538,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
68.837440538,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
68.837440538,S1-C1,Frontend_Bound,33.18,% Slots,,,0.00,5.32,
68.837440538,S1-C1,Backend_Bound,15.26,% Slots,,,0.00,5.32,
68.837440538,S1-C1,Retiring,42.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
68.837440538,S1-C1,Frontend_Bound.Frontend_Latency,16.94,% Slots,,rs_events.empty_end,0.00,5.32,
68.837440538,S1-C1,Frontend_Bound.Frontend_Bandwidth,19.55,% Slots,,,0.00,5.06,
68.837440538,S1-C1,Retiring.Microcode_Sequencer,2.24,% Slots,,idq.ms_uops,0.00,5.06,<==
68.837440538,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.46,% Clocks,,,0.00,5.07,
68.837440538,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
68.837440538,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.74,% Clocks,,idq.ms_switches,0.00,5.07,
68.837440538,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
68.837440538,S1-C2,Frontend_Bound,31.50,% Slots,,,0.00,5.32,
68.837440538,S1-C2,Bad_Speculation,11.81,% Slots,,,0.00,5.32,
68.837440538,S1-C2,Backend_Bound,29.16,% Slots,,,0.00,5.32,
68.837440538,S1-C2,Retiring,18.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
68.837440538,S1-C2,Frontend_Bound.Frontend_Latency,23.48,% Slots,,rs_events.empty_end,0.00,5.32,
68.837440538,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.46,% Slots,,,0.00,5.06,
68.837440538,S1-C2,Bad_Speculation.Branch_Mispredicts,11.48,% Slots,,br_misp_retired.all_branches,0.00,5.32,
68.837440538,S1-C2,Backend_Bound.Core_Bound,103.89,% Slots,,,0.00,5.32,
68.837440538,S1-C2,Retiring.Microcode_Sequencer,3.88,% Slots,,idq.ms_uops,0.00,5.06,
68.837440538,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.07,
68.837440538,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
68.837440538,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,90.55,% Clocks,,idq.ms_switches,0.00,5.07,<==
68.837440538,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.76,% Core_Clocks,,,0.00,5.34,
68.837440538,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.62,% Core_Clocks,,,0.00,5.33,
68.837440538,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
68.837440538,S1-C3,Frontend_Bound,39.83,% Slots,,,0.00,5.32,
68.837440538,S1-C3,Bad_Speculation,15.56,% Slots,,,0.00,5.32,
68.837440538,S1-C3,Backend_Bound,22.19,% Slots,,,0.00,5.32,
68.837440538,S1-C3,Retiring,19.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
68.837440538,S1-C3,Frontend_Bound.Frontend_Bandwidth,85.87,% Slots,,,0.00,5.06,
68.837440538,S1-C3,Bad_Speculation.Branch_Mispredicts,15.17,% Slots,,br_misp_retired.all_branches,0.00,5.32,
68.837440538,S1-C3,Backend_Bound.Core_Bound,14.13,% Slots,,,0.00,5.32,
68.837440538,S1-C3,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.06,
68.837440538,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.00,% Clocks,,idq.ms_switches,0.00,5.07,
68.837440538,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.09,% Core_Clocks,,,0.00,5.34,<==
68.837440538,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.93,% Clocks,,,0.00,5.07,
68.837440538,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
68.837440538,S1-C4,Frontend_Bound,27.57,% Slots,,,0.00,5.32,<==
68.837440538,S1-C4,Bad_Speculation,16.46,% Slots,,,0.00,5.32,
68.837440538,S1-C4,Backend_Bound,22.27,% Slots,,,0.00,5.32,
68.837440538,S1-C4,Retiring,16.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
68.837440538,S1-C4,Bad_Speculation.Branch_Mispredicts,16.20,% Slots,,br_misp_retired.all_branches,0.00,5.32,
68.837440538,S1-C4,Backend_Bound.Memory_Bound,13.07,% Slots,,,0.00,5.32,
68.837440538,S1-C4,Retiring.Microcode_Sequencer,13.20,% Slots,,idq.ms_uops,0.00,5.06,
68.837440538,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.47,% Clocks,,idq.ms_switches,0.00,5.07,
68.837440538,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
68.837440538,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
68.837440538,S1-C5,Frontend_Bound,39.87,% Slots,,,0.00,5.31,
68.837440538,S1-C5,Backend_Bound,38.15,% Slots,,,0.00,5.31,
68.837440538,S1-C5,Retiring,16.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
68.837440538,S1-C5,Frontend_Bound.Frontend_Latency,15.42,% Slots,,rs_events.empty_end,0.00,5.31,
68.837440538,S1-C5,Frontend_Bound.Frontend_Bandwidth,32.77,% Slots,,,0.00,5.06,
68.837440538,S1-C5,Backend_Bound.Memory_Bound,22.61,% Slots,,,0.00,5.31,
68.837440538,S1-C5,Backend_Bound.Core_Bound,15.54,% Slots,,,0.00,5.31,
68.837440538,S1-C5,Retiring.Microcode_Sequencer,13.13,% Slots,,idq.ms_uops,0.00,5.06,
68.837440538,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.07,
68.837440538,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
68.837440538,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.16,% Clocks,,idq.ms_switches,0.00,5.07,
68.837440538,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.40,% Core_Clocks,,,0.00,5.34,<==
68.837440538,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
68.837440538,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
68.837440538,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,85.65,% Clocks,,,0.00,5.07,
68.837440538,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
68.837440538,S1-C6,Frontend_Bound,25.45,% Slots,,,0.00,5.32,
68.837440538,S1-C6,Backend_Bound,50.58,% Slots,,,0.00,5.32,
68.837440538,S1-C6,Retiring,17.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
68.837440538,S1-C6,Frontend_Bound.Frontend_Bandwidth,51.54,% Slots,,,0.00,5.05,
68.837440538,S1-C6,Backend_Bound.Memory_Bound,16.54,% Slots,,,0.00,5.32,
68.837440538,S1-C6,Backend_Bound.Core_Bound,34.04,% Slots,,,0.00,5.32,
68.837440538,S1-C6,Retiring.Microcode_Sequencer,8.78,% Slots,,idq.ms_uops,0.00,5.06,
68.837440538,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.18,% Clocks,,idq.ms_switches,0.00,5.07,
68.837440538,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.17,% Core_Clocks,,,0.00,5.34,
68.837440538,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
68.837440538,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
68.837440538,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,88.27,% Clocks,,,0.00,5.07,<==
68.837440538,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
68.837440538,S1-C7,Frontend_Bound,33.37,% Slots,,,0.00,5.32,
68.837440538,S1-C7,Backend_Bound,43.47,% Slots,,,0.00,5.32,
68.837440538,S1-C7,Retiring,28.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
68.837440538,S1-C7,Frontend_Bound.Frontend_Latency,16.40,% Slots,,rs_events.empty_end,0.00,5.32,
68.837440538,S1-C7,Frontend_Bound.Frontend_Bandwidth,33.58,% Slots,,,0.00,5.06,
68.837440538,S1-C7,Backend_Bound.Memory_Bound,12.85,% Slots,,,0.00,5.32,
68.837440538,S1-C7,Backend_Bound.Core_Bound,30.63,% Slots,,,0.00,5.32,<==
68.837440538,S1-C7,Retiring.Microcode_Sequencer,5.07,% Slots,,idq.ms_uops,0.00,5.06,
68.837440538,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.07,
68.837440538,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
68.837440538,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.93,% Clocks,,idq.ms_switches,0.00,5.07,
68.837440538,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.62,% Core_Clocks,,,0.00,5.34,
68.837440538,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
68.837440538,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
68.837440538,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
68.837440538,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
68.837440538,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
68.837440538,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
68.837440538,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
68.837440538,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
68.837440538,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
68.837440538,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
68.837440538,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
68.837440538,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
68.837440538,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
68.837440538,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
68.837440538,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
68.837440538,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
68.837440538,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
70.31932334,S0-C0,Frontend_Bound,32.55,% Slots,,,0.00,5.14,
70.31932334,S0-C0,Bad_Speculation,13.36,% Slots,,,0.00,5.14,
70.31932334,S0-C0,Backend_Bound,23.17,% Slots,,,0.00,5.14,
70.31932334,S0-C0,Frontend_Bound.Frontend_Latency,27.30,% Slots,,rs_events.empty_end,0.00,5.13,
70.31932334,S0-C0,Bad_Speculation.Branch_Mispredicts,13.20,% Slots,,br_misp_retired.all_branches,0.00,5.14,
70.31932334,S0-C0,Backend_Bound.Memory_Bound,22.37,% Slots,,,0.00,5.13,
70.31932334,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.4,
70.31932334,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
70.31932334,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
70.31932334,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
70.31932334,S0-C1,Frontend_Bound,35.48,% Slots,,,0.00,5.13,
70.31932334,S0-C1,Bad_Speculation,18.39,% Slots,,,0.00,5.13,
70.31932334,S0-C1,Backend_Bound,18.57,% Slots,,,0.00,5.13,
70.31932334,S0-C1,Frontend_Bound.Frontend_Latency,18.19,% Slots,,rs_events.empty_end,0.00,5.13,
70.31932334,S0-C1,Frontend_Bound.Frontend_Bandwidth,39.22,% Slots,,,0.00,5.13,<==
70.31932334,S0-C1,Bad_Speculation.Branch_Mispredicts,18.17,% Slots,,br_misp_retired.all_branches,0.00,5.13,
70.31932334,S0-C1,Backend_Bound.Memory_Bound,21.80,% Slots,,,0.00,5.13,
70.31932334,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.19,% Clocks,,,0.00,5.4,
70.31932334,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
70.31932334,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.07,% Core_Clocks,,,0.00,5.13,
70.31932334,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.02,% Core_Clocks,,,0.00,5.13,
70.31932334,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
70.31932334,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
70.31932334,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
70.31932334,S0-C2,Frontend_Bound,28.51,% Slots,,,0.00,5.14,
70.31932334,S0-C2,Bad_Speculation,16.01,% Slots,,,0.00,5.14,
70.31932334,S0-C2,Backend_Bound,21.87,% Slots,,,0.00,5.14,
70.31932334,S0-C2,Retiring,33.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
70.31932334,S0-C2,Frontend_Bound.Frontend_Latency,19.03,% Slots,,rs_events.empty_end,0.00,5.13,
70.31932334,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.46,% Slots,,,0.00,5.14,
70.31932334,S0-C2,Bad_Speculation.Branch_Mispredicts,15.83,% Slots,,br_misp_retired.all_branches,0.00,5.14,
70.31932334,S0-C2,Backend_Bound.Memory_Bound,31.19,% Slots,,,0.00,5.13,
70.31932334,S0-C2,Retiring.Microcode_Sequencer,1.51,% Slots,,idq.ms_uops,0.00,5.41,<==
70.31932334,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.38,% Clocks,,,0.00,5.4,
70.31932334,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
70.31932334,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.14,% Clocks,,idq.ms_switches,0.00,5.4,
70.31932334,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.26,% Core_Clocks,,,0.00,5.13,
70.31932334,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.97,% Core_Clocks,,,0.00,5.13,
70.31932334,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
70.31932334,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
70.31932334,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
70.31932334,S0-C3,Frontend_Bound,29.27,% Slots,,,0.00,5.13,
70.31932334,S0-C3,Bad_Speculation,19.06,% Slots,,,0.00,5.13,
70.31932334,S0-C3,Backend_Bound,17.41,% Slots,,,0.00,5.13,
70.31932334,S0-C3,Frontend_Bound.Frontend_Latency,22.84,% Slots,,rs_events.empty_end,0.00,5.13,
70.31932334,S0-C3,Bad_Speculation.Branch_Mispredicts,18.91,% Slots,,br_misp_retired.all_branches,0.00,5.13,
70.31932334,S0-C3,Backend_Bound.Memory_Bound,13.97,% Slots,,,0.00,5.13,
70.31932334,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.4,
70.31932334,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
70.31932334,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
70.31932334,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
70.31932334,S0-C4,Frontend_Bound,24.25,% Slots,,,0.00,5.14,
70.31932334,S0-C4,Bad_Speculation,24.61,% Slots,,,0.00,5.14,
70.31932334,S0-C4,Backend_Bound,21.05,% Slots,,,0.00,5.14,
70.31932334,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.45,% Slots,,,0.00,5.14,
70.31932334,S0-C4,Bad_Speculation.Branch_Mispredicts,24.44,% Slots,,br_misp_retired.all_branches,0.00,5.14,<==
70.31932334,S0-C4,Backend_Bound.Core_Bound,30.63,% Slots,,,0.00,5.13,
70.31932334,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.26,% Core_Clocks,,,0.00,5.13,
70.31932334,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.15,% Core_Clocks,,,0.00,5.13,
70.31932334,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.20,% Clocks,,,0.00,5.13,
70.31932334,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
70.31932334,S0-C5,Frontend_Bound,28.72,% Slots,,,0.00,5.13,
70.31932334,S0-C5,Bad_Speculation,19.11,% Slots,,,0.00,5.13,
70.31932334,S0-C5,Backend_Bound,21.17,% Slots,,,0.00,5.13,
70.31932334,S0-C5,Frontend_Bound.Frontend_Latency,29.17,% Slots,,rs_events.empty_end,0.00,5.13,<==
70.31932334,S0-C5,Bad_Speculation.Branch_Mispredicts,18.90,% Slots,,br_misp_retired.all_branches,0.00,5.13,
70.31932334,S0-C5,Backend_Bound.Memory_Bound,90.42,% Slots,,,0.00,5.13,
70.31932334,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.17,% Clocks,,,0.00,5.4,
70.31932334,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
70.31932334,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
70.31932334,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
70.31932334,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
70.31932334,S0-C6,Frontend_Bound,39.10,% Slots,,,0.00,5.14,
70.31932334,S0-C6,Bad_Speculation,16.20,% Slots,,,0.00,5.14,
70.31932334,S0-C6,Backend_Bound,14.67,% Slots,,,0.00,5.14,
70.31932334,S0-C6,Frontend_Bound.Frontend_Latency,28.76,% Slots,,rs_events.empty_end,0.00,5.13,
70.31932334,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.04,% Slots,,,0.00,5.14,
70.31932334,S0-C6,Bad_Speculation.Branch_Mispredicts,16.01,% Slots,,br_misp_retired.all_branches,0.00,5.14,
70.31932334,S0-C6,Backend_Bound.Memory_Bound,16.79,% Slots,,,0.00,5.13,
70.31932334,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,0.00,5.4,
70.31932334,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
70.31932334,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.94,% Core_Clocks,,,0.00,5.13,
70.31932334,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.14,% Core_Clocks,,,0.00,5.14,
70.31932334,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
70.31932334,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
70.31932334,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
70.31932334,S0-C7,Frontend_Bound,40.88,% Slots,,,0.00,5.14,
70.31932334,S0-C7,Bad_Speculation,17.11,% Slots,,,0.00,5.14,
70.31932334,S0-C7,Backend_Bound,18.18,% Slots,,,0.00,5.14,
70.31932334,S0-C7,Frontend_Bound.Frontend_Latency,31.89,% Slots,,rs_events.empty_end,0.00,5.13,<==
70.31932334,S0-C7,Bad_Speculation.Branch_Mispredicts,16.81,% Slots,,br_misp_retired.all_branches,0.00,5.14,
70.31932334,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.4,
70.31932334,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
70.31932334,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
70.31932334,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
70.31932334,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
70.31932334,S1-C0,Bad_Speculation,14.44,% Slots,,,0.00,5.13,
70.31932334,S1-C0,Bad_Speculation.Branch_Mispredicts,14.16,% Slots,,br_misp_retired.all_branches,0.00,5.13,
70.31932334,S1-C0,Backend_Bound,44.33,% Slots,,,0.00,5.13,
70.31932334,S1-C0,Backend_Bound.Core_Bound,66.05,% Slots,,,0.00,5.13,<==
70.31932334,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
70.31932334,S1-C1,Frontend_Bound,32.75,% Slots,,,0.00,5.13,
70.31932334,S1-C1,Backend_Bound,16.52,% Slots,,,0.00,5.13,
70.31932334,S1-C1,Retiring,42.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
70.31932334,S1-C1,Frontend_Bound.Frontend_Latency,16.90,% Slots,,rs_events.empty_end,0.00,5.13,
70.31932334,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.62,% Slots,,,0.00,5.13,
70.31932334,S1-C1,Backend_Bound.Memory_Bound,12.63,% Slots,,,0.00,5.13,
70.31932334,S1-C1,Retiring.Microcode_Sequencer,2.44,% Slots,,idq.ms_uops,0.00,5.41,<==
70.31932334,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
70.31932334,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.65,% Clocks,,idq.ms_switches,0.00,5.4,
70.31932334,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,25.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
70.31932334,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
70.31932334,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
70.31932334,S1-C2,Backend_Bound,50.84,% Slots,,,0.00,5.13,
70.31932334,S1-C2,Backend_Bound.Memory_Bound,101.53,% Slots,,,0.00,5.13,
70.31932334,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,<==
70.31932334,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
70.31932334,S1-C3,Frontend_Bound,24.71,% Slots,,,0.00,5.13,
70.31932334,S1-C3,Backend_Bound,40.96,% Slots,,,0.00,5.13,
70.31932334,S1-C3,Retiring,29.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
70.31932334,S1-C3,Frontend_Bound.Frontend_Latency,20.02,% Slots,,rs_events.empty_end,0.00,5.13,
70.31932334,S1-C3,Backend_Bound.Core_Bound,46.62,% Slots,,,0.00,5.13,
70.31932334,S1-C3,Retiring.Microcode_Sequencer,8.05,% Slots,,idq.ms_uops,0.00,5.41,
70.31932334,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
70.31932334,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.51,% Clocks,,idq.ms_switches,0.00,5.4,
70.31932334,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.25,% Clocks,,,0.00,5.13,<==
70.31932334,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
70.31932334,S1-C4,Frontend_Bound,20.62,% Slots,,,0.00,5.13,
70.31932334,S1-C4,Backend_Bound,47.22,% Slots,,,0.00,5.13,
70.31932334,S1-C4,Retiring,28.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
70.31932334,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.75,% Slots,,,0.00,5.13,
70.31932334,S1-C4,Backend_Bound.Core_Bound,63.01,% Slots,,,0.00,5.13,
70.31932334,S1-C4,Retiring.Microcode_Sequencer,7.88,% Slots,,idq.ms_uops,0.00,5.41,
70.31932334,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.23,% Clocks,,idq.ms_switches,0.00,5.4,
70.31932334,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.05,% Core_Clocks,,,0.00,5.13,
70.31932334,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.50,% Core_Clocks,,,0.00,5.13,
70.31932334,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.42,% Clocks,,,0.00,5.13,<==
70.31932334,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
70.31932334,S1-C5,Backend_Bound,47.10,% Slots,,,0.00,5.13,
70.31932334,S1-C5,Retiring,28.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
70.31932334,S1-C5,Backend_Bound.Core_Bound,56.53,% Slots,,,0.00,5.13,
70.31932334,S1-C5,Retiring.Microcode_Sequencer,8.22,% Slots,,idq.ms_uops,0.00,5.41,
70.31932334,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.92,% Clocks,,idq.ms_switches,0.00,5.4,
70.31932334,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.26,% Clocks,,,0.00,5.13,<==
70.31932334,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
70.31932334,S1-C6,Frontend_Bound,30.69,% Slots,,,0.00,5.13,
70.31932334,S1-C6,Backend_Bound,33.96,% Slots,,,0.00,5.13,
70.31932334,S1-C6,Frontend_Bound.Frontend_Latency,26.51,% Slots,,rs_events.empty_end,0.00,5.13,
70.31932334,S1-C6,Backend_Bound.Memory_Bound,38.34,% Slots,,,0.00,5.13,<==
70.31932334,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.95,% Clocks,,,0.00,5.4,
70.31932334,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
70.31932334,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
70.31932334,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
70.31932334,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
70.31932334,S1-C7,Frontend_Bound,25.05,% Slots,,,0.00,5.13,
70.31932334,S1-C7,Backend_Bound,29.44,% Slots,,,0.00,5.13,
70.31932334,S1-C7,Retiring,23.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
70.31932334,S1-C7,Frontend_Bound.Frontend_Latency,19.90,% Slots,,rs_events.empty_end,0.00,5.13,
70.31932334,S1-C7,Backend_Bound.Core_Bound,54.07,% Slots,,,0.00,5.13,
70.31932334,S1-C7,Retiring.Microcode_Sequencer,3.98,% Slots,,idq.ms_uops,0.00,5.41,
70.31932334,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.4,
70.31932334,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
70.31932334,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.27,% Clocks,,idq.ms_switches,0.00,5.4,
70.31932334,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.16,% Clocks,,,0.00,5.13,<==
70.31932334,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
70.31932334,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
70.31932334,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
70.31932334,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
70.31932334,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
70.31932334,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
70.31932334,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
70.31932334,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
70.31932334,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
70.31932334,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
70.31932334,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
70.31932334,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
70.31932334,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
70.31932334,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
70.31932334,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
70.31932334,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
70.31932334,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
71.822231505,S0-C0,Frontend_Bound,25.75,% Slots,,,0.00,5.33,
71.822231505,S0-C0,Bad_Speculation,11.18,% Slots,,,0.00,5.33,
71.822231505,S0-C0,Backend_Bound,35.83,% Slots,,,0.00,5.33,<==
71.822231505,S0-C0,Frontend_Bound.Frontend_Latency,20.34,% Slots,,rs_events.empty_end,0.00,5.32,
71.822231505,S0-C0,Bad_Speculation.Branch_Mispredicts,10.98,% Slots,,br_misp_retired.all_branches,0.00,5.32,
71.822231505,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.69,% Clocks,,,0.00,5.32,
71.822231505,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
71.822231505,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
71.822231505,S0-C1,Backend_Bound,49.44,% Slots,,,0.00,5.32,
71.822231505,S0-C1,Backend_Bound.Memory_Bound,76.33,% Slots,,,0.00,5.06,<==
71.822231505,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
71.822231505,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
71.822231505,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
71.822231505,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
71.822231505,S0-C2,Frontend_Bound,23.07,% Slots,,,0.00,5.32,
71.822231505,S0-C2,Backend_Bound,49.14,% Slots,,,0.00,5.32,<==
71.822231505,S0-C2,Frontend_Bound.Frontend_Latency,34.19,% Slots,,rs_events.empty_end,0.00,5.32,
71.822231505,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.32,
71.822231505,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
71.822231505,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
71.822231505,S0-C3,Frontend_Bound,27.10,% Slots,,,0.00,5.32,
71.822231505,S0-C3,Bad_Speculation,10.65,% Slots,,,0.00,5.32,
71.822231505,S0-C3,Backend_Bound,35.01,% Slots,,,0.00,5.32,
71.822231505,S0-C3,Frontend_Bound.Frontend_Latency,21.59,% Slots,,rs_events.empty_end,0.00,5.32,
71.822231505,S0-C3,Bad_Speculation.Branch_Mispredicts,10.48,% Slots,,br_misp_retired.all_branches,0.00,5.32,
71.822231505,S0-C3,Backend_Bound.Memory_Bound,25.50,% Slots,,,0.00,5.06,<==
71.822231505,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.64,% Clocks,,,0.00,5.31,
71.822231505,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
71.822231505,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
71.822231505,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
71.822231505,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
71.822231505,S0-C4,Backend_Bound,50.52,% Slots,,,0.00,5.32,
71.822231505,S0-C4,Backend_Bound.Memory_Bound,79.16,% Slots,,,0.00,5.06,
71.822231505,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,14.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
71.822231505,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
71.822231505,S0-C5,Frontend_Bound,21.20,% Slots,,,0.00,5.32,
71.822231505,S0-C5,Bad_Speculation,12.79,% Slots,,,0.00,5.32,
71.822231505,S0-C5,Backend_Bound,36.99,% Slots,,,0.00,5.32,<==
71.822231505,S0-C5,Bad_Speculation.Branch_Mispredicts,12.52,% Slots,,br_misp_retired.all_branches,0.00,5.32,
71.822231505,S0-C5,Backend_Bound.Memory_Bound,16.06,% Slots,,,0.00,5.06,
71.822231505,S0-C5,Backend_Bound.Core_Bound,20.93,% Slots,,,0.00,5.06,
71.822231505,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
71.822231505,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
71.822231505,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.03,% Clocks,,,0.00,5.33,
71.822231505,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
71.822231505,S0-C6,Frontend_Bound,26.98,% Slots,,,0.00,5.32,
71.822231505,S0-C6,Bad_Speculation,11.13,% Slots,,,0.00,5.32,
71.822231505,S0-C6,Backend_Bound,31.89,% Slots,,,0.00,5.32,
71.822231505,S0-C6,Frontend_Bound.Frontend_Latency,20.76,% Slots,,rs_events.empty_end,0.00,5.32,
71.822231505,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.50,% Slots,,,0.00,5.32,
71.822231505,S0-C6,Bad_Speculation.Branch_Mispredicts,10.76,% Slots,,br_misp_retired.all_branches,0.00,5.32,
71.822231505,S0-C6,Backend_Bound.Memory_Bound,61.04,% Slots,,,0.00,5.06,<==
71.822231505,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.31,% Clocks,,,0.00,5.31,
71.822231505,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
71.822231505,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.48,% Core_Clocks,,,0.00,5.33,
71.822231505,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.97,% Core_Clocks,,,0.00,5.32,
71.822231505,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
71.822231505,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
71.822231505,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
71.822231505,S0-C7,Frontend_Bound,20.72,% Slots,,,0.00,5.32,
71.822231505,S0-C7,Bad_Speculation,22.27,% Slots,,,0.00,5.32,
71.822231505,S0-C7,Backend_Bound,19.45,% Slots,,,0.00,5.32,
71.822231505,S0-C7,Frontend_Bound.Frontend_Latency,15.04,% Slots,,rs_events.empty_end,0.00,5.32,
71.822231505,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.50,% Slots,,,0.00,5.32,
71.822231505,S0-C7,Bad_Speculation.Branch_Mispredicts,22.07,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
71.822231505,S0-C7,Backend_Bound.Memory_Bound,18.10,% Slots,,,0.00,5.06,
71.822231505,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.25,% Clocks,,,0.00,5.32,
71.822231505,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
71.822231505,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.83,% Core_Clocks,,,0.00,5.33,
71.822231505,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
71.822231505,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
71.822231505,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
71.822231505,S1-C0,Frontend_Bound,27.06,% Slots,,,0.00,5.32,
71.822231505,S1-C0,Bad_Speculation,10.29,% Slots,,,0.00,5.32,
71.822231505,S1-C0,Backend_Bound,32.02,% Slots,,,0.00,5.32,
71.822231505,S1-C0,Frontend_Bound.Frontend_Latency,22.87,% Slots,,rs_events.empty_end,0.00,5.32,
71.822231505,S1-C0,Bad_Speculation.Branch_Mispredicts,9.86,% Slots,,br_misp_retired.all_branches,0.00,5.09,
71.822231505,S1-C0,Backend_Bound.Memory_Bound,18.66,% Slots,,,0.00,5.06,
71.822231505,S1-C0,Backend_Bound.Core_Bound,13.37,% Slots,,,0.00,5.06,
71.822231505,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.32,
71.822231505,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
71.822231505,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
71.822231505,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.49,% Clocks,,,0.00,5.32,
71.822231505,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
71.822231505,S1-C1,Frontend_Bound,33.97,% Slots,,,0.00,5.32,
71.822231505,S1-C1,Backend_Bound,14.60,% Slots,,,0.00,5.32,
71.822231505,S1-C1,Retiring,40.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
71.822231505,S1-C1,Frontend_Bound.Frontend_Latency,17.67,% Slots,,rs_events.empty_end,0.00,5.32,
71.822231505,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.38,% Slots,,,0.00,5.32,
71.822231505,S1-C1,Retiring.Microcode_Sequencer,2.23,% Slots,,idq.ms_uops,0.00,5.32,<==
71.822231505,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.32,
71.822231505,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
71.822231505,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.38,% Clocks,,idq.ms_switches,0.00,5.3,
71.822231505,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
71.822231505,S1-C2,Bad_Speculation,12.05,% Slots,,,0.00,5.32,
71.822231505,S1-C2,Bad_Speculation.Branch_Mispredicts,11.90,% Slots,,br_misp_retired.all_branches,0.00,5.09,
71.822231505,S1-C2,Backend_Bound,36.63,% Slots,,,0.00,5.32,
71.822231505,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
71.822231505,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
71.822231505,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
71.822231505,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.07,% Slots,,,0.00,5.32,
71.822231505,S1-C3,Bad_Speculation.Branch_Mispredicts,12.86,% Slots,,br_misp_retired.all_branches,0.00,5.08,
71.822231505,S1-C3,Backend_Bound.Memory_Bound,38.33,% Slots,,,0.00,5.06,
71.822231505,S1-C3,Retiring.Microcode_Sequencer,8.04,% Slots,,idq.ms_uops,0.00,5.32,
71.822231505,S1-C3,Bad_Speculation,13.09,% Slots,,,0.00,5.32,
71.822231505,S1-C3,Backend_Bound,36.32,% Slots,,,0.00,5.32,
71.822231505,S1-C3,Retiring,20.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
71.822231505,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.65,% Clocks,,idq.ms_switches,0.00,5.3,
71.822231505,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.73,% Core_Clocks,,,0.00,5.33,
71.822231505,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
71.822231505,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
71.822231505,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
71.822231505,S1-C4,Backend_Bound,32.76,% Slots,,,0.00,5.32,
71.822231505,S1-C4,Backend_Bound.Memory_Bound,13.63,% Slots,,,0.00,5.06,
71.822231505,S1-C4,Backend_Bound.Core_Bound,19.13,% Slots,,,0.00,5.06,
71.822231505,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
71.822231505,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
71.822231505,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.29,% Clocks,,,0.00,5.32,<==
71.822231505,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
71.822231505,S1-C5,Frontend_Bound,27.65,% Slots,,,0.00,5.32,
71.822231505,S1-C5,Bad_Speculation,14.60,% Slots,,,0.00,5.32,
71.822231505,S1-C5,Backend_Bound,27.17,% Slots,,,0.00,5.32,
71.822231505,S1-C5,Frontend_Bound.Frontend_Latency,25.71,% Slots,,rs_events.empty_end,0.00,5.32,
71.822231505,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.57,% Slots,,,0.00,5.32,
71.822231505,S1-C5,Bad_Speculation.Branch_Mispredicts,14.30,% Slots,,br_misp_retired.all_branches,0.00,5.32,
71.822231505,S1-C5,Backend_Bound.Core_Bound,52.26,% Slots,,,0.00,5.06,
71.822231505,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
71.822231505,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.06,% Core_Clocks,,,0.00,5.32,
71.822231505,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.20,% Core_Clocks,,,0.00,5.33,
71.822231505,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
71.822231505,S1-C6,Frontend_Bound,20.63,% Slots,,,0.00,5.32,
71.822231505,S1-C6,Backend_Bound,47.03,% Slots,,,0.00,5.32,
71.822231505,S1-C6,Backend_Bound.Memory_Bound,14.85,% Slots,,,0.00,5.06,
71.822231505,S1-C6,Backend_Bound.Core_Bound,32.18,% Slots,,,0.00,5.06,
71.822231505,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
71.822231505,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
71.822231505,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.53,% Clocks,,,0.00,5.32,<==
71.822231505,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
71.822231505,S1-C7,Frontend_Bound,24.91,% Slots,,,0.00,5.32,
71.822231505,S1-C7,Backend_Bound,45.98,% Slots,,,0.00,5.32,
71.822231505,S1-C7,Frontend_Bound.Frontend_Latency,18.00,% Slots,,rs_events.empty_end,0.00,5.32,
71.822231505,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.32,
71.822231505,S1-C7,Backend_Bound.Memory_Bound,58.67,% Slots,,,0.00,5.06,<==
71.822231505,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.04,% Clocks,,,0.00,5.32,
71.822231505,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
71.822231505,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.87,% Core_Clocks,,,0.00,5.33,
71.822231505,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.52,% Core_Clocks,,,0.00,5.33,
71.822231505,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
71.822231505,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
71.822231505,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
71.822231505,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
71.822231505,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
71.822231505,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
71.822231505,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
71.822231505,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
71.822231505,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
71.822231505,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
71.822231505,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
71.822231505,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
71.822231505,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
71.822231505,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
71.822231505,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
71.822231505,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
71.822231505,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
71.822231505,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
71.822231505,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
73.311265136,S0-C0,Frontend_Bound,31.74,% Slots,,,0.00,5.37,
73.311265136,S0-C0,Backend_Bound,40.53,% Slots,,,0.00,5.37,
73.311265136,S0-C0,Frontend_Bound.Frontend_Bandwidth,75.22,% Slots,,,0.00,5.11,
73.311265136,S0-C0,Backend_Bound.Memory_Bound,15.71,% Slots,,,0.00,5.11,
73.311265136,S0-C0,Backend_Bound.Core_Bound,24.82,% Slots,,,0.00,5.11,
73.311265136,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.87,% Core_Clocks,,,0.00,5.38,
73.311265136,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
73.311265136,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
73.311265136,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
73.311265136,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.58,% Clocks,,,0.00,5.1,<==
73.311265136,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
73.311265136,S0-C1,Frontend_Bound,39.26,% Slots,,,0.00,5.37,
73.311265136,S0-C1,Backend_Bound,38.20,% Slots,,,0.00,5.37,
73.311265136,S0-C1,Retiring,14.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
73.311265136,S0-C1,Frontend_Bound.Frontend_Latency,30.14,% Slots,,rs_events.empty_end,0.00,5.11,<==
73.311265136,S0-C1,Backend_Bound.Memory_Bound,18.36,% Slots,,,0.00,5.11,
73.311265136,S0-C1,Backend_Bound.Core_Bound,19.83,% Slots,,,0.00,5.11,
73.311265136,S0-C1,Retiring.Microcode_Sequencer,4.29,% Slots,,idq.ms_uops,0.00,5.11,
73.311265136,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.51,% Clocks,,,0.00,5.11,
73.311265136,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
73.311265136,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.37,% Clocks,,idq.ms_switches,0.00,5.11,
73.311265136,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
73.311265136,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
73.311265136,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.54,% Clocks,,,0.00,5.1,
73.311265136,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
73.311265136,S0-C2,Frontend_Bound,32.21,% Slots,,,0.00,5.37,
73.311265136,S0-C2,Backend_Bound,37.70,% Slots,,,0.00,5.37,
73.311265136,S0-C2,Frontend_Bound.Frontend_Latency,27.30,% Slots,,rs_events.empty_end,0.00,5.11,
73.311265136,S0-C2,Backend_Bound.Memory_Bound,96.65,% Slots,,,0.00,5.1,<==
73.311265136,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.73,% Clocks,,,0.00,5.11,
73.311265136,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
73.311265136,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
73.311265136,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
73.311265136,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
73.311265136,S0-C3,Frontend_Bound,38.69,% Slots,,,0.00,5.38,
73.311265136,S0-C3,Backend_Bound,37.54,% Slots,,,0.00,5.38,
73.311265136,S0-C3,Retiring,11.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
73.311265136,S0-C3,Frontend_Bound.Frontend_Latency,31.51,% Slots,,rs_events.empty_end,0.00,5.11,<==
73.311265136,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.44,% Slots,,,0.00,5.11,
73.311265136,S0-C3,Backend_Bound.Memory_Bound,15.38,% Slots,,,0.00,5.11,
73.311265136,S0-C3,Backend_Bound.Core_Bound,22.16,% Slots,,,0.00,5.11,
73.311265136,S0-C3,Retiring.Microcode_Sequencer,6.41,% Slots,,idq.ms_uops,0.00,5.11,
73.311265136,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.00,% Clocks,,,0.00,5.1,
73.311265136,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
73.311265136,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.42,% Clocks,,idq.ms_switches,0.00,5.11,
73.311265136,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.04,% Core_Clocks,,,0.00,5.37,
73.311265136,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
73.311265136,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
73.311265136,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.48,% Clocks,,,0.00,5.1,
73.311265136,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
73.311265136,S0-C4,Frontend_Bound,31.10,% Slots,,,0.00,5.37,
73.311265136,S0-C4,Backend_Bound,46.42,% Slots,,,0.00,5.37,
73.311265136,S0-C4,Retiring,16.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
73.311265136,S0-C4,Frontend_Bound.Frontend_Latency,22.23,% Slots,,rs_events.empty_end,0.00,5.11,
73.311265136,S0-C4,Backend_Bound.Memory_Bound,26.71,% Slots,,,0.00,5.11,<==
73.311265136,S0-C4,Backend_Bound.Core_Bound,19.70,% Slots,,,0.00,5.11,
73.311265136,S0-C4,Retiring.Microcode_Sequencer,5.80,% Slots,,idq.ms_uops,0.00,5.11,
73.311265136,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.97,% Clocks,,,0.00,5.11,
73.311265136,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
73.311265136,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.00,% Clocks,,idq.ms_switches,0.00,5.11,
73.311265136,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
73.311265136,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
73.311265136,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.38,% Clocks,,,0.00,5.1,
73.311265136,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
73.311265136,S0-C5,Frontend_Bound,36.06,% Slots,,,0.00,5.38,
73.311265136,S0-C5,Backend_Bound,42.73,% Slots,,,0.00,5.38,<==
73.311265136,S0-C5,Retiring,14.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
73.311265136,S0-C5,Frontend_Bound.Frontend_Latency,20.56,% Slots,,rs_events.empty_end,0.00,5.26,
73.311265136,S0-C5,Frontend_Bound.Frontend_Bandwidth,20.60,% Slots,,,0.00,5.11,
73.311265136,S0-C5,Backend_Bound.Memory_Bound,22.88,% Slots,,,0.00,5.2,
73.311265136,S0-C5,Backend_Bound.Core_Bound,19.85,% Slots,,,0.00,5.2,
73.311265136,S0-C5,Retiring.Microcode_Sequencer,9.02,% Slots,,idq.ms_uops,0.00,5.11,
73.311265136,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.11,
73.311265136,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
73.311265136,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.20,% Clocks,,idq.ms_switches,0.00,5.11,
73.311265136,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.25,% Core_Clocks,,,0.00,5.38,
73.311265136,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
73.311265136,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
73.311265136,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
73.311265136,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.76,% Clocks,,,0.00,5.11,
73.311265136,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
73.311265136,S0-C6,Frontend_Bound,37.68,% Slots,,,0.00,5.38,
73.311265136,S0-C6,Backend_Bound,39.55,% Slots,,,0.00,5.38,
73.311265136,S0-C6,Retiring,11.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
73.311265136,S0-C6,Frontend_Bound.Frontend_Latency,28.47,% Slots,,rs_events.empty_end,0.00,5.26,
73.311265136,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.11,
73.311265136,S0-C6,Backend_Bound.Memory_Bound,14.34,% Slots,,,0.00,5.2,
73.311265136,S0-C6,Backend_Bound.Core_Bound,25.21,% Slots,,,0.00,5.2,
73.311265136,S0-C6,Retiring.Microcode_Sequencer,5.18,% Slots,,idq.ms_uops,0.00,5.11,
73.311265136,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.11,
73.311265136,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
73.311265136,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.26,% Clocks,,idq.ms_switches,0.00,5.11,
73.311265136,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.86,% Core_Clocks,,,0.00,5.38,
73.311265136,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
73.311265136,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.21,% Clocks,,,0.00,5.1,<==
73.311265136,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
73.311265136,S0-C7,Frontend_Bound,26.07,% Slots,,,0.00,5.38,
73.311265136,S0-C7,Bad_Speculation,17.97,% Slots,,,0.00,5.38,
73.311265136,S0-C7,Backend_Bound,19.25,% Slots,,,0.00,5.38,
73.311265136,S0-C7,Frontend_Bound.Frontend_Bandwidth,29.99,% Slots,,,0.00,5.11,
73.311265136,S0-C7,Bad_Speculation.Branch_Mispredicts,17.68,% Slots,,br_misp_retired.all_branches,0.00,5.38,
73.311265136,S0-C7,Backend_Bound.Core_Bound,11.73,% Slots,,,0.00,5.32,
73.311265136,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.42,% Core_Clocks,,,0.00,5.37,<==
73.311265136,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
73.311265136,S1-C0,Frontend_Bound,34.12,% Slots,,,0.00,5.38,
73.311265136,S1-C0,Backend_Bound,41.01,% Slots,,,0.00,5.38,
73.311265136,S1-C0,Retiring,13.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
73.311265136,S1-C0,Frontend_Bound.Frontend_Latency,33.67,% Slots,,rs_events.empty_end,0.00,5.26,
73.311265136,S1-C0,Backend_Bound.Memory_Bound,16.86,% Slots,,,0.00,5.2,
73.311265136,S1-C0,Backend_Bound.Core_Bound,24.16,% Slots,,,0.00,5.2,<==
73.311265136,S1-C0,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.11,
73.311265136,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.45,% Clocks,,,0.00,5.11,
73.311265136,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
73.311265136,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.60,% Clocks,,idq.ms_switches,0.00,5.11,
73.311265136,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
73.311265136,S1-C1,Frontend_Bound,31.43,% Slots,,,0.00,5.38,
73.311265136,S1-C1,Bad_Speculation,12.31,% Slots,,,0.00,5.38,
73.311265136,S1-C1,Backend_Bound,16.29,% Slots,,,0.00,5.38,
73.311265136,S1-C1,Retiring,42.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
73.311265136,S1-C1,Frontend_Bound.Frontend_Latency,16.27,% Slots,,rs_events.empty_end,0.00,5.26,
73.311265136,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.32,% Slots,,,0.00,5.11,
73.311265136,S1-C1,Bad_Speculation.Branch_Mispredicts,11.94,% Slots,,br_misp_retired.all_branches,0.00,5.38,
73.311265136,S1-C1,Backend_Bound.Core_Bound,10.16,% Slots,,,0.00,5.21,
73.311265136,S1-C1,Retiring.Microcode_Sequencer,2.22,% Slots,,idq.ms_uops,0.00,5.11,<==
73.311265136,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.11,
73.311265136,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
73.311265136,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.45,% Clocks,,idq.ms_switches,0.00,5.11,
73.311265136,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.85,% Clocks,,,0.00,5.1,
73.311265136,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
73.311265136,S1-C2,Frontend_Bound,36.25,% Slots,,,0.00,5.38,
73.311265136,S1-C2,Backend_Bound,39.73,% Slots,,,0.00,5.38,
73.311265136,S1-C2,Retiring,16.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
73.311265136,S1-C2,Frontend_Bound.Frontend_Latency,27.04,% Slots,,rs_events.empty_end,0.00,5.26,
73.311265136,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.54,% Slots,,,0.00,5.11,
73.311265136,S1-C2,Backend_Bound.Memory_Bound,24.22,% Slots,,,0.00,5.2,<==
73.311265136,S1-C2,Backend_Bound.Core_Bound,15.51,% Slots,,,0.00,5.2,
73.311265136,S1-C2,Retiring.Microcode_Sequencer,12.47,% Slots,,idq.ms_uops,0.00,5.11,
73.311265136,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.11,
73.311265136,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
73.311265136,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.60,% Clocks,,idq.ms_switches,0.00,5.11,
73.311265136,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.12,% Core_Clocks,,,0.00,5.38,
73.311265136,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
73.311265136,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
73.311265136,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
73.311265136,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
73.311265136,S1-C3,Frontend_Bound,30.70,% Slots,,,0.00,5.38,
73.311265136,S1-C3,Backend_Bound,46.51,% Slots,,,0.00,5.38,
73.311265136,S1-C3,Retiring,28.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
73.311265136,S1-C3,Frontend_Bound.Frontend_Latency,33.12,% Slots,,rs_events.empty_end,0.00,5.27,
73.311265136,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.04,% Slots,,,0.00,5.11,
73.311265136,S1-C3,Backend_Bound.Memory_Bound,18.40,% Slots,,,0.00,5.21,
73.311265136,S1-C3,Backend_Bound.Core_Bound,28.11,% Slots,,,0.00,5.21,<==
73.311265136,S1-C3,Retiring.Microcode_Sequencer,9.11,% Slots,,idq.ms_uops,0.00,5.11,
73.311265136,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.11,
73.311265136,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
73.311265136,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.58,% Clocks,,idq.ms_switches,0.00,5.11,
73.311265136,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.90,% Core_Clocks,,,0.00,5.38,
73.311265136,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
73.311265136,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
73.311265136,S1-C4,Frontend_Bound,33.82,% Slots,,,0.00,5.38,
73.311265136,S1-C4,Backend_Bound,41.40,% Slots,,,0.00,5.38,
73.311265136,S1-C4,Retiring,19.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
73.311265136,S1-C4,Frontend_Bound.Frontend_Latency,31.79,% Slots,,rs_events.empty_end,0.00,5.27,
73.311265136,S1-C4,Backend_Bound.Memory_Bound,13.38,% Slots,,,0.00,5.21,
73.311265136,S1-C4,Backend_Bound.Core_Bound,28.02,% Slots,,,0.00,5.21,<==
73.311265136,S1-C4,Retiring.Microcode_Sequencer,7.48,% Slots,,idq.ms_uops,0.00,5.11,
73.311265136,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.1,
73.311265136,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
73.311265136,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.57,% Clocks,,idq.ms_switches,0.00,5.1,
73.311265136,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
73.311265136,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
73.311265136,S1-C5,Frontend_Bound.Frontend_Bandwidth,34.17,% Slots,,,0.00,5.11,
73.311265136,S1-C5,Bad_Speculation.Branch_Mispredicts,17.66,% Slots,,br_misp_retired.all_branches,0.00,5.38,
73.311265136,S1-C5,Backend_Bound.Core_Bound,13.22,% Slots,,,0.00,5.33,<==
73.311265136,S1-C5,Bad_Speculation,17.79,% Slots,,,0.00,5.38,
73.311265136,S1-C5,Backend_Bound,22.98,% Slots,,,0.00,5.38,
73.311265136,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.01,% Core_Clocks,,,0.00,5.37,
73.311265136,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.24,% Core_Clocks,,,0.00,5.11,
73.311265136,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
73.311265136,S1-C6,Frontend_Bound,35.68,% Slots,,,0.00,5.38,
73.311265136,S1-C6,Backend_Bound,39.38,% Slots,,,0.00,5.38,<==
73.311265136,S1-C6,Retiring,14.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
73.311265136,S1-C6,Frontend_Bound.Frontend_Latency,39.59,% Slots,,rs_events.empty_end,0.00,5.27,
73.311265136,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.77,% Slots,,,0.00,5.11,
73.311265136,S1-C6,Backend_Bound.Memory_Bound,22.06,% Slots,,,0.00,5.21,
73.311265136,S1-C6,Backend_Bound.Core_Bound,17.32,% Slots,,,0.00,5.21,
73.311265136,S1-C6,Retiring.Microcode_Sequencer,3.45,% Slots,,idq.ms_uops,0.00,5.11,
73.311265136,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.11,
73.311265136,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
73.311265136,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.42,% Clocks,,idq.ms_switches,0.00,5.11,
73.311265136,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.81,% Core_Clocks,,,0.00,5.37,
73.311265136,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
73.311265136,S1-C7,Frontend_Bound,34.57,% Slots,,,0.00,5.38,
73.311265136,S1-C7,Backend_Bound,40.46,% Slots,,,0.00,5.38,
73.311265136,S1-C7,Retiring,14.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
73.311265136,S1-C7,Frontend_Bound.Frontend_Latency,33.13,% Slots,,rs_events.empty_end,0.00,5.27,
73.311265136,S1-C7,Backend_Bound.Memory_Bound,26.82,% Slots,,,0.00,5.21,<==
73.311265136,S1-C7,Backend_Bound.Core_Bound,13.64,% Slots,,,0.00,5.21,
73.311265136,S1-C7,Retiring.Microcode_Sequencer,8.47,% Slots,,idq.ms_uops,0.00,5.11,
73.311265136,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.11,
73.311265136,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
73.311265136,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.45,% Clocks,,idq.ms_switches,0.00,5.11,
73.311265136,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
73.311265136,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
73.311265136,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.60,% Clocks,,,0.00,5.1,
73.311265136,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
73.311265136,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
73.311265136,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
73.311265136,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
73.311265136,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
73.311265136,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
73.311265136,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
73.311265136,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
73.311265136,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
73.311265136,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
73.311265136,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
73.311265136,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
73.311265136,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
73.311265136,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
73.311265136,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
73.311265136,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
73.311265136,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
74.814454476,S0-C0,Frontend_Bound,41.68,% Slots,,,0.00,5.05,
74.814454476,S0-C0,Bad_Speculation,12.41,% Slots,,,0.00,5.05,
74.814454476,S0-C0,Backend_Bound,26.18,% Slots,,,0.00,5.05,
74.814454476,S0-C0,Frontend_Bound.Frontend_Bandwidth,80.78,% Slots,,,0.00,5.05,
74.814454476,S0-C0,Bad_Speculation.Branch_Mispredicts,12.07,% Slots,,br_misp_retired.all_branches,0.00,5.05,
74.814454476,S0-C0,Backend_Bound.Memory_Bound,11.84,% Slots,,,0.00,5.05,
74.814454476,S0-C0,Backend_Bound.Core_Bound,14.33,% Slots,,,0.00,5.05,
74.814454476,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.66,% Core_Clocks,,,0.00,5.05,<==
74.814454476,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
74.814454476,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
74.814454476,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
74.814454476,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
74.814454476,S0-C1,Frontend_Bound,43.08,% Slots,,,0.00,5.05,
74.814454476,S0-C1,Backend_Bound,34.23,% Slots,,,0.00,5.05,
74.814454476,S0-C1,Retiring,13.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
74.814454476,S0-C1,Frontend_Bound.Frontend_Latency,39.17,% Slots,,rs_events.empty_end,0.00,5.05,
74.814454476,S0-C1,Frontend_Bound.Frontend_Bandwidth,61.05,% Slots,,,0.00,5.05,
74.814454476,S0-C1,Backend_Bound.Core_Bound,53.98,% Slots,,,0.00,5.05,
74.814454476,S0-C1,Retiring.Microcode_Sequencer,4.96,% Slots,,idq.ms_uops,0.00,5.31,
74.814454476,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.32,
74.814454476,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
74.814454476,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.88,% Clocks,,idq.ms_switches,0.00,5.32,
74.814454476,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.50,% Core_Clocks,,,0.00,5.05,<==
74.814454476,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
74.814454476,S0-C2,Frontend_Bound,35.42,% Slots,,,0.00,5.05,<==
74.814454476,S0-C2,Bad_Speculation,15.43,% Slots,,,0.00,5.05,
74.814454476,S0-C2,Backend_Bound,24.49,% Slots,,,0.00,5.05,
74.814454476,S0-C2,Retiring,15.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
74.814454476,S0-C2,Bad_Speculation.Branch_Mispredicts,14.79,% Slots,,br_misp_retired.all_branches,0.00,5.05,
74.814454476,S0-C2,Backend_Bound.Core_Bound,18.78,% Slots,,,0.00,5.05,
74.814454476,S0-C2,Retiring.Microcode_Sequencer,7.47,% Slots,,idq.ms_uops,0.00,5.31,
74.814454476,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.95,% Clocks,,idq.ms_switches,0.00,5.32,
74.814454476,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
74.814454476,S0-C3,Frontend_Bound,39.84,% Slots,,,0.00,5.05,
74.814454476,S0-C3,Backend_Bound,37.71,% Slots,,,0.00,5.05,
74.814454476,S0-C3,Retiring,17.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
74.814454476,S0-C3,Frontend_Bound.Frontend_Latency,15.55,% Slots,,rs_events.empty_end,0.00,5.05,
74.814454476,S0-C3,Frontend_Bound.Frontend_Bandwidth,34.72,% Slots,,,0.00,5.05,
74.814454476,S0-C3,Backend_Bound.Memory_Bound,10.15,% Slots,,,0.00,5.05,
74.814454476,S0-C3,Backend_Bound.Core_Bound,27.56,% Slots,,,0.00,5.05,
74.814454476,S0-C3,Retiring.Microcode_Sequencer,10.44,% Slots,,idq.ms_uops,0.00,5.31,
74.814454476,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.32,
74.814454476,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
74.814454476,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.84,% Clocks,,idq.ms_switches,0.00,5.32,
74.814454476,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.36,% Core_Clocks,,,0.00,5.05,<==
74.814454476,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
74.814454476,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
74.814454476,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.10,% Clocks,,,0.00,5.32,
74.814454476,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
74.814454476,S0-C4,Frontend_Bound,35.16,% Slots,,,0.00,5.05,<==
74.814454476,S0-C4,Backend_Bound,32.17,% Slots,,,0.00,5.05,
74.814454476,S0-C4,Frontend_Bound.Frontend_Latency,22.33,% Slots,,rs_events.empty_end,0.00,5.05,
74.814454476,S0-C4,Frontend_Bound.Frontend_Bandwidth,26.95,% Slots,,,0.00,5.05,
74.814454476,S0-C4,Backend_Bound.Memory_Bound,20.78,% Slots,,,0.00,5.05,
74.814454476,S0-C4,Backend_Bound.Core_Bound,11.38,% Slots,,,0.00,5.05,
74.814454476,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.83,% Clocks,,,0.00,5.32,
74.814454476,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
74.814454476,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.78,% Core_Clocks,,,0.00,5.05,
74.814454476,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
74.814454476,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
74.814454476,S0-C5,Frontend_Bound,38.55,% Slots,,,0.00,5.05,
74.814454476,S0-C5,Bad_Speculation,10.92,% Slots,,,0.00,5.05,
74.814454476,S0-C5,Backend_Bound,30.50,% Slots,,,0.00,5.05,
74.814454476,S0-C5,Frontend_Bound.Frontend_Latency,33.75,% Slots,,rs_events.empty_end,0.00,5.05,
74.814454476,S0-C5,Bad_Speculation.Branch_Mispredicts,10.69,% Slots,,br_misp_retired.all_branches,0.00,5.05,
74.814454476,S0-C5,Backend_Bound.Core_Bound,35.54,% Slots,,,0.00,5.05,
74.814454476,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
74.814454476,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.43,% Clocks,,,0.00,5.32,
74.814454476,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
74.814454476,S0-C6,Frontend_Bound,37.06,% Slots,,,0.00,5.05,
74.814454476,S0-C6,Bad_Speculation,14.76,% Slots,,,0.00,5.05,
74.814454476,S0-C6,Backend_Bound,16.94,% Slots,,,0.00,5.05,
74.814454476,S0-C6,Frontend_Bound.Frontend_Latency,28.84,% Slots,,rs_events.empty_end,0.00,5.05,
74.814454476,S0-C6,Frontend_Bound.Frontend_Bandwidth,34.96,% Slots,,,0.00,5.05,<==
74.814454476,S0-C6,Bad_Speculation.Branch_Mispredicts,14.54,% Slots,,br_misp_retired.all_branches,0.00,5.05,
74.814454476,S0-C6,Backend_Bound.Memory_Bound,20.23,% Slots,,,0.00,5.05,
74.814454476,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.33,% Clocks,,,0.00,5.32,
74.814454476,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
74.814454476,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
74.814454476,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
74.814454476,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
74.814454476,S0-C7,Frontend_Bound,47.87,% Slots,,,0.00,5.05,<==
74.814454476,S0-C7,Bad_Speculation,11.29,% Slots,,,0.00,5.05,
74.814454476,S0-C7,Backend_Bound,23.26,% Slots,,,0.00,5.05,
74.814454476,S0-C7,Frontend_Bound.Frontend_Latency,28.09,% Slots,,rs_events.empty_end,0.00,5.05,
74.814454476,S0-C7,Frontend_Bound.Frontend_Bandwidth,28.82,% Slots,,,0.00,5.05,
74.814454476,S0-C7,Bad_Speculation.Branch_Mispredicts,10.89,% Slots,,br_misp_retired.all_branches,0.00,5.05,
74.814454476,S0-C7,Backend_Bound.Memory_Bound,50.90,% Slots,,,0.00,5.05,
74.814454476,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.18,% Clocks,,,0.00,5.32,
74.814454476,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
74.814454476,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.86,% Core_Clocks,,,0.00,5.05,
74.814454476,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
74.814454476,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.43,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
74.814454476,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
74.814454476,S1-C0,Frontend_Bound,42.76,% Slots,,,0.00,5.05,
74.814454476,S1-C0,Backend_Bound,21.20,% Slots,,,0.00,5.05,
74.814454476,S1-C0,Frontend_Bound.Frontend_Latency,31.87,% Slots,,rs_events.empty_end,0.00,5.05,<==
74.814454476,S1-C0,Backend_Bound.Core_Bound,12.56,% Slots,,,0.00,5.05,
74.814454476,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.32,
74.814454476,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
74.814454476,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
74.814454476,S1-C1,Frontend_Bound,34.80,% Slots,,,0.00,5.04,
74.814454476,S1-C1,Bad_Speculation,10.39,% Slots,,,0.00,5.04,
74.814454476,S1-C1,Backend_Bound,13.88,% Slots,,,0.00,5.04,
74.814454476,S1-C1,Retiring,43.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
74.814454476,S1-C1,Frontend_Bound.Frontend_Latency,18.42,% Slots,,rs_events.empty_end,0.00,5.04,
74.814454476,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.21,% Slots,,,0.00,5.04,
74.814454476,S1-C1,Bad_Speculation.Branch_Mispredicts,10.03,% Slots,,br_misp_retired.all_branches,0.00,5.04,
74.814454476,S1-C1,Retiring.Microcode_Sequencer,2.12,% Slots,,idq.ms_uops,0.00,5.31,<==
74.814454476,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.32,
74.814454476,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
74.814454476,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.02,% Clocks,,idq.ms_switches,0.00,5.32,
74.814454476,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
74.814454476,S1-C2,Frontend_Bound,31.35,% Slots,,,0.00,5.04,
74.814454476,S1-C2,Backend_Bound,46.60,% Slots,,,0.00,5.04,
74.814454476,S1-C2,Retiring,14.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
74.814454476,S1-C2,Frontend_Bound.Frontend_Latency,47.04,% Slots,,rs_events.empty_end,0.00,5.04,
74.814454476,S1-C2,Frontend_Bound.Frontend_Bandwidth,21.57,% Slots,,,0.00,5.04,
74.814454476,S1-C2,Backend_Bound.Core_Bound,64.49,% Slots,,,0.00,5.04,<==
74.814454476,S1-C2,Retiring.Microcode_Sequencer,4.62,% Slots,,idq.ms_uops,0.00,5.31,
74.814454476,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.32,
74.814454476,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
74.814454476,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.41,% Clocks,,idq.ms_switches,0.00,5.32,
74.814454476,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.29,% Core_Clocks,,,0.00,5.15,
74.814454476,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
74.814454476,S1-C3,Frontend_Bound,32.68,% Slots,,,0.00,5.05,
74.814454476,S1-C3,Backend_Bound,42.52,% Slots,,,0.00,5.05,
74.814454476,S1-C3,Retiring,33.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
74.814454476,S1-C3,Frontend_Bound.Frontend_Latency,43.17,% Slots,,rs_events.empty_end,0.00,5.05,
74.814454476,S1-C3,Backend_Bound.Memory_Bound,37.31,% Slots,,,0.00,5.05,<==
74.814454476,S1-C3,Retiring.Microcode_Sequencer,9.22,% Slots,,idq.ms_uops,0.00,5.31,
74.814454476,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
74.814454476,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.98,% Clocks,,idq.ms_switches,0.00,5.32,
74.814454476,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
74.814454476,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
74.814454476,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,21.81,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.31,
74.814454476,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
74.814454476,S1-C4,Frontend_Bound,34.14,% Slots,,,0.00,5.04,
74.814454476,S1-C4,Backend_Bound,42.52,% Slots,,,0.00,5.04,
74.814454476,S1-C4,Retiring,20.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
74.814454476,S1-C4,Frontend_Bound.Frontend_Latency,25.52,% Slots,,rs_events.empty_end,0.00,5.04,
74.814454476,S1-C4,Backend_Bound.Memory_Bound,29.00,% Slots,,,0.00,5.04,
74.814454476,S1-C4,Backend_Bound.Core_Bound,13.52,% Slots,,,0.00,5.04,
74.814454476,S1-C4,Retiring.Microcode_Sequencer,10.65,% Slots,,idq.ms_uops,0.00,5.31,
74.814454476,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.32,
74.814454476,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
74.814454476,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.38,% Clocks,,idq.ms_switches,0.00,5.32,
74.814454476,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
74.814454476,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
74.814454476,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.36,% Clocks,,,0.00,5.32,
74.814454476,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
74.814454476,S1-C5,Frontend_Bound,35.82,% Slots,,,0.00,5.04,
74.814454476,S1-C5,Backend_Bound,35.08,% Slots,,,0.00,5.04,
74.814454476,S1-C5,Retiring,17.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
74.814454476,S1-C5,Frontend_Bound.Frontend_Latency,21.45,% Slots,,rs_events.empty_end,0.00,5.04,<==
74.814454476,S1-C5,Backend_Bound.Memory_Bound,24.63,% Slots,,,0.00,5.04,
74.814454476,S1-C5,Backend_Bound.Core_Bound,10.45,% Slots,,,0.00,5.04,
74.814454476,S1-C5,Retiring.Microcode_Sequencer,14.12,% Slots,,idq.ms_uops,0.00,5.31,
74.814454476,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.95,% Clocks,,,0.00,5.32,
74.814454476,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
74.814454476,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.65,% Clocks,,idq.ms_switches,0.00,5.32,
74.814454476,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
74.814454476,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
74.814454476,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.66,% Clocks,,,0.00,5.32,
74.814454476,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
74.814454476,S1-C6,Frontend_Bound,33.33,% Slots,,,0.00,5.05,
74.814454476,S1-C6,Backend_Bound,41.26,% Slots,,,0.00,5.05,<==
74.814454476,S1-C6,Frontend_Bound.Frontend_Latency,38.05,% Slots,,rs_events.empty_end,0.00,5.05,
74.814454476,S1-C6,Backend_Bound.Memory_Bound,18.68,% Slots,,,0.00,5.05,
74.814454476,S1-C6,Backend_Bound.Core_Bound,22.59,% Slots,,,0.00,5.05,
74.814454476,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.35,% Clocks,,,0.00,5.32,
74.814454476,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
74.814454476,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
74.814454476,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
74.814454476,S1-C7,Frontend_Bound,33.77,% Slots,,,0.00,5.04,
74.814454476,S1-C7,Backend_Bound,41.36,% Slots,,,0.00,5.04,
74.814454476,S1-C7,Retiring,15.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
74.814454476,S1-C7,Frontend_Bound.Frontend_Latency,35.41,% Slots,,rs_events.empty_end,0.00,5.04,
74.814454476,S1-C7,Backend_Bound.Memory_Bound,31.52,% Slots,,,0.00,5.04,
74.814454476,S1-C7,Retiring.Microcode_Sequencer,6.89,% Slots,,idq.ms_uops,0.00,5.3,
74.814454476,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.12,% Clocks,,,0.00,5.32,
74.814454476,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
74.814454476,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.82,% Clocks,,idq.ms_switches,0.00,5.32,
74.814454476,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
74.814454476,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
74.814454476,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
74.814454476,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
74.814454476,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
74.814454476,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
74.814454476,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
74.814454476,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
74.814454476,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
74.814454476,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
74.814454476,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
74.814454476,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
74.814454476,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
74.814454476,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
74.814454476,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
74.814454476,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
74.814454476,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
74.814454476,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
74.814454476,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
76.316555734,S0-C0,Frontend_Bound,34.22,% Slots,,,0.00,5.32,
76.316555734,S0-C0,Bad_Speculation,13.65,% Slots,,,0.00,5.32,
76.316555734,S0-C0,Backend_Bound,20.31,% Slots,,,0.00,5.32,
76.316555734,S0-C0,Frontend_Bound.Frontend_Latency,22.08,% Slots,,rs_events.empty_end,0.00,5.32,
76.316555734,S0-C0,Bad_Speculation.Branch_Mispredicts,13.44,% Slots,,br_misp_retired.all_branches,0.00,5.06,
76.316555734,S0-C0,Backend_Bound.Memory_Bound,12.33,% Slots,,,0.00,5.06,
76.316555734,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.89,% Clocks,,,0.00,5.32,
76.316555734,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
76.316555734,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
76.316555734,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
76.316555734,S0-C1,Frontend_Bound,28.76,% Slots,,,0.00,5.32,
76.316555734,S0-C1,Backend_Bound,32.65,% Slots,,,0.00,5.32,
76.316555734,S0-C1,Frontend_Bound.Frontend_Bandwidth,86.43,% Slots,,,0.00,5.32,
76.316555734,S0-C1,Backend_Bound.Memory_Bound,11.83,% Slots,,,0.00,5.06,
76.316555734,S0-C1,Backend_Bound.Core_Bound,20.82,% Slots,,,0.00,5.06,
76.316555734,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.66,% Core_Clocks,,,0.00,5.32,
76.316555734,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,11.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
76.316555734,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
76.316555734,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.57,% Clocks,,,0.00,5.32,<==
76.316555734,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
76.316555734,S0-C2,Frontend_Bound,26.97,% Slots,,,0.00,5.32,
76.316555734,S0-C2,Backend_Bound,39.11,% Slots,,,0.00,5.32,<==
76.316555734,S0-C2,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,0.00,5.32,
76.316555734,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.39,% Slots,,,0.00,5.32,
76.316555734,S0-C2,Backend_Bound.Memory_Bound,20.22,% Slots,,,0.00,5.05,
76.316555734,S0-C2,Backend_Bound.Core_Bound,18.88,% Slots,,,0.00,5.05,
76.316555734,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.99,% Clocks,,,0.00,5.32,
76.316555734,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
76.316555734,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.88,% Core_Clocks,,,0.00,5.32,
76.316555734,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
76.316555734,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
76.316555734,S0-C3,Frontend_Bound,32.56,% Slots,,,0.00,5.32,
76.316555734,S0-C3,Bad_Speculation,10.86,% Slots,,,0.00,5.32,
76.316555734,S0-C3,Backend_Bound,25.39,% Slots,,,0.00,5.32,
76.316555734,S0-C3,Frontend_Bound.Frontend_Bandwidth,81.11,% Slots,,,0.00,5.32,
76.316555734,S0-C3,Bad_Speculation.Branch_Mispredicts,10.64,% Slots,,br_misp_retired.all_branches,0.00,5.07,
76.316555734,S0-C3,Backend_Bound.Core_Bound,16.41,% Slots,,,0.00,5.06,
76.316555734,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.11,% Core_Clocks,,,0.00,5.32,<==
76.316555734,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.70,% Clocks,,,0.00,5.33,
76.316555734,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
76.316555734,S0-C4,Frontend_Bound,29.12,% Slots,,,0.00,5.32,
76.316555734,S0-C4,Bad_Speculation,11.16,% Slots,,,0.00,5.32,
76.316555734,S0-C4,Backend_Bound,32.65,% Slots,,,0.00,5.32,
76.316555734,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.66,% Slots,,,0.00,5.32,
76.316555734,S0-C4,Bad_Speculation.Branch_Mispredicts,10.97,% Slots,,br_misp_retired.all_branches,0.00,5.07,
76.316555734,S0-C4,Backend_Bound.Core_Bound,24.66,% Slots,,,0.00,5.05,
76.316555734,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.77,% Core_Clocks,,,0.00,5.32,
76.316555734,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.23,% Clocks,,,0.00,5.33,<==
76.316555734,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
76.316555734,S0-C5,Frontend_Bound,24.87,% Slots,,,0.00,5.32,
76.316555734,S0-C5,Bad_Speculation,15.60,% Slots,,,0.00,5.32,
76.316555734,S0-C5,Backend_Bound,35.52,% Slots,,,0.00,5.32,
76.316555734,S0-C5,Frontend_Bound.Frontend_Latency,15.82,% Slots,,rs_events.empty_end,0.00,5.32,
76.316555734,S0-C5,Frontend_Bound.Frontend_Bandwidth,45.74,% Slots,,,0.00,5.32,
76.316555734,S0-C5,Bad_Speculation.Branch_Mispredicts,15.42,% Slots,,br_misp_retired.all_branches,0.00,5.06,
76.316555734,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.27,% Clocks,,,0.00,5.32,
76.316555734,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
76.316555734,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.29,% Core_Clocks,,,0.00,5.32,
76.316555734,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
76.316555734,S0-C6,Frontend_Bound,35.23,% Slots,,,0.00,5.32,
76.316555734,S0-C6,Bad_Speculation,10.27,% Slots,,,0.00,5.32,
76.316555734,S0-C6,Backend_Bound,24.37,% Slots,,,0.00,5.32,
76.316555734,S0-C6,Retiring,23.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
76.316555734,S0-C6,Frontend_Bound.Frontend_Latency,22.03,% Slots,,rs_events.empty_end,0.00,5.32,
76.316555734,S0-C6,Frontend_Bound.Frontend_Bandwidth,87.26,% Slots,,,0.00,5.32,
76.316555734,S0-C6,Bad_Speculation.Branch_Mispredicts,9.51,% Slots,,br_misp_retired.all_branches,0.00,5.06,
76.316555734,S0-C6,Backend_Bound.Core_Bound,32.23,% Slots,,,0.00,5.06,
76.316555734,S0-C6,Retiring.Microcode_Sequencer,4.22,% Slots,,idq.ms_uops,0.00,5.32,
76.316555734,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.32,
76.316555734,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
76.316555734,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.78,% Clocks,,idq.ms_switches,0.00,5.32,
76.316555734,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.95,% Core_Clocks,,,0.00,5.32,<==
76.316555734,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.63,% Clocks,,,0.00,5.33,
76.316555734,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
76.316555734,S0-C7,Frontend_Bound,26.35,% Slots,,,0.00,5.32,
76.316555734,S0-C7,Bad_Speculation,11.86,% Slots,,,0.00,5.32,
76.316555734,S0-C7,Backend_Bound,40.05,% Slots,,,0.00,5.32,
76.316555734,S0-C7,Retiring,21.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
76.316555734,S0-C7,Frontend_Bound.Frontend_Latency,21.66,% Slots,,rs_events.empty_end,0.00,5.32,
76.316555734,S0-C7,Frontend_Bound.Frontend_Bandwidth,38.10,% Slots,,,0.00,5.32,
76.316555734,S0-C7,Bad_Speculation.Branch_Mispredicts,10.77,% Slots,,br_misp_retired.all_branches,0.00,5.06,
76.316555734,S0-C7,Backend_Bound.Memory_Bound,46.05,% Slots,,,0.00,5.06,<==
76.316555734,S0-C7,Retiring.Microcode_Sequencer,4.18,% Slots,,idq.ms_uops,0.00,5.32,
76.316555734,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.33,
76.316555734,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
76.316555734,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.39,% Clocks,,idq.ms_switches,0.00,5.33,
76.316555734,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.33,% Core_Clocks,,,0.00,5.32,
76.316555734,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
76.316555734,S1-C0,Frontend_Bound,30.36,% Slots,,,0.00,5.32,
76.316555734,S1-C0,Bad_Speculation,22.56,% Slots,,,0.00,5.32,
76.316555734,S1-C0,Backend_Bound,17.10,% Slots,,,0.00,5.32,
76.316555734,S1-C0,Frontend_Bound.Frontend_Latency,20.05,% Slots,,rs_events.empty_end,0.00,5.32,
76.316555734,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.50,% Slots,,,0.00,5.31,
76.316555734,S1-C0,Bad_Speculation.Branch_Mispredicts,22.02,% Slots,,br_misp_retired.all_branches,0.00,5.06,
76.316555734,S1-C0,Backend_Bound.Memory_Bound,15.17,% Slots,,,0.00,5.06,
76.316555734,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
76.316555734,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.49,% Core_Clocks,,,0.00,5.21,
76.316555734,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.87,% Core_Clocks,,,0.00,5.33,
76.316555734,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
76.316555734,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
76.316555734,S1-C1,Frontend_Bound,33.80,% Slots,,,0.00,5.32,
76.316555734,S1-C1,Backend_Bound,14.52,% Slots,,,0.00,5.32,
76.316555734,S1-C1,Frontend_Bound.Frontend_Latency,20.22,% Slots,,rs_events.empty_end,0.00,5.32,
76.316555734,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.02,% Slots,,,0.00,5.32,
76.316555734,S1-C1,Backend_Bound.Memory_Bound,12.28,% Slots,,,0.00,5.06,
76.316555734,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
76.316555734,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
76.316555734,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
76.316555734,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
76.316555734,S1-C2,Frontend_Bound,36.10,% Slots,,,0.00,5.32,
76.316555734,S1-C2,Bad_Speculation,17.19,% Slots,,,0.00,5.32,
76.316555734,S1-C2,Backend_Bound,19.16,% Slots,,,0.00,5.32,
76.316555734,S1-C2,Frontend_Bound.Frontend_Latency,24.66,% Slots,,rs_events.empty_end,0.00,5.32,
76.316555734,S1-C2,Bad_Speculation.Branch_Mispredicts,17.01,% Slots,,br_misp_retired.all_branches,0.00,5.06,
76.316555734,S1-C2,Backend_Bound.Core_Bound,11.57,% Slots,,,0.00,5.06,
76.316555734,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.63,% Clocks,,,0.00,5.33,
76.316555734,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
76.316555734,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
76.316555734,S1-C3,Frontend_Bound,23.59,% Slots,,,0.00,5.32,
76.316555734,S1-C3,Bad_Speculation,18.53,% Slots,,,0.00,5.32,
76.316555734,S1-C3,Backend_Bound,14.66,% Slots,,,0.00,5.32,
76.316555734,S1-C3,Frontend_Bound.Frontend_Latency,20.27,% Slots,,rs_events.empty_end,0.00,5.32,
76.316555734,S1-C3,Bad_Speculation.Branch_Mispredicts,18.35,% Slots,,br_misp_retired.all_branches,0.00,5.06,
76.316555734,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.33,
76.316555734,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
76.316555734,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
76.316555734,S1-C4,Frontend_Bound,24.09,% Slots,,,0.00,5.33,
76.316555734,S1-C4,Bad_Speculation,16.61,% Slots,,,0.00,5.33,
76.316555734,S1-C4,Backend_Bound,26.33,% Slots,,,0.00,5.33,<==
76.316555734,S1-C4,Frontend_Bound.Frontend_Latency,16.07,% Slots,,rs_events.empty_end,0.00,5.32,
76.316555734,S1-C4,Bad_Speculation.Branch_Mispredicts,16.47,% Slots,,br_misp_retired.all_branches,0.00,5.07,
76.316555734,S1-C4,Backend_Bound.Memory_Bound,11.80,% Slots,,,0.00,5.06,
76.316555734,S1-C4,Backend_Bound.Core_Bound,14.54,% Slots,,,0.00,5.06,
76.316555734,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.07,% Clocks,,,0.00,5.33,
76.316555734,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
76.316555734,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
76.316555734,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.87,% Clocks,,,0.00,5.32,
76.316555734,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
76.316555734,S1-C5,Frontend_Bound,32.53,% Slots,,,0.00,5.32,
76.316555734,S1-C5,Bad_Speculation,12.16,% Slots,,,0.00,5.32,
76.316555734,S1-C5,Backend_Bound,25.84,% Slots,,,0.00,5.32,
76.316555734,S1-C5,Retiring,31.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
76.316555734,S1-C5,Frontend_Bound.Frontend_Latency,23.95,% Slots,,rs_events.empty_end,0.00,5.31,
76.316555734,S1-C5,Bad_Speculation.Branch_Mispredicts,11.99,% Slots,,br_misp_retired.all_branches,0.00,5.07,
76.316555734,S1-C5,Backend_Bound.Memory_Bound,17.60,% Slots,,,0.00,5.05,
76.316555734,S1-C5,Retiring.Microcode_Sequencer,1.98,% Slots,,idq.ms_uops,0.00,5.32,
76.316555734,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.32,
76.316555734,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
76.316555734,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.57,% Clocks,,idq.ms_switches,0.00,5.32,
76.316555734,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
76.316555734,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
76.316555734,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
76.316555734,S1-C6,Frontend_Bound,30.34,% Slots,,,0.00,5.32,
76.316555734,S1-C6,Bad_Speculation,16.99,% Slots,,,0.00,5.32,
76.316555734,S1-C6,Backend_Bound,23.98,% Slots,,,0.00,5.32,
76.316555734,S1-C6,Frontend_Bound.Frontend_Latency,25.28,% Slots,,rs_events.empty_end,0.00,5.32,
76.316555734,S1-C6,Frontend_Bound.Frontend_Bandwidth,19.21,% Slots,,,0.00,5.32,
76.316555734,S1-C6,Bad_Speculation.Branch_Mispredicts,16.71,% Slots,,br_misp_retired.all_branches,0.00,5.07,
76.316555734,S1-C6,Backend_Bound.Memory_Bound,18.34,% Slots,,,0.00,5.05,
76.316555734,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.19,% Clocks,,,0.00,5.33,
76.316555734,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
76.316555734,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.03,% Core_Clocks,,,0.00,5.21,
76.316555734,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.37,% Core_Clocks,,,0.00,5.34,
76.316555734,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
76.316555734,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
76.316555734,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
76.316555734,S1-C7,Frontend_Bound,27.08,% Slots,,,0.00,5.32,
76.316555734,S1-C7,Bad_Speculation,24.68,% Slots,,,0.00,5.32,
76.316555734,S1-C7,Backend_Bound,17.03,% Slots,,,0.00,5.32,
76.316555734,S1-C7,Frontend_Bound.Frontend_Latency,21.58,% Slots,,rs_events.empty_end,0.00,5.32,
76.316555734,S1-C7,Bad_Speculation.Branch_Mispredicts,24.49,% Slots,,br_misp_retired.all_branches,0.00,5.07,
76.316555734,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
76.316555734,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
76.316555734,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
76.316555734,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
76.316555734,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
76.316555734,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
76.316555734,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
76.316555734,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
76.316555734,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
76.316555734,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
76.316555734,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
76.316555734,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
76.316555734,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
76.316555734,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
76.316555734,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
76.316555734,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
76.316555734,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
76.316555734,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
77.847572595,S0-C0,Frontend_Bound,27.99,% Slots,,,0.00,5.23,
77.847572595,S0-C0,Bad_Speculation,12.67,% Slots,,,0.00,5.23,
77.847572595,S0-C0,Backend_Bound,26.79,% Slots,,,0.00,5.23,
77.847572595,S0-C0,Frontend_Bound.Frontend_Latency,23.03,% Slots,,rs_events.empty_end,0.00,5.23,
77.847572595,S0-C0,Bad_Speculation.Branch_Mispredicts,12.52,% Slots,,br_misp_retired.all_branches,0.00,5.23,
77.847572595,S0-C0,Backend_Bound.Memory_Bound,25.31,% Slots,,,0.00,5.23,
77.847572595,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.67,% Clocks,,,0.00,5.23,
77.847572595,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
77.847572595,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
77.847572595,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
77.847572595,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
77.847572595,S0-C1,Frontend_Bound,22.79,% Slots,,,0.00,5.23,
77.847572595,S0-C1,Backend_Bound,45.66,% Slots,,,0.00,5.23,
77.847572595,S0-C1,Retiring,16.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
77.847572595,S0-C1,Frontend_Bound.Frontend_Latency,50.35,% Slots,,rs_events.empty_end,0.00,5.23,
77.847572595,S0-C1,Backend_Bound.Core_Bound,85.64,% Slots,,,0.00,5.23,<==
77.847572595,S0-C1,Retiring.Microcode_Sequencer,4.99,% Slots,,idq.ms_uops,0.00,5.23,
77.847572595,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.02,% Clocks,,,0.00,5.23,
77.847572595,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
77.847572595,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.65,% Clocks,,idq.ms_switches,0.00,5.23,
77.847572595,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
77.847572595,S0-C2,Frontend_Bound,25.24,% Slots,,,0.00,5.23,
77.847572595,S0-C2,Backend_Bound,42.86,% Slots,,,0.00,5.23,
77.847572595,S0-C2,Retiring,30.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
77.847572595,S0-C2,Frontend_Bound.Frontend_Latency,46.82,% Slots,,rs_events.empty_end,0.00,5.22,
77.847572595,S0-C2,Retiring.Microcode_Sequencer,1.72,% Slots,,idq.ms_uops,0.00,5.23,
77.847572595,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
77.847572595,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.01,% Clocks,,idq.ms_switches,0.00,5.23,
77.847572595,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
77.847572595,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
77.847572595,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
77.847572595,S0-C3,Frontend_Bound,23.58,% Slots,,,0.00,5.23,
77.847572595,S0-C3,Bad_Speculation,10.03,% Slots,,,0.00,5.23,
77.847572595,S0-C3,Backend_Bound,43.89,% Slots,,,0.00,5.23,
77.847572595,S0-C3,Retiring,13.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
77.847572595,S0-C3,Frontend_Bound.Frontend_Latency,23.64,% Slots,,rs_events.empty_end,0.00,5.22,
77.847572595,S0-C3,Frontend_Bound.Frontend_Bandwidth,28.02,% Slots,,,0.00,5.22,
77.847572595,S0-C3,Bad_Speculation.Branch_Mispredicts,9.83,% Slots,,br_misp_retired.all_branches,0.00,5.23,
77.847572595,S0-C3,Backend_Bound.Core_Bound,76.00,% Slots,,,0.00,5.22,<==
77.847572595,S0-C3,Retiring.Microcode_Sequencer,4.39,% Slots,,idq.ms_uops,0.00,5.23,
77.847572595,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.16,% Clocks,,,0.00,5.22,
77.847572595,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
77.847572595,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.88,% Clocks,,idq.ms_switches,0.00,5.22,
77.847572595,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,53.36,% Core_Clocks,,,0.00,5.23,
77.847572595,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
77.847572595,S0-C4,Frontend_Bound,33.88,% Slots,,,0.00,5.22,
77.847572595,S0-C4,Backend_Bound,30.14,% Slots,,,0.00,5.22,
77.847572595,S0-C4,Retiring,21.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
77.847572595,S0-C4,Frontend_Bound.Frontend_Latency,32.42,% Slots,,rs_events.empty_end,0.00,5.22,
77.847572595,S0-C4,Frontend_Bound.Frontend_Bandwidth,80.45,% Slots,,,0.00,5.22,<==
77.847572595,S0-C4,Backend_Bound.Core_Bound,56.07,% Slots,,,0.00,5.22,
77.847572595,S0-C4,Retiring.Microcode_Sequencer,5.48,% Slots,,idq.ms_uops,0.00,5.23,
77.847572595,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.22,
77.847572595,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.72,% Clocks,,itlb_misses.walk_completed,0.00,5.23,
77.847572595,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
77.847572595,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.90,% Clocks,,idq.ms_switches,0.00,5.22,
77.847572595,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.00,% Core_Clocks,,,0.00,5.23,
77.847572595,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.50,% Core_Clocks,,,0.00,5.24,
77.847572595,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
77.847572595,S0-C5,Frontend_Bound.Frontend_Bandwidth,24.72,% Slots,,,0.00,5.22,
77.847572595,S0-C5,Backend_Bound,54.17,% Slots,,,0.00,5.22,<==
77.847572595,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.19,% Core_Clocks,,,0.00,5.23,
77.847572595,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.11,% Core_Clocks,,,0.00,5.24,
77.847572595,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
77.847572595,S0-C6,Frontend_Bound,23.73,% Slots,,,0.00,5.23,
77.847572595,S0-C6,Bad_Speculation,15.54,% Slots,,,0.00,5.23,
77.847572595,S0-C6,Backend_Bound,32.27,% Slots,,,0.00,5.23,
77.847572595,S0-C6,Retiring,17.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
77.847572595,S0-C6,Frontend_Bound.Frontend_Latency,21.79,% Slots,,rs_events.empty_end,0.00,5.22,
77.847572595,S0-C6,Frontend_Bound.Frontend_Bandwidth,26.42,% Slots,,,0.00,5.23,
77.847572595,S0-C6,Bad_Speculation.Branch_Mispredicts,15.35,% Slots,,br_misp_retired.all_branches,0.00,5.23,
77.847572595,S0-C6,Retiring.Microcode_Sequencer,5.34,% Slots,,idq.ms_uops,0.00,5.23,
77.847572595,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.23,
77.847572595,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
77.847572595,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.36,% Clocks,,idq.ms_switches,0.00,5.23,
77.847572595,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.82,% Core_Clocks,,,0.00,5.23,
77.847572595,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.07,% Core_Clocks,,,0.00,5.24,
77.847572595,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
77.847572595,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
77.847572595,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
77.847572595,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
77.847572595,S0-C7,Frontend_Bound,21.54,% Slots,,,0.00,5.22,
77.847572595,S0-C7,Bad_Speculation,16.18,% Slots,,,0.00,5.22,
77.847572595,S0-C7,Backend_Bound,30.52,% Slots,,,0.00,5.22,
77.847572595,S0-C7,Retiring,27.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
77.847572595,S0-C7,Frontend_Bound.Frontend_Latency,18.91,% Slots,,rs_events.empty_end,0.00,5.22,
77.847572595,S0-C7,Bad_Speculation.Branch_Mispredicts,15.98,% Slots,,br_misp_retired.all_branches,0.00,5.22,
77.847572595,S0-C7,Backend_Bound.Memory_Bound,103.18,% Slots,,,0.00,5.22,<==
77.847572595,S0-C7,Retiring.Microcode_Sequencer,5.76,% Slots,,idq.ms_uops,0.00,5.24,
77.847572595,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.23,
77.847572595,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
77.847572595,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.31,% Clocks,,idq.ms_switches,0.00,5.23,
77.847572595,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,20.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
77.847572595,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.80,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,
77.847572595,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
77.847572595,S1-C0,Frontend_Bound,23.33,% Slots,,,0.00,5.22,
77.847572595,S1-C0,Bad_Speculation,15.30,% Slots,,,0.00,5.22,
77.847572595,S1-C0,Backend_Bound,29.98,% Slots,,,0.00,5.22,
77.847572595,S1-C0,Frontend_Bound.Frontend_Latency,24.38,% Slots,,rs_events.empty_end,0.00,5.22,
77.847572595,S1-C0,Bad_Speculation.Branch_Mispredicts,15.02,% Slots,,br_misp_retired.all_branches,0.00,5.22,
77.847572595,S1-C0,Backend_Bound.Memory_Bound,26.41,% Slots,,,0.00,5.22,
77.847572595,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.22,
77.847572595,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
77.847572595,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,<==
77.847572595,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
77.847572595,S1-C1,Frontend_Bound,33.91,% Slots,,,0.00,5.23,
77.847572595,S1-C1,Backend_Bound,18.35,% Slots,,,0.00,5.23,
77.847572595,S1-C1,Frontend_Bound.Frontend_Latency,19.44,% Slots,,rs_events.empty_end,0.00,5.23,
77.847572595,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.56,% Slots,,,0.00,5.23,
77.847572595,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.22,
77.847572595,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
77.847572595,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
77.847572595,S1-C2,Frontend_Bound,36.75,% Slots,,,0.00,5.23,
77.847572595,S1-C2,Bad_Speculation,12.42,% Slots,,,0.00,5.23,
77.847572595,S1-C2,Backend_Bound,30.32,% Slots,,,0.00,5.23,
77.847572595,S1-C2,Frontend_Bound.Frontend_Latency,82.65,% Slots,,rs_events.empty_end,0.00,5.22,
77.847572595,S1-C2,Bad_Speculation.Branch_Mispredicts,12.29,% Slots,,br_misp_retired.all_branches,0.00,5.23,
77.847572595,S1-C2,Backend_Bound.Memory_Bound,30.58,% Slots,,,0.00,5.22,
77.847572595,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
77.847572595,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
77.847572595,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
77.847572595,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
77.847572595,S1-C3,Frontend_Bound,32.40,% Slots,,,0.00,5.23,
77.847572595,S1-C3,Bad_Speculation,12.32,% Slots,,,0.00,5.23,
77.847572595,S1-C3,Backend_Bound,23.08,% Slots,,,0.00,5.23,
77.847572595,S1-C3,Frontend_Bound.Frontend_Latency,22.50,% Slots,,rs_events.empty_end,0.00,5.22,
77.847572595,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.81,% Slots,,,0.00,5.23,
77.847572595,S1-C3,Bad_Speculation.Branch_Mispredicts,12.20,% Slots,,br_misp_retired.all_branches,0.00,5.23,
77.847572595,S1-C3,Backend_Bound.Memory_Bound,12.90,% Slots,,,0.00,5.22,
77.847572595,S1-C3,Backend_Bound.Core_Bound,10.17,% Slots,,,0.00,5.22,
77.847572595,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.73,% Clocks,,,0.00,5.22,
77.847572595,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
77.847572595,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.96,% Core_Clocks,,,0.00,5.23,
77.847572595,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.72,% Core_Clocks,,,0.00,5.23,
77.847572595,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
77.847572595,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.32,% Clocks,,,0.00,5.22,
77.847572595,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
77.847572595,S1-C4,Frontend_Bound,33.58,% Slots,,,0.00,5.23,
77.847572595,S1-C4,Bad_Speculation,22.13,% Slots,,,0.00,5.23,
77.847572595,S1-C4,Backend_Bound,18.79,% Slots,,,0.00,5.23,
77.847572595,S1-C4,Frontend_Bound.Frontend_Latency,35.82,% Slots,,rs_events.empty_end,0.00,5.22,
77.847572595,S1-C4,Bad_Speculation.Branch_Mispredicts,21.87,% Slots,,br_misp_retired.all_branches,0.00,5.23,
77.847572595,S1-C4,Backend_Bound.Memory_Bound,12.13,% Slots,,,0.00,5.22,
77.847572595,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
77.847572595,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
77.847572595,S1-C5,Frontend_Bound,29.63,% Slots,,,0.00,5.23,
77.847572595,S1-C5,Backend_Bound,37.57,% Slots,,,0.00,5.23,
77.847572595,S1-C5,Retiring,31.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
77.847572595,S1-C5,Frontend_Bound.Frontend_Latency,19.44,% Slots,,rs_events.empty_end,0.00,5.22,
77.847572595,S1-C5,Backend_Bound.Memory_Bound,25.14,% Slots,,,0.00,5.22,
77.847572595,S1-C5,Backend_Bound.Core_Bound,12.44,% Slots,,,0.00,5.22,
77.847572595,S1-C5,Retiring.Microcode_Sequencer,3.14,% Slots,,idq.ms_uops,0.00,5.23,
77.847572595,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.23,
77.847572595,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
77.847572595,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.03,% Clocks,,idq.ms_switches,0.00,5.23,
77.847572595,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
77.847572595,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
77.847572595,S1-C6,Frontend_Bound,21.53,% Slots,,,0.00,5.23,
77.847572595,S1-C6,Bad_Speculation,13.27,% Slots,,,0.00,5.23,
77.847572595,S1-C6,Backend_Bound,32.07,% Slots,,,0.00,5.23,
77.847572595,S1-C6,Retiring,29.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
77.847572595,S1-C6,Frontend_Bound.Frontend_Latency,19.13,% Slots,,rs_events.empty_end,0.00,5.22,
77.847572595,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.63,% Slots,,,0.00,5.23,
77.847572595,S1-C6,Bad_Speculation.Branch_Mispredicts,13.13,% Slots,,br_misp_retired.all_branches,0.00,5.23,
77.847572595,S1-C6,Backend_Bound.Memory_Bound,29.33,% Slots,,,0.00,5.22,<==
77.847572595,S1-C6,Retiring.Microcode_Sequencer,1.44,% Slots,,idq.ms_uops,0.00,5.23,
77.847572595,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.23,
77.847572595,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
77.847572595,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.04,% Clocks,,idq.ms_switches,0.00,5.23,
77.847572595,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.53,% Core_Clocks,,,0.00,5.23,
77.847572595,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
77.847572595,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
77.847572595,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
77.847572595,S1-C7,Frontend_Bound,20.42,% Slots,,,0.00,5.23,
77.847572595,S1-C7,Bad_Speculation,16.39,% Slots,,,0.00,5.23,
77.847572595,S1-C7,Backend_Bound,38.49,% Slots,,,0.00,5.23,
77.847572595,S1-C7,Bad_Speculation.Branch_Mispredicts,15.95,% Slots,,br_misp_retired.all_branches,0.00,5.23,
77.847572595,S1-C7,Backend_Bound.Memory_Bound,22.51,% Slots,,,0.00,5.23,
77.847572595,S1-C7,Backend_Bound.Core_Bound,15.98,% Slots,,,0.00,5.23,
77.847572595,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
77.847572595,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
77.847572595,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.40,% Clocks,,,0.00,5.22,
77.847572595,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
77.847572595,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
77.847572595,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
77.847572595,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
77.847572595,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
77.847572595,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
77.847572595,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
77.847572595,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
77.847572595,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
77.847572595,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
77.847572595,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
77.847572595,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
77.847572595,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
77.847572595,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
77.847572595,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
77.847572595,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
77.847572595,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
79.348581327,S0-C0,Frontend_Bound,42.31,% Slots,,,0.00,5.34,
79.348581327,S0-C0,Backend_Bound,34.26,% Slots,,,0.00,5.34,
79.348581327,S0-C0,Frontend_Bound.Frontend_Latency,60.15,% Slots,,rs_events.empty_end,0.00,5.34,
79.348581327,S0-C0,Backend_Bound.Memory_Bound,10.14,% Slots,,,0.00,5.07,
79.348581327,S0-C0,Backend_Bound.Core_Bound,24.12,% Slots,,,0.00,5.07,
79.348581327,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
79.348581327,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
79.348581327,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
79.348581327,S0-C1,Frontend_Bound,42.90,% Slots,,,0.00,5.34,
79.348581327,S0-C1,Backend_Bound,33.73,% Slots,,,0.00,5.34,
79.348581327,S0-C1,Retiring,16.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
79.348581327,S0-C1,Frontend_Bound.Frontend_Latency,47.77,% Slots,,rs_events.empty_end,0.00,5.34,<==
79.348581327,S0-C1,Backend_Bound.Memory_Bound,21.04,% Slots,,,0.00,5.07,
79.348581327,S0-C1,Backend_Bound.Core_Bound,12.69,% Slots,,,0.00,5.07,
79.348581327,S0-C1,Retiring.Microcode_Sequencer,11.44,% Slots,,idq.ms_uops,0.00,5.34,
79.348581327,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.64,% Clocks,,,0.00,5.24,
79.348581327,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
79.348581327,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.29,% Clocks,,idq.ms_switches,0.00,5.17,
79.348581327,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
79.348581327,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.51,% Clocks,,,0.00,5.33,
79.348581327,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
79.348581327,S0-C2,Frontend_Bound,31.44,% Slots,,,0.00,5.35,
79.348581327,S0-C2,Backend_Bound,39.16,% Slots,,,0.00,5.35,
79.348581327,S0-C2,Retiring,13.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
79.348581327,S0-C2,Frontend_Bound.Frontend_Latency,21.73,% Slots,,rs_events.empty_end,0.00,5.35,
79.348581327,S0-C2,Backend_Bound.Memory_Bound,15.77,% Slots,,,0.00,5.08,
79.348581327,S0-C2,Backend_Bound.Core_Bound,23.39,% Slots,,,0.00,5.08,
79.348581327,S0-C2,Retiring.Microcode_Sequencer,6.32,% Slots,,idq.ms_uops,0.00,5.34,
79.348581327,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.05,% Clocks,,,0.00,5.24,
79.348581327,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
79.348581327,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.92,% Clocks,,idq.ms_switches,0.00,5.17,
79.348581327,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
79.348581327,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,100.50,% Clocks,,,0.00,5.33,<==
79.348581327,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
79.348581327,S0-C3,Frontend_Bound,39.73,% Slots,,,0.00,5.34,
79.348581327,S0-C3,Backend_Bound,36.87,% Slots,,,0.00,5.34,
79.348581327,S0-C3,Backend_Bound.Memory_Bound,25.94,% Slots,,,0.00,5.08,
79.348581327,S0-C3,Backend_Bound.Core_Bound,10.92,% Slots,,,0.00,5.08,
79.348581327,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
79.348581327,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
79.348581327,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
79.348581327,S0-C4,Frontend_Bound,37.63,% Slots,,,0.00,5.35,
79.348581327,S0-C4,Backend_Bound,33.26,% Slots,,,0.00,5.35,
79.348581327,S0-C4,Retiring,14.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
79.348581327,S0-C4,Frontend_Bound.Frontend_Latency,59.29,% Slots,,rs_events.empty_end,0.00,5.34,<==
79.348581327,S0-C4,Backend_Bound.Memory_Bound,20.13,% Slots,,,0.00,5.07,
79.348581327,S0-C4,Backend_Bound.Core_Bound,13.13,% Slots,,,0.00,5.07,
79.348581327,S0-C4,Retiring.Microcode_Sequencer,8.41,% Slots,,idq.ms_uops,0.00,5.35,
79.348581327,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.37,% Clocks,,,0.00,5.25,
79.348581327,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
79.348581327,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.65,% Clocks,,idq.ms_switches,0.00,5.17,
79.348581327,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
79.348581327,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
79.348581327,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
79.348581327,S0-C5,Frontend_Bound,37.54,% Slots,,,0.00,5.35,
79.348581327,S0-C5,Backend_Bound,38.65,% Slots,,,0.00,5.35,
79.348581327,S0-C5,Retiring,13.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
79.348581327,S0-C5,Frontend_Bound.Frontend_Latency,46.15,% Slots,,rs_events.empty_end,0.00,5.35,
79.348581327,S0-C5,Backend_Bound.Memory_Bound,28.82,% Slots,,,0.00,5.07,<==
79.348581327,S0-C5,Retiring.Microcode_Sequencer,9.30,% Slots,,idq.ms_uops,0.00,5.34,
79.348581327,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.73,% Clocks,,,0.00,5.26,
79.348581327,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
79.348581327,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.30,% Clocks,,idq.ms_switches,0.00,5.18,
79.348581327,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
79.348581327,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
79.348581327,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
79.348581327,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
79.348581327,S0-C6,Frontend_Bound,37.72,% Slots,,,0.00,5.35,
79.348581327,S0-C6,Backend_Bound,38.41,% Slots,,,0.00,5.35,
79.348581327,S0-C6,Retiring,14.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
79.348581327,S0-C6,Backend_Bound.Memory_Bound,44.70,% Slots,,,0.00,5.07,
79.348581327,S0-C6,Retiring.Microcode_Sequencer,8.95,% Slots,,idq.ms_uops,0.00,5.34,
79.348581327,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.26,% Clocks,,,0.00,5.25,
79.348581327,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
79.348581327,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.87,% Clocks,,idq.ms_switches,0.00,5.18,
79.348581327,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
79.348581327,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,<==
79.348581327,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
79.348581327,S0-C7,Backend_Bound,56.25,% Slots,,,0.00,5.34,<==
79.348581327,S0-C7,Retiring,16.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
79.348581327,S0-C7,Retiring.Microcode_Sequencer,10.81,% Slots,,idq.ms_uops,0.00,5.34,
79.348581327,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.16,% Clocks,,idq.ms_switches,0.00,5.18,
79.348581327,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
79.348581327,S1-C0,Frontend_Bound,32.57,% Slots,,,0.00,5.34,
79.348581327,S1-C0,Backend_Bound,41.86,% Slots,,,0.00,5.34,
79.348581327,S1-C0,Retiring,16.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
79.348581327,S1-C0,Backend_Bound.Core_Bound,52.73,% Slots,,,0.00,5.08,<==
79.348581327,S1-C0,Retiring.Microcode_Sequencer,10.47,% Slots,,idq.ms_uops,0.00,5.35,
79.348581327,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.81,% Clocks,,,0.00,5.26,
79.348581327,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
79.348581327,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.77,% Clocks,,idq.ms_switches,0.00,5.19,
79.348581327,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
79.348581327,S1-C1,Frontend_Bound,33.46,% Slots,,,0.00,5.35,
79.348581327,S1-C1,Backend_Bound,13.93,% Slots,,,0.00,5.34,
79.348581327,S1-C1,Retiring,41.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
79.348581327,S1-C1,Frontend_Bound.Frontend_Latency,17.52,% Slots,,rs_events.empty_end,0.00,5.35,
79.348581327,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.43,% Slots,,,0.00,5.35,
79.348581327,S1-C1,Retiring.Microcode_Sequencer,2.34,% Slots,,idq.ms_uops,0.00,5.35,<==
79.348581327,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.26,
79.348581327,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
79.348581327,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.50,% Clocks,,idq.ms_switches,0.00,5.19,
79.348581327,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
79.348581327,S1-C2,Frontend_Bound,35.02,% Slots,,,0.00,5.35,
79.348581327,S1-C2,Backend_Bound,39.26,% Slots,,,0.00,5.35,
79.348581327,S1-C2,Retiring,17.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
79.348581327,S1-C2,Frontend_Bound.Frontend_Latency,49.26,% Slots,,rs_events.empty_end,0.00,5.34,
79.348581327,S1-C2,Backend_Bound.Memory_Bound,28.77,% Slots,,,0.00,5.08,<==
79.348581327,S1-C2,Backend_Bound.Core_Bound,10.49,% Slots,,,0.00,5.08,
79.348581327,S1-C2,Retiring.Microcode_Sequencer,12.90,% Slots,,idq.ms_uops,0.00,5.35,
79.348581327,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.26,
79.348581327,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
79.348581327,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.65,% Clocks,,idq.ms_switches,0.00,5.19,
79.348581327,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
79.348581327,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
79.348581327,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
79.348581327,S1-C3,Frontend_Bound,35.37,% Slots,,,0.00,5.35,
79.348581327,S1-C3,Backend_Bound,26.30,% Slots,,,0.00,5.35,
79.348581327,S1-C3,Retiring,18.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
79.348581327,S1-C3,Frontend_Bound.Frontend_Latency,34.94,% Slots,,rs_events.empty_end,0.00,5.35,
79.348581327,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.62,% Slots,,,0.00,5.35,
79.348581327,S1-C3,Backend_Bound.Memory_Bound,26.07,% Slots,,,0.00,5.08,
79.348581327,S1-C3,Retiring.Microcode_Sequencer,6.77,% Slots,,idq.ms_uops,0.00,5.35,
79.348581327,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.70,% Clocks,,idq.ms_switches,0.00,5.19,<==
79.348581327,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.80,% Core_Clocks,,,0.00,5.35,
79.348581327,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.80,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
79.348581327,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
79.348581327,S1-C4,Frontend_Bound,33.88,% Slots,,,0.00,5.35,
79.348581327,S1-C4,Backend_Bound,41.12,% Slots,,,0.00,5.35,
79.348581327,S1-C4,Retiring,26.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
79.348581327,S1-C4,Backend_Bound.Core_Bound,57.10,% Slots,,,0.00,5.08,<==
79.348581327,S1-C4,Retiring.Microcode_Sequencer,4.01,% Slots,,idq.ms_uops,0.00,5.35,
79.348581327,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.27,
79.348581327,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
79.348581327,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.13,% Clocks,,idq.ms_switches,0.00,5.2,
79.348581327,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
79.348581327,S1-C5,Frontend_Bound,34.18,% Slots,,,0.00,5.35,
79.348581327,S1-C5,Backend_Bound,41.49,% Slots,,,0.00,5.35,
79.348581327,S1-C5,Retiring,12.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
79.348581327,S1-C5,Frontend_Bound.Frontend_Latency,75.53,% Slots,,rs_events.empty_end,0.00,5.34,
79.348581327,S1-C5,Backend_Bound.Memory_Bound,32.00,% Slots,,,0.00,5.08,<==
79.348581327,S1-C5,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.35,
79.348581327,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.27,
79.348581327,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
79.348581327,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.87,% Clocks,,idq.ms_switches,0.00,5.2,
79.348581327,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
79.348581327,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
79.348581327,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
79.348581327,S1-C6,Frontend_Bound,34.98,% Slots,,,0.00,5.34,
79.348581327,S1-C6,Backend_Bound,40.64,% Slots,,,0.00,5.34,
79.348581327,S1-C6,Retiring,14.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
79.348581327,S1-C6,Retiring.Microcode_Sequencer,9.27,% Slots,,idq.ms_uops,0.00,5.35,
79.348581327,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.27,
79.348581327,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
79.348581327,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.29,% Clocks,,idq.ms_switches,0.00,5.2,
79.348581327,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,<==
79.348581327,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
79.348581327,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
79.348581327,S1-C7,Frontend_Bound,34.30,% Slots,,,0.00,5.35,
79.348581327,S1-C7,Backend_Bound,40.23,% Slots,,,0.00,5.35,
79.348581327,S1-C7,Retiring,14.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
79.348581327,S1-C7,Frontend_Bound.Frontend_Latency,61.45,% Slots,,rs_events.empty_end,0.00,5.34,
79.348581327,S1-C7,Backend_Bound.Memory_Bound,17.50,% Slots,,,0.00,5.08,
79.348581327,S1-C7,Backend_Bound.Core_Bound,22.73,% Slots,,,0.00,5.08,
79.348581327,S1-C7,Retiring.Microcode_Sequencer,7.06,% Slots,,idq.ms_uops,0.00,5.34,
79.348581327,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.31,% Clocks,,,0.00,5.28,
79.348581327,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
79.348581327,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.50,% Clocks,,idq.ms_switches,0.00,5.2,
79.348581327,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
79.348581327,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,102.70,% Clocks,,,0.00,5.33,<==
79.348581327,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
79.348581327,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
79.348581327,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
79.348581327,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
79.348581327,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
79.348581327,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
79.348581327,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
79.348581327,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
79.348581327,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
79.348581327,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
79.348581327,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
79.348581327,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
79.348581327,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
79.348581327,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
79.348581327,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
79.348581327,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
79.348581327,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
80.843001233,S0-C0,Frontend_Bound,26.59,% Slots,,,0.00,5.34,
80.843001233,S0-C0,Backend_Bound,29.47,% Slots,,,0.00,5.34,
80.843001233,S0-C0,Frontend_Bound.Frontend_Latency,15.14,% Slots,,rs_events.empty_end,0.00,5.33,
80.843001233,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.65,% Slots,,,0.00,5.07,
80.843001233,S0-C0,Backend_Bound.Memory_Bound,22.77,% Slots,,,0.00,5.33,<==
80.843001233,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.08,
80.843001233,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.843001233,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
80.843001233,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
80.843001233,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
80.843001233,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
80.843001233,S0-C1,Frontend_Bound,36.64,% Slots,,,0.00,5.34,
80.843001233,S0-C1,Backend_Bound,39.27,% Slots,,,0.00,5.34,
80.843001233,S0-C1,Retiring,26.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
80.843001233,S0-C1,Frontend_Bound.Frontend_Latency,30.47,% Slots,,rs_events.empty_end,0.00,5.34,
80.843001233,S0-C1,Backend_Bound.Memory_Bound,10.69,% Slots,,,0.00,5.34,
80.843001233,S0-C1,Backend_Bound.Core_Bound,28.58,% Slots,,,0.00,5.34,<==
80.843001233,S0-C1,Retiring.Microcode_Sequencer,4.51,% Slots,,idq.ms_uops,0.00,5.07,
80.843001233,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.08,
80.843001233,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.843001233,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.01,% Clocks,,idq.ms_switches,0.00,5.08,
80.843001233,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
80.843001233,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
80.843001233,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
80.843001233,S0-C2,Frontend_Bound,37.41,% Slots,,,0.00,5.34,
80.843001233,S0-C2,Backend_Bound,38.97,% Slots,,,0.00,5.34,
80.843001233,S0-C2,Retiring,17.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
80.843001233,S0-C2,Frontend_Bound.Frontend_Latency,24.04,% Slots,,rs_events.empty_end,0.00,5.34,
80.843001233,S0-C2,Backend_Bound.Memory_Bound,13.45,% Slots,,,0.00,5.34,
80.843001233,S0-C2,Backend_Bound.Core_Bound,25.52,% Slots,,,0.00,5.34,
80.843001233,S0-C2,Retiring.Microcode_Sequencer,11.07,% Slots,,idq.ms_uops,0.00,5.07,
80.843001233,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.08,
80.843001233,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.843001233,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.19,% Clocks,,idq.ms_switches,0.00,5.08,
80.843001233,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
80.843001233,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
80.843001233,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.05,% Clocks,,,0.00,5.09,<==
80.843001233,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
80.843001233,S0-C3,Frontend_Bound,37.05,% Slots,,,0.00,5.34,
80.843001233,S0-C3,Backend_Bound,39.32,% Slots,,,0.00,5.34,
80.843001233,S0-C3,Retiring,17.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
80.843001233,S0-C3,Frontend_Bound.Frontend_Latency,27.35,% Slots,,rs_events.empty_end,0.00,5.34,
80.843001233,S0-C3,Backend_Bound.Memory_Bound,14.58,% Slots,,,0.00,5.34,
80.843001233,S0-C3,Backend_Bound.Core_Bound,24.74,% Slots,,,0.00,5.34,<==
80.843001233,S0-C3,Retiring.Microcode_Sequencer,9.21,% Slots,,idq.ms_uops,0.00,5.08,
80.843001233,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.08,
80.843001233,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.843001233,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.26,% Clocks,,idq.ms_switches,0.00,5.08,
80.843001233,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
80.843001233,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
80.843001233,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
80.843001233,S0-C4,Frontend_Bound,36.81,% Slots,,,0.00,5.34,
80.843001233,S0-C4,Backend_Bound,39.26,% Slots,,,0.00,5.34,
80.843001233,S0-C4,Frontend_Bound.Frontend_Latency,33.54,% Slots,,rs_events.empty_end,0.00,5.33,
80.843001233,S0-C4,Backend_Bound.Memory_Bound,16.09,% Slots,,,0.00,5.33,
80.843001233,S0-C4,Backend_Bound.Core_Bound,23.17,% Slots,,,0.00,5.33,<==
80.843001233,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.843001233,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
80.843001233,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
80.843001233,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
80.843001233,S0-C5,Frontend_Bound,37.48,% Slots,,,0.00,5.34,
80.843001233,S0-C5,Bad_Speculation,10.60,% Slots,,,0.00,5.34,
80.843001233,S0-C5,Backend_Bound,32.49,% Slots,,,0.00,5.34,
80.843001233,S0-C5,Retiring,16.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
80.843001233,S0-C5,Frontend_Bound.Frontend_Latency,30.66,% Slots,,rs_events.empty_end,0.00,5.34,
80.843001233,S0-C5,Bad_Speculation.Branch_Mispredicts,9.83,% Slots,,br_misp_retired.all_branches,0.00,5.34,
80.843001233,S0-C5,Backend_Bound.Memory_Bound,15.78,% Slots,,,0.00,5.34,
80.843001233,S0-C5,Backend_Bound.Core_Bound,16.71,% Slots,,,0.00,5.34,
80.843001233,S0-C5,Retiring.Microcode_Sequencer,11.12,% Slots,,idq.ms_uops,0.00,5.07,
80.843001233,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.18,% Clocks,,,0.00,5.08,
80.843001233,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
80.843001233,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.84,% Clocks,,idq.ms_switches,0.00,5.08,
80.843001233,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
80.843001233,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
80.843001233,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,78.26,% Clocks,,,0.00,5.08,
80.843001233,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
80.843001233,S0-C6,Frontend_Bound,37.53,% Slots,,,0.00,5.34,
80.843001233,S0-C6,Backend_Bound,39.90,% Slots,,,0.00,5.34,
80.843001233,S0-C6,Retiring,16.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
80.843001233,S0-C6,Frontend_Bound.Frontend_Latency,56.73,% Slots,,rs_events.empty_end,0.00,5.34,
80.843001233,S0-C6,Backend_Bound.Memory_Bound,30.49,% Slots,,,0.00,5.34,
80.843001233,S0-C6,Retiring.Microcode_Sequencer,10.70,% Slots,,idq.ms_uops,0.00,5.07,
80.843001233,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.08,
80.843001233,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.843001233,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.55,% Clocks,,idq.ms_switches,0.00,5.08,
80.843001233,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
80.843001233,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
80.843001233,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
80.843001233,S0-C7,Frontend_Bound,36.09,% Slots,,,0.00,5.34,
80.843001233,S0-C7,Backend_Bound,40.30,% Slots,,,0.00,5.34,
80.843001233,S0-C7,Retiring,16.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
80.843001233,S0-C7,Frontend_Bound.Frontend_Latency,37.40,% Slots,,rs_events.empty_end,0.00,5.34,
80.843001233,S0-C7,Backend_Bound.Core_Bound,31.24,% Slots,,,0.00,5.34,<==
80.843001233,S0-C7,Retiring.Microcode_Sequencer,11.86,% Slots,,idq.ms_uops,0.00,5.07,
80.843001233,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.58,% Clocks,,,0.00,5.08,
80.843001233,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.843001233,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.41,% Clocks,,idq.ms_switches,0.00,5.08,
80.843001233,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
80.843001233,S1-C0,Frontend_Bound,31.90,% Slots,,,0.00,5.34,
80.843001233,S1-C0,Backend_Bound,43.26,% Slots,,,0.00,5.34,
80.843001233,S1-C0,Retiring,17.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
80.843001233,S1-C0,Frontend_Bound.Frontend_Latency,33.68,% Slots,,rs_events.empty_end,0.00,5.34,
80.843001233,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.54,% Slots,,,0.00,5.07,
80.843001233,S1-C0,Backend_Bound.Memory_Bound,15.75,% Slots,,,0.00,5.34,
80.843001233,S1-C0,Backend_Bound.Core_Bound,27.51,% Slots,,,0.00,5.34,<==
80.843001233,S1-C0,Retiring.Microcode_Sequencer,13.86,% Slots,,idq.ms_uops,0.00,5.07,
80.843001233,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.03,% Clocks,,,0.00,5.08,
80.843001233,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.843001233,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.26,% Clocks,,idq.ms_switches,0.00,5.08,
80.843001233,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.52,% Core_Clocks,,,0.00,5.35,
80.843001233,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.29,% Core_Clocks,,,0.00,5.35,
80.843001233,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
80.843001233,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
80.843001233,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
80.843001233,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
80.843001233,S1-C1,Frontend_Bound,33.45,% Slots,,,0.00,5.34,
80.843001233,S1-C1,Backend_Bound,13.90,% Slots,,,0.00,5.34,
80.843001233,S1-C1,Retiring,41.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
80.843001233,S1-C1,Frontend_Bound.Frontend_Latency,17.76,% Slots,,rs_events.empty_end,0.00,5.34,
80.843001233,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.83,% Slots,,,0.00,5.07,
80.843001233,S1-C1,Retiring.Microcode_Sequencer,2.36,% Slots,,idq.ms_uops,0.00,5.07,<==
80.843001233,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.35,% Clocks,,,0.00,5.08,
80.843001233,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.843001233,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.31,% Clocks,,idq.ms_switches,0.00,5.08,
80.843001233,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
80.843001233,S1-C2,Frontend_Bound,36.75,% Slots,,,0.00,5.34,
80.843001233,S1-C2,Backend_Bound,38.58,% Slots,,,0.00,5.34,<==
80.843001233,S1-C2,Retiring,19.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
80.843001233,S1-C2,Frontend_Bound.Frontend_Latency,34.70,% Slots,,rs_events.empty_end,0.00,5.34,
80.843001233,S1-C2,Backend_Bound.Memory_Bound,17.27,% Slots,,,0.00,5.34,
80.843001233,S1-C2,Backend_Bound.Core_Bound,21.30,% Slots,,,0.00,5.34,
80.843001233,S1-C2,Retiring.Microcode_Sequencer,15.36,% Slots,,idq.ms_uops,0.00,5.07,
80.843001233,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.05,% Clocks,,,0.00,5.08,
80.843001233,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.843001233,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.81,% Clocks,,idq.ms_switches,0.00,5.08,
80.843001233,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
80.843001233,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
80.843001233,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.41,% Clocks,,,0.00,5.09,
80.843001233,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
80.843001233,S1-C3,Frontend_Bound,35.50,% Slots,,,0.00,5.34,<==
80.843001233,S1-C3,Backend_Bound,27.92,% Slots,,,0.00,5.34,
80.843001233,S1-C3,Retiring,18.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
80.843001233,S1-C3,Frontend_Bound.Frontend_Latency,41.05,% Slots,,rs_events.empty_end,0.00,5.34,
80.843001233,S1-C3,Frontend_Bound.Frontend_Bandwidth,36.86,% Slots,,,0.00,5.07,
80.843001233,S1-C3,Backend_Bound.Memory_Bound,14.27,% Slots,,,0.00,5.34,
80.843001233,S1-C3,Backend_Bound.Core_Bound,13.65,% Slots,,,0.00,5.34,
80.843001233,S1-C3,Retiring.Microcode_Sequencer,14.96,% Slots,,idq.ms_uops,0.00,5.07,
80.843001233,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.07,
80.843001233,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.843001233,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.18,% Clocks,,idq.ms_switches,0.00,5.07,
80.843001233,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.79,% Core_Clocks,,,0.00,5.35,
80.843001233,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
80.843001233,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
80.843001233,S1-C4,Frontend_Bound,23.32,% Slots,,,0.00,5.34,
80.843001233,S1-C4,Bad_Speculation,27.62,% Slots,,,0.00,5.34,
80.843001233,S1-C4,Backend_Bound,21.38,% Slots,,,0.00,5.34,
80.843001233,S1-C4,Retiring,18.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
80.843001233,S1-C4,Frontend_Bound.Frontend_Latency,16.39,% Slots,,rs_events.empty_end,0.00,5.34,
80.843001233,S1-C4,Bad_Speculation.Branch_Mispredicts,25.56,% Slots,,br_misp_retired.all_branches,0.00,5.34,<==
80.843001233,S1-C4,Backend_Bound.Core_Bound,71.60,% Slots,,,0.00,5.34,
80.843001233,S1-C4,Retiring.Microcode_Sequencer,15.46,% Slots,,idq.ms_uops,0.00,5.07,
80.843001233,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.08,
80.843001233,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.843001233,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.29,% Clocks,,idq.ms_switches,0.00,5.08,
80.843001233,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
80.843001233,S1-C5,Frontend_Bound,27.72,% Slots,,,0.00,5.34,
80.843001233,S1-C5,Bad_Speculation,11.08,% Slots,,,0.00,5.34,
80.843001233,S1-C5,Backend_Bound,31.85,% Slots,,,0.00,5.34,
80.843001233,S1-C5,Frontend_Bound.Frontend_Latency,22.33,% Slots,,rs_events.empty_end,0.00,5.34,
80.843001233,S1-C5,Bad_Speculation.Branch_Mispredicts,10.39,% Slots,,br_misp_retired.all_branches,0.00,5.34,
80.843001233,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.08,
80.843001233,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.843001233,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
80.843001233,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
80.843001233,S1-C6,Frontend_Bound,25.81,% Slots,,,0.00,5.34,
80.843001233,S1-C6,Backend_Bound,40.41,% Slots,,,0.00,5.34,
80.843001233,S1-C6,Retiring,34.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
80.843001233,S1-C6,Frontend_Bound.Frontend_Latency,16.29,% Slots,,rs_events.empty_end,0.00,5.34,
80.843001233,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.76,% Slots,,,0.00,5.07,
80.843001233,S1-C6,Backend_Bound.Memory_Bound,26.16,% Slots,,,0.00,5.34,
80.843001233,S1-C6,Backend_Bound.Core_Bound,14.25,% Slots,,,0.00,5.34,
80.843001233,S1-C6,Retiring.Microcode_Sequencer,4.39,% Slots,,idq.ms_uops,0.00,5.07,
80.843001233,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.08,
80.843001233,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.843001233,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.51,% Clocks,,idq.ms_switches,0.00,5.08,
80.843001233,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
80.843001233,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
80.843001233,S1-C7,Frontend_Bound,33.50,% Slots,,,0.00,5.34,
80.843001233,S1-C7,Backend_Bound,41.13,% Slots,,,0.00,5.34,
80.843001233,S1-C7,Retiring,18.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
80.843001233,S1-C7,Frontend_Bound.Frontend_Latency,51.44,% Slots,,rs_events.empty_end,0.00,5.34,
80.843001233,S1-C7,Backend_Bound.Memory_Bound,17.10,% Slots,,,0.00,5.34,
80.843001233,S1-C7,Backend_Bound.Core_Bound,24.03,% Slots,,,0.00,5.34,
80.843001233,S1-C7,Retiring.Microcode_Sequencer,15.37,% Slots,,idq.ms_uops,0.00,5.07,
80.843001233,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.59,% Clocks,,,0.00,5.08,
80.843001233,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
80.843001233,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.76,% Clocks,,idq.ms_switches,0.00,5.08,
80.843001233,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
80.843001233,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
80.843001233,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.62,% Clocks,,,0.00,5.09,<==
80.843001233,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
80.843001233,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
80.843001233,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
80.843001233,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
80.843001233,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
80.843001233,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
80.843001233,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
80.843001233,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
80.843001233,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
80.843001233,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
80.843001233,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
80.843001233,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
80.843001233,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
80.843001233,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
80.843001233,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
80.843001233,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
80.843001233,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
81.420734045,S0-C0,Frontend_Bound,25.08,% Slots,,,0.00,4.82,
81.420734045,S0-C0,Backend_Bound,34.49,% Slots,,,0.00,4.82,
81.420734045,S0-C0,Retiring,35.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.52,
81.420734045,S0-C0,Frontend_Bound.Frontend_Latency,19.94,% Slots,,rs_events.empty_end,0.00,4.82,
81.420734045,S0-C0,Backend_Bound.Memory_Bound,18.18,% Slots,,,0.00,4.82,
81.420734045,S0-C0,Backend_Bound.Core_Bound,16.32,% Slots,,,0.00,4.82,
81.420734045,S0-C0,Retiring.Microcode_Sequencer,3.87,% Slots,,idq.ms_uops,0.00,5.52,<==
81.420734045,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,0.00,5.51,
81.420734045,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.52,
81.420734045,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.87,% Clocks,,idq.ms_switches,0.00,5.51,
81.420734045,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,11.04,
81.420734045,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.52,
81.420734045,S0-C0-T0,MUX,4.82,%,,,0.00,100.0,
81.420734045,S0-C1,Frontend_Bound,37.86,% Slots,,,0.00,4.82,
81.420734045,S0-C1,Backend_Bound,37.80,% Slots,,,0.00,4.82,
81.420734045,S0-C1,Retiring,16.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.52,
81.420734045,S0-C1,Frontend_Bound.Frontend_Latency,38.73,% Slots,,rs_events.empty_end,0.00,4.82,<==
81.420734045,S0-C1,Backend_Bound.Memory_Bound,25.72,% Slots,,,0.00,4.82,
81.420734045,S0-C1,Backend_Bound.Core_Bound,12.08,% Slots,,,0.00,4.82,
81.420734045,S0-C1,Retiring.Microcode_Sequencer,12.46,% Slots,,idq.ms_uops,0.00,5.52,
81.420734045,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.52,
81.420734045,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.52,
81.420734045,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.76,% Clocks,,idq.ms_switches,0.00,5.52,
81.420734045,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,11.04,
81.420734045,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.52,
81.420734045,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.52,
81.420734045,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,100.16,% Clocks,,,0.00,4.94,
81.420734045,S0-C1-T0,MUX,4.82,%,,,0.00,100.0,
81.420734045,S0-C2,Frontend_Bound,39.31,% Slots,,,0.00,4.82,
81.420734045,S0-C2,Backend_Bound,36.71,% Slots,,,0.00,4.82,
81.420734045,S0-C2,Retiring,17.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.52,
81.420734045,S0-C2,Frontend_Bound.Frontend_Latency,49.13,% Slots,,rs_events.empty_end,0.00,4.82,
81.420734045,S0-C2,Backend_Bound.Memory_Bound,29.47,% Slots,,,0.00,4.82,
81.420734045,S0-C2,Retiring.Microcode_Sequencer,12.41,% Slots,,idq.ms_uops,0.00,5.52,
81.420734045,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.51,
81.420734045,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.52,<==
81.420734045,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.49,% Clocks,,idq.ms_switches,0.00,5.51,
81.420734045,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,11.04,
81.420734045,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.51,
81.420734045,S0-C2-T0,MUX,4.82,%,,,0.00,100.0,
81.420734045,S0-C3,Frontend_Bound,36.32,% Slots,,,0.00,4.82,
81.420734045,S0-C3,Backend_Bound,38.60,% Slots,,,0.00,4.82,
81.420734045,S0-C3,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.52,
81.420734045,S0-C3,Frontend_Bound.Frontend_Latency,31.24,% Slots,,rs_events.empty_end,0.00,4.82,
81.420734045,S0-C3,Backend_Bound.Memory_Bound,15.45,% Slots,,,0.00,4.82,
81.420734045,S0-C3,Backend_Bound.Core_Bound,23.15,% Slots,,,0.00,4.82,
81.420734045,S0-C3,Retiring.Microcode_Sequencer,14.14,% Slots,,idq.ms_uops,0.00,5.52,
81.420734045,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.14,% Clocks,,,0.00,5.52,
81.420734045,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.52,
81.420734045,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.79,% Clocks,,idq.ms_switches,0.00,5.52,
81.420734045,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,11.04,
81.420734045,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.52,
81.420734045,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.73,% Clocks,,,0.00,4.92,<==
81.420734045,S0-C3-T0,MUX,4.82,%,,,0.00,100.0,
81.420734045,S0-C4,Frontend_Bound,36.29,% Slots,,,0.00,4.83,
81.420734045,S0-C4,Backend_Bound,38.66,% Slots,,,0.00,4.83,<==
81.420734045,S0-C4,Retiring,16.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.52,
81.420734045,S0-C4,Frontend_Bound.Frontend_Latency,53.76,% Slots,,rs_events.empty_end,0.00,4.82,
81.420734045,S0-C4,Backend_Bound.Memory_Bound,20.30,% Slots,,,0.00,4.82,
81.420734045,S0-C4,Backend_Bound.Core_Bound,18.35,% Slots,,,0.00,4.82,
81.420734045,S0-C4,Retiring.Microcode_Sequencer,12.90,% Slots,,idq.ms_uops,0.00,5.52,
81.420734045,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.64,% Clocks,,,0.00,5.52,
81.420734045,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.52,
81.420734045,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.06,% Clocks,,idq.ms_switches,0.00,5.52,
81.420734045,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,11.04,
81.420734045,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.52,
81.420734045,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.22,% Clocks,,,0.00,4.91,
81.420734045,S0-C4-T0,MUX,4.82,%,,,0.00,100.0,
81.420734045,S0-C5,Frontend_Bound,38.16,% Slots,,,0.00,4.82,
81.420734045,S0-C5,Backend_Bound,38.74,% Slots,,,0.00,4.82,
81.420734045,S0-C5,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.52,
81.420734045,S0-C5,Frontend_Bound.Frontend_Latency,31.57,% Slots,,rs_events.empty_end,0.00,4.82,
81.420734045,S0-C5,Backend_Bound.Memory_Bound,26.07,% Slots,,,0.00,4.82,
81.420734045,S0-C5,Backend_Bound.Core_Bound,12.67,% Slots,,,0.00,4.82,
81.420734045,S0-C5,Retiring.Microcode_Sequencer,13.22,% Slots,,idq.ms_uops,0.00,5.52,
81.420734045,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.51,
81.420734045,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.52,
81.420734045,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.06,% Clocks,,idq.ms_switches,0.00,5.51,
81.420734045,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,11.03,
81.420734045,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.52,<==
81.420734045,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.21,% Clocks,,,0.00,4.9,
81.420734045,S0-C5-T0,MUX,4.82,%,,,0.00,100.0,
81.420734045,S0-C6,Frontend_Bound,32.96,% Slots,,,0.00,4.82,
81.420734045,S0-C6,Backend_Bound,41.70,% Slots,,,0.00,4.82,
81.420734045,S0-C6,Retiring,17.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.52,
81.420734045,S0-C6,Frontend_Bound.Frontend_Latency,28.53,% Slots,,rs_events.empty_end,0.00,4.82,
81.420734045,S0-C6,Backend_Bound.Memory_Bound,26.64,% Slots,,,0.00,4.82,<==
81.420734045,S0-C6,Backend_Bound.Core_Bound,15.05,% Slots,,,0.00,4.82,
81.420734045,S0-C6,Retiring.Microcode_Sequencer,13.73,% Slots,,idq.ms_uops,0.00,5.52,
81.420734045,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.52,
81.420734045,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.52,
81.420734045,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.99,% Clocks,,idq.ms_switches,0.00,5.52,
81.420734045,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,11.04,
81.420734045,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.52,
81.420734045,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.52,
81.420734045,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.21,% Clocks,,,0.00,4.9,
81.420734045,S0-C6-T0,MUX,4.82,%,,,0.00,100.0,
81.420734045,S0-C7,Frontend_Bound,37.88,% Slots,,,0.00,4.82,
81.420734045,S0-C7,Backend_Bound,40.41,% Slots,,,0.00,4.82,
81.420734045,S0-C7,Retiring,17.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.51,
81.420734045,S0-C7,Frontend_Bound.Frontend_Latency,30.37,% Slots,,rs_events.empty_end,0.00,4.82,
81.420734045,S0-C7,Backend_Bound.Memory_Bound,26.12,% Slots,,,0.00,4.82,
81.420734045,S0-C7,Backend_Bound.Core_Bound,14.30,% Slots,,,0.00,4.82,
81.420734045,S0-C7,Retiring.Microcode_Sequencer,12.49,% Slots,,idq.ms_uops,0.00,5.51,
81.420734045,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.52,
81.420734045,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.52,
81.420734045,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.01,% Clocks,,idq.ms_switches,0.00,5.52,
81.420734045,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,11.03,<==
81.420734045,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.12,% Clocks,,,0.00,4.89,
81.420734045,S0-C7-T0,MUX,4.82,%,,,0.00,100.0,
81.420734045,S1-C0,Frontend_Bound.Frontend_Bandwidth,47.78,% Slots,,,0.00,4.83,
81.420734045,S1-C0,Bad_Speculation.Branch_Mispredicts,20.80,% Slots,,br_misp_retired.all_branches,0.00,4.83,
81.420734045,S1-C0,Backend_Bound.Core_Bound,14.22,% Slots,,,0.00,4.83,
81.420734045,S1-C0,Retiring.Microcode_Sequencer,16.67,% Slots,,idq.ms_uops,0.00,5.52,
81.420734045,S1-C0,Bad_Speculation,21.12,% Slots,,,0.00,4.83,
81.420734045,S1-C0,Backend_Bound,23.32,% Slots,,,0.00,4.83,
81.420734045,S1-C0,Retiring,20.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.52,
81.420734045,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,1.04,% Clocks,,idq.ms_switches,0.00,5.51,
81.420734045,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.10,% Core_Clocks,,,0.00,4.83,
81.420734045,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.76,% Clocks,,,0.00,4.89,<==
81.420734045,S1-C0-T0,MUX,4.83,%,,,0.00,100.0,
81.420734045,S1-C1,Frontend_Bound,33.07,% Slots,,,0.00,4.83,
81.420734045,S1-C1,Bad_Speculation,12.47,% Slots,,,0.00,4.83,
81.420734045,S1-C1,Backend_Bound,16.04,% Slots,,,0.00,4.83,
81.420734045,S1-C1,Retiring,43.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.52,
81.420734045,S1-C1,Frontend_Bound.Frontend_Latency,20.53,% Slots,,rs_events.empty_end,0.00,4.83,
81.420734045,S1-C1,Bad_Speculation.Branch_Mispredicts,12.24,% Slots,,br_misp_retired.all_branches,0.00,4.83,
81.420734045,S1-C1,Backend_Bound.Memory_Bound,19.69,% Slots,,,0.00,4.83,
81.420734045,S1-C1,Retiring.Microcode_Sequencer,1.67,% Slots,,idq.ms_uops,0.00,5.52,<==
81.420734045,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.52,
81.420734045,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.52,
81.420734045,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.93,% Clocks,,idq.ms_switches,0.00,5.52,
81.420734045,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,11.04,
81.420734045,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,11.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.51,
81.420734045,S1-C1-T0,MUX,4.82,%,,,0.00,100.0,
81.420734045,S1-C2,Frontend_Bound.Frontend_Bandwidth,84.05,% Slots,,,0.00,4.83,
81.420734045,S1-C2,Bad_Speculation.Branch_Mispredicts,24.54,% Slots,,br_misp_retired.all_branches,0.00,4.83,<==
81.420734045,S1-C2,Backend_Bound.Memory_Bound,57.16,% Slots,,,0.00,4.83,
81.420734045,S1-C2,Retiring.Microcode_Sequencer,16.21,% Slots,,idq.ms_uops,0.00,5.52,
81.420734045,S1-C2,Bad_Speculation,24.68,% Slots,,,0.00,4.83,
81.420734045,S1-C2,Backend_Bound,16.94,% Slots,,,0.00,4.83,
81.420734045,S1-C2,Retiring,20.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.52,
81.420734045,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.06,% Clocks,,idq.ms_switches,0.00,5.52,
81.420734045,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.41,% Core_Clocks,,,0.00,4.83,
81.420734045,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,11.04,
81.420734045,S1-C2-T0,MUX,4.83,%,,,0.00,100.0,
81.420734045,S1-C3,Frontend_Bound,33.10,% Slots,,,0.00,4.83,<==
81.420734045,S1-C3,Backend_Bound,13.90,% Slots,,,0.00,4.83,
81.420734045,S1-C3,Frontend_Bound.Frontend_Latency,16.69,% Slots,,rs_events.empty_end,0.00,4.83,
81.420734045,S1-C3,Frontend_Bound.Frontend_Bandwidth,17.36,% Slots,,,0.00,4.83,
81.420734045,S1-C3,Backend_Bound.Memory_Bound,11.62,% Slots,,,0.00,4.83,
81.420734045,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.51,
81.420734045,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.52,
81.420734045,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,80.83,% Core_Clocks,,,0.00,4.83,
81.420734045,S1-C3-T0,MUX,4.83,%,,,0.00,100.0,
81.420734045,S1-C4,Frontend_Bound,31.54,% Slots,,,0.00,4.83,<==
81.420734045,S1-C4,Backend_Bound,29.22,% Slots,,,0.00,4.83,
81.420734045,S1-C4,Retiring,18.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.52,
81.420734045,S1-C4,Frontend_Bound.Frontend_Latency,19.82,% Slots,,rs_events.empty_end,0.00,4.82,
81.420734045,S1-C4,Frontend_Bound.Frontend_Bandwidth,19.47,% Slots,,,0.00,4.83,
81.420734045,S1-C4,Backend_Bound.Core_Bound,33.60,% Slots,,,0.00,4.82,
81.420734045,S1-C4,Retiring.Microcode_Sequencer,14.41,% Slots,,idq.ms_uops,0.00,5.52,
81.420734045,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.52,
81.420734045,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.51,
81.420734045,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.58,% Clocks,,idq.ms_switches,0.00,5.52,
81.420734045,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.66,% Core_Clocks,,,0.00,4.83,
81.420734045,S1-C4-T0,MUX,4.82,%,,,0.00,100.0,
81.420734045,S1-C5,Frontend_Bound,25.65,% Slots,,,0.00,4.83,
81.420734045,S1-C5,Bad_Speculation,18.39,% Slots,,,0.00,4.83,
81.420734045,S1-C5,Backend_Bound,16.71,% Slots,,,0.00,4.83,
81.420734045,S1-C5,Retiring,20.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.52,
81.420734045,S1-C5,Frontend_Bound.Frontend_Latency,15.05,% Slots,,rs_events.empty_end,0.00,4.82,<==
81.420734045,S1-C5,Bad_Speculation.Branch_Mispredicts,16.52,% Slots,,br_misp_retired.all_branches,0.00,4.83,
81.420734045,S1-C5,Backend_Bound.Core_Bound,17.70,% Slots,,,0.00,4.82,
81.420734045,S1-C5,Retiring.Microcode_Sequencer,15.95,% Slots,,idq.ms_uops,0.00,5.52,
81.420734045,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.52,
81.420734045,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.52,
81.420734045,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.35,% Clocks,,idq.ms_switches,0.00,5.52,
81.420734045,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.25,% Clocks,,,0.00,4.86,
81.420734045,S1-C5-T0,MUX,4.82,%,,,0.00,100.0,
81.420734045,S1-C6,Frontend_Bound,33.52,% Slots,,,0.00,4.83,
81.420734045,S1-C6,Backend_Bound,41.48,% Slots,,,0.00,4.83,
81.420734045,S1-C6,Retiring,18.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.52,
81.420734045,S1-C6,Frontend_Bound.Frontend_Latency,63.67,% Slots,,rs_events.empty_end,0.00,4.83,
81.420734045,S1-C6,Backend_Bound.Memory_Bound,51.60,% Slots,,,0.00,4.83,
81.420734045,S1-C6,Retiring.Microcode_Sequencer,14.17,% Slots,,idq.ms_uops,0.00,5.52,
81.420734045,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.52,
81.420734045,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.52,
81.420734045,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.55,% Clocks,,idq.ms_switches,0.00,5.52,
81.420734045,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,11.04,<==
81.420734045,S1-C6-T0,MUX,4.83,%,,,0.00,100.0,
81.420734045,S1-C7,Frontend_Bound,32.95,% Slots,,,0.00,4.83,
81.420734045,S1-C7,Backend_Bound,39.77,% Slots,,,0.00,4.83,
81.420734045,S1-C7,Retiring,20.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.52,
81.420734045,S1-C7,Frontend_Bound.Frontend_Latency,97.27,% Slots,,rs_events.empty_end,0.00,4.83,
81.420734045,S1-C7,Backend_Bound.Memory_Bound,96.41,% Slots,,,0.00,4.83,
81.420734045,S1-C7,Retiring.Microcode_Sequencer,16.43,% Slots,,idq.ms_uops,0.00,5.52,
81.420734045,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.06,% Clocks,,,0.00,5.52,
81.420734045,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.52,
81.420734045,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.87,% Clocks,,idq.ms_switches,0.00,5.52,
81.420734045,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,11.04,<==
81.420734045,S1-C7-T0,MUX,4.83,%,,,0.00,100.0,
81.420734045,S0-C0-T1,MUX,4.82,%,,,0.00,100.0,
81.420734045,S0-C1-T1,MUX,4.82,%,,,0.00,100.0,
81.420734045,S0-C2-T1,MUX,4.82,%,,,0.00,100.0,
81.420734045,S0-C3-T1,MUX,4.82,%,,,0.00,100.0,
81.420734045,S0-C4-T1,MUX,4.82,%,,,0.00,100.0,
81.420734045,S0-C5-T1,MUX,4.82,%,,,0.00,100.0,
81.420734045,S0-C6-T1,MUX,4.82,%,,,0.00,100.0,
81.420734045,S0-C7-T1,MUX,4.82,%,,,0.00,100.0,
81.420734045,S1-C0-T1,MUX,4.83,%,,,0.00,100.0,
81.420734045,S1-C1-T1,MUX,4.82,%,,,0.00,100.0,
81.420734045,S1-C2-T1,MUX,4.83,%,,,0.00,100.0,
81.420734045,S1-C3-T1,MUX,4.83,%,,,0.00,100.0,
81.420734045,S1-C4-T1,MUX,4.82,%,,,0.00,100.0,
81.420734045,S1-C5-T1,MUX,4.82,%,,,0.00,100.0,
81.420734045,S1-C6-T1,MUX,4.83,%,,,0.00,100.0,
81.420734045,S1-C7-T1,MUX,4.83,%,,,0.00,100.0,
