{C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ROM.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ROM.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity ROM
-- Compiling architecture SYN of rom

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ALU.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ALU.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/PCAdder.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/PCAdder.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PCAdder

Top level modules:
	PCAdder

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/MEM_WB_Register.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/MEM_WB_Register.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MEM_WB_Register

Top level modules:
	MEM_WB_Register

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/DataMemory.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/DataMemory.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DataMemory

Top level modules:
	DataMemory

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ClockDivider.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ClockDivider.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ClockDivider

Top level modules:
	ClockDivider

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ALUControl.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ALUControl.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALUControl

Top level modules:
	ALUControl

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/RFlagsRegister.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/RFlagsRegister.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RFlagsRegister

Top level modules:
	RFlagsRegister

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/RAM.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/RAM.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity RAM
-- Compiling architecture SYN of ram

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/WB_STAGE.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/WB_STAGE.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module WB_STAGE

Top level modules:
	WB_STAGE

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ID_EX_Register.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ID_EX_Register.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ID_EX_Register

Top level modules:
	ID_EX_Register

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ForwardingMux.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ForwardingMux.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ForwardingMux

Top level modules:
	ForwardingMux

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/RegFile.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/RegFile.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RegFile

Top level modules:
	RegFile

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/BranchAdder.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/BranchAdder.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module BranchAdder

Top level modules:
	BranchAdder

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/IF_ID_Register.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/IF_ID_Register.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module IF_ID_Register

Top level modules:
	IF_ID_Register

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/EX_MEM_Register.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/EX_MEM_Register.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module EX_MEM_Register

Top level modules:
	EX_MEM_Register

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ResetSync.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ResetSync.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ResetSync

Top level modules:
	ResetSync

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ProgramCounter.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ProgramCounter.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ProgramCounter

Top level modules:
	ProgramCounter

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ID_STAGE.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ID_STAGE.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ID_STAGE

Top level modules:
	ID_STAGE

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/EX_STAGE.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/EX_STAGE.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module EX_STAGE

Top level modules:
	EX_STAGE

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/Mux2to1_8b.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/Mux2to1_8b.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Mux2to1_8b

Top level modules:
	Mux2to1_8b

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/Extend_8to32b.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/Extend_8to32b.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Extend_8to32

Top level modules:
	Extend_8to32

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ModuloProcessador_tb.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ModuloProcessador_tb.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ModuloProcessador_tb

Top level modules:
	ModuloProcessador_tb

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/MEM_STAGE.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/MEM_STAGE.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MEM_STAGE

Top level modules:
	MEM_STAGE

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/IF_STAGE.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/IF_STAGE.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module IF_STAGE

Top level modules:
	IF_STAGE

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/InstructionMemory.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/InstructionMemory.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module InstructionMemory

Top level modules:
	InstructionMemory

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/FowardingMux.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/FowardingMux.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ForwardingMux

Top level modules:
	ForwardingMux

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ForwardingUnit.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ForwardingUnit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ForwardingUnit

Top level modules:
	ForwardingUnit

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ControlMux.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ControlMux.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ControlMux

Top level modules:
	ControlMux

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/Mux2to1_5.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/Mux2to1_5.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Mux2to1_5

Top level modules:
	Mux2to1_5

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ModuloProcessador.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/ModuloProcessador.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ModuloProcessador

Top level modules:
	ModuloProcessador

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/Stack.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/Stack.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Stack

Top level modules:
	Stack

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/Mux2to1_32b.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/Mux2to1_32b.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Mux2to1_32b

Top level modules:
	Mux2to1_32b

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/MemAddressFormat.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/MemAddressFormat.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MemAddressFormat

Top level modules:
	MemAddressFormat

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/BranchFormat.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/BranchFormat.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module BranchFormat

Top level modules:
	BranchFormat

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/Return.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/Return.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Return

Top level modules:
	Return

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/InstructionDecoder.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/InstructionDecoder.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module InstructionDecoder

Top level modules:
	InstructionDecoder

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/SignExtend.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/SignExtend.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SignExtend

Top level modules:
	SignExtend

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/HazardDetectionUnit.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/HazardDetectionUnit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module HazardDetectionUnit

Top level modules:
	HazardDetectionUnit

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/FowardingUnit.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/FowardingUnit.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ForwardingUnit

Top level modules:
	ForwardingUnit

} {} {}} {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/Control.v} {1 {vlog -work work -stats=none {C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim/Control.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Control

Top level modules:
	Control

} {} {}}
