
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    joker.ece.northwestern.edu
Date:        Fri Mar  8 10:35:28 2024
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/IQRead.prjlog file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srr"
Running: rev_4 in foreground

Running IQRead|rev_4

Running Flow: compile (Compile) on IQRead|rev_4
# Fri Mar  8 10:35:47 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_4
# Fri Mar  8 10:35:47 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_4
# Fri Mar  8 10:35:47 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs

compiler completed
# Fri Mar  8 10:35:50 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_4
# Fri Mar  8 10:35:50 2024

multi_srs_gen completed
# Fri Mar  8 10:35:50 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs
Complete: Compile Process on IQRead|rev_4

Running: premap (Premap) on IQRead|rev_4
# Fri Mar  8 10:35:50 2024

premap completed with warnings
# Fri Mar  8 10:35:51 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on IQRead|rev_4

Running Flow: map (Map) on IQRead|rev_4
# Fri Mar  8 10:35:51 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_4
# Fri Mar  8 10:35:51 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:35:52 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_4
Complete: Logic Synthesis on IQRead|rev_4
0Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srr to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/backup/IQRead.srr
log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srr"
Running: rev_4 in foreground

Running IQRead|rev_4

Running Flow: compile (Compile) on IQRead|rev_4
# Fri Mar  8 10:39:52 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_4
# Fri Mar  8 10:39:52 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_4
# Fri Mar  8 10:39:52 2024
compiler exited with errors
Job failed on: IQRead|rev_4

Job: "compiler" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synlog/IQRead_compiler.srr"
# Fri Mar  8 10:39:53 2024

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on IQRead|rev_4
Complete: Compile on IQRead|rev_4
Complete: Logic Synthesis on IQRead|rev_4
2log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srr"
Running: rev_4 in foreground

Running IQRead|rev_4

Running Flow: compile (Compile) on IQRead|rev_4
# Fri Mar  8 10:40:09 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_4
# Fri Mar  8 10:40:09 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_4
# Fri Mar  8 10:40:09 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs

compiler completed
# Fri Mar  8 10:40:12 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_4
# Fri Mar  8 10:40:12 2024

multi_srs_gen completed
# Fri Mar  8 10:40:12 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs
Complete: Compile Process on IQRead|rev_4

Running: premap (Premap) on IQRead|rev_4
# Fri Mar  8 10:40:12 2024

premap completed with warnings
# Fri Mar  8 10:40:13 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on IQRead|rev_4

Running Flow: map (Map) on IQRead|rev_4
# Fri Mar  8 10:40:13 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_4
# Fri Mar  8 10:40:13 2024
Warning: The design file /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_mult.srs has been modified.
As a result the open design d:0 is out of date.
Continued use can yield inconsistent results.

Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:40:17 2024

Return Code: 1
Run Time:00h:00m:04s
Complete: Map on IQRead|rev_4
Complete: Logic Synthesis on IQRead|rev_4
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srr"
Running: rev_4 in foreground

Running IQRead|rev_4

Running Flow: compile (Compile) on IQRead|rev_4
# Fri Mar  8 10:40:19 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_4
# Fri Mar  8 10:40:19 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_4
# Fri Mar  8 10:40:19 2024

compiler completed
# Fri Mar  8 10:40:21 2024

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_4
# Fri Mar  8 10:40:21 2024
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on IQRead|rev_4

Running: premap (Premap) on IQRead|rev_4
# Fri Mar  8 10:40:21 2024
Up-To-Date: premap. No run necessary
Complete: Compile on IQRead|rev_4

Running Flow: map (Map) on IQRead|rev_4
# Fri Mar  8 10:40:21 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_4
# Fri Mar  8 10:40:21 2024
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on IQRead|rev_4
Complete: Logic Synthesis on IQRead|rev_4
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srr"
Running: rev_4 in foreground

Running IQRead|rev_4

Running Flow: compile (Compile) on IQRead|rev_4
# Fri Mar  8 10:41:16 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_4
# Fri Mar  8 10:41:16 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_4
# Fri Mar  8 10:41:16 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs

compiler completed
# Fri Mar  8 10:41:20 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_4
# Fri Mar  8 10:41:20 2024

multi_srs_gen completed
# Fri Mar  8 10:41:20 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs
Complete: Compile Process on IQRead|rev_4

Running: premap (Premap) on IQRead|rev_4
# Fri Mar  8 10:41:20 2024

premap completed with warnings
# Fri Mar  8 10:41:20 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on IQRead|rev_4

Running Flow: map (Map) on IQRead|rev_4
# Fri Mar  8 10:41:20 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_4
# Fri Mar  8 10:41:20 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:41:21 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_4
Complete: Logic Synthesis on IQRead|rev_4
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srr"
Running: rev_4 in foreground

Running IQRead|rev_4

Running Flow: compile (Compile) on IQRead|rev_4
# Fri Mar  8 10:41:54 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_4
# Fri Mar  8 10:41:54 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_4
# Fri Mar  8 10:41:54 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs

compiler completed
# Fri Mar  8 10:41:58 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_4
# Fri Mar  8 10:41:58 2024

multi_srs_gen completed
# Fri Mar  8 10:41:58 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs
Complete: Compile Process on IQRead|rev_4

Running: premap (Premap) on IQRead|rev_4
# Fri Mar  8 10:41:58 2024

premap completed with warnings
# Fri Mar  8 10:41:59 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on IQRead|rev_4

Running Flow: map (Map) on IQRead|rev_4
# Fri Mar  8 10:41:59 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_4
# Fri Mar  8 10:41:59 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:42:00 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_4
Complete: Logic Synthesis on IQRead|rev_4
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srr"
Running: rev_4 in foreground

Running IQRead|rev_4

Running Flow: compile (Compile) on IQRead|rev_4
# Fri Mar  8 10:42:25 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_4
# Fri Mar  8 10:42:25 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_4
# Fri Mar  8 10:42:25 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs

compiler completed
# Fri Mar  8 10:42:28 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_4
# Fri Mar  8 10:42:28 2024

multi_srs_gen completed
# Fri Mar  8 10:42:29 2024

Return Code: 0
Run Time:00h:00m:01s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs
Complete: Compile Process on IQRead|rev_4

Running: premap (Premap) on IQRead|rev_4
# Fri Mar  8 10:42:29 2024

premap completed with warnings
# Fri Mar  8 10:42:29 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on IQRead|rev_4

Running Flow: map (Map) on IQRead|rev_4
# Fri Mar  8 10:42:29 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_4
# Fri Mar  8 10:42:29 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:42:30 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_4
Complete: Logic Synthesis on IQRead|rev_4
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srr"
Running: rev_4 in foreground

Running IQRead|rev_4

Running Flow: compile (Compile) on IQRead|rev_4
# Fri Mar  8 10:42:50 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_4
# Fri Mar  8 10:42:50 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_4
# Fri Mar  8 10:42:50 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs

compiler completed
# Fri Mar  8 10:42:53 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_4
# Fri Mar  8 10:42:53 2024

multi_srs_gen completed
# Fri Mar  8 10:42:54 2024

Return Code: 0
Run Time:00h:00m:01s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs
Complete: Compile Process on IQRead|rev_4

Running: premap (Premap) on IQRead|rev_4
# Fri Mar  8 10:42:54 2024

premap completed with warnings
# Fri Mar  8 10:42:54 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on IQRead|rev_4

Running Flow: map (Map) on IQRead|rev_4
# Fri Mar  8 10:42:54 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_4
# Fri Mar  8 10:42:54 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:42:55 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_4
Complete: Logic Synthesis on IQRead|rev_4
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srr"
Running: rev_4 in foreground

Running IQRead|rev_4

Running Flow: compile (Compile) on IQRead|rev_4
# Fri Mar  8 10:43:23 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_4
# Fri Mar  8 10:43:23 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_4
# Fri Mar  8 10:43:23 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs

compiler completed
# Fri Mar  8 10:43:27 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_4
# Fri Mar  8 10:43:27 2024

multi_srs_gen completed
# Fri Mar  8 10:43:27 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs
Complete: Compile Process on IQRead|rev_4

Running: premap (Premap) on IQRead|rev_4
# Fri Mar  8 10:43:27 2024

premap completed with warnings
# Fri Mar  8 10:43:28 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on IQRead|rev_4

Running Flow: map (Map) on IQRead|rev_4
# Fri Mar  8 10:43:28 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_4
# Fri Mar  8 10:43:28 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:43:29 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_4
Complete: Logic Synthesis on IQRead|rev_4
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srr"
Running: rev_4 in foreground

Running IQRead|rev_4

Running Flow: compile (Compile) on IQRead|rev_4
# Fri Mar  8 10:43:57 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_4
# Fri Mar  8 10:43:57 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_4
# Fri Mar  8 10:43:57 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs

compiler completed
# Fri Mar  8 10:44:00 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_4
# Fri Mar  8 10:44:00 2024

multi_srs_gen completed
# Fri Mar  8 10:44:01 2024

Return Code: 0
Run Time:00h:00m:01s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs
Complete: Compile Process on IQRead|rev_4

Running: premap (Premap) on IQRead|rev_4
# Fri Mar  8 10:44:01 2024

premap completed with warnings
# Fri Mar  8 10:44:01 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on IQRead|rev_4

Running Flow: map (Map) on IQRead|rev_4
# Fri Mar  8 10:44:01 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_4
# Fri Mar  8 10:44:01 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:44:02 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_4
Complete: Logic Synthesis on IQRead|rev_4
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srr"
Running: rev_4 in foreground

Running IQRead|rev_4

Running Flow: compile (Compile) on IQRead|rev_4
# Fri Mar  8 10:47:47 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_4
# Fri Mar  8 10:47:47 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_4
# Fri Mar  8 10:47:47 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs

compiler completed
# Fri Mar  8 10:47:51 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_4
# Fri Mar  8 10:47:51 2024

multi_srs_gen completed
# Fri Mar  8 10:47:51 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs
Complete: Compile Process on IQRead|rev_4

Running: premap (Premap) on IQRead|rev_4
# Fri Mar  8 10:47:51 2024

premap completed with warnings
# Fri Mar  8 10:47:51 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on IQRead|rev_4

Running Flow: map (Map) on IQRead|rev_4
# Fri Mar  8 10:47:51 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_4
# Fri Mar  8 10:47:51 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:47:52 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_4
Complete: Logic Synthesis on IQRead|rev_4
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srr"
Running: rev_4 in foreground

Running IQRead|rev_4

Running Flow: compile (Compile) on IQRead|rev_4
# Fri Mar  8 10:48:24 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_4
# Fri Mar  8 10:48:24 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_4
# Fri Mar  8 10:48:24 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs

compiler completed
# Fri Mar  8 10:48:27 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_4
# Fri Mar  8 10:48:27 2024
Warning: The design file /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_mult.srs has been modified.
As a result the open design d:2 is out of date.
Continued use can yield inconsistent results.


multi_srs_gen completed
# Fri Mar  8 10:48:29 2024

Return Code: 0
Run Time:00h:00m:02s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs
Complete: Compile Process on IQRead|rev_4

Running: premap (Premap) on IQRead|rev_4
# Fri Mar  8 10:48:29 2024

premap completed with warnings
# Fri Mar  8 10:48:30 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on IQRead|rev_4

Running Flow: map (Map) on IQRead|rev_4
# Fri Mar  8 10:48:30 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_4
# Fri Mar  8 10:48:30 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:48:31 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_4
Complete: Logic Synthesis on IQRead|rev_4
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srr"
Running: rev_4 in foreground

Running IQRead|rev_4

Running Flow: compile (Compile) on IQRead|rev_4
# Fri Mar  8 10:48:33 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_4
# Fri Mar  8 10:48:33 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_4
# Fri Mar  8 10:48:33 2024

compiler completed
# Fri Mar  8 10:48:35 2024

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_4
# Fri Mar  8 10:48:35 2024
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on IQRead|rev_4

Running: premap (Premap) on IQRead|rev_4
# Fri Mar  8 10:48:36 2024
Up-To-Date: premap. No run necessary
Complete: Compile on IQRead|rev_4

Running Flow: map (Map) on IQRead|rev_4
# Fri Mar  8 10:48:36 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_4
# Fri Mar  8 10:48:36 2024
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on IQRead|rev_4
Complete: Logic Synthesis on IQRead|rev_4
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srr"
Running: rev_4 in foreground

Running IQRead|rev_4

Running Flow: compile (Compile) on IQRead|rev_4
# Fri Mar  8 10:49:06 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_4
# Fri Mar  8 10:49:06 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_4
# Fri Mar  8 10:49:06 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs

compiler completed
# Fri Mar  8 10:49:09 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_4
# Fri Mar  8 10:49:09 2024

multi_srs_gen completed
# Fri Mar  8 10:49:09 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs
Complete: Compile Process on IQRead|rev_4

Running: premap (Premap) on IQRead|rev_4
# Fri Mar  8 10:49:09 2024

premap completed with warnings
# Fri Mar  8 10:49:10 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on IQRead|rev_4

Running Flow: map (Map) on IQRead|rev_4
# Fri Mar  8 10:49:10 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_4
# Fri Mar  8 10:49:10 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:49:11 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_4
Complete: Logic Synthesis on IQRead|rev_4
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srr"
Running: rev_4 in foreground

Running IQRead|rev_4

Running Flow: compile (Compile) on IQRead|rev_4
# Fri Mar  8 10:49:29 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_4
# Fri Mar  8 10:49:29 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_4
# Fri Mar  8 10:49:29 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs

compiler completed
# Fri Mar  8 10:49:32 2024

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_4
# Fri Mar  8 10:49:32 2024

multi_srs_gen completed
# Fri Mar  8 10:49:32 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs
Complete: Compile Process on IQRead|rev_4

Running: premap (Premap) on IQRead|rev_4
# Fri Mar  8 10:49:33 2024

premap completed with warnings
# Fri Mar  8 10:49:33 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on IQRead|rev_4

Running Flow: map (Map) on IQRead|rev_4
# Fri Mar  8 10:49:33 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_4
# Fri Mar  8 10:49:33 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:49:34 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_4
Complete: Logic Synthesis on IQRead|rev_4
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srr"
Running: rev_4 in foreground

Running IQRead|rev_4

Running Flow: compile (Compile) on IQRead|rev_4
# Fri Mar  8 10:49:58 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_4
# Fri Mar  8 10:49:58 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_4
# Fri Mar  8 10:49:58 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs

compiler completed
# Fri Mar  8 10:50:02 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_4
# Fri Mar  8 10:50:02 2024

multi_srs_gen completed
# Fri Mar  8 10:50:02 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs
Complete: Compile Process on IQRead|rev_4

Running: premap (Premap) on IQRead|rev_4
# Fri Mar  8 10:50:02 2024

premap completed with warnings
# Fri Mar  8 10:50:02 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on IQRead|rev_4

Running Flow: map (Map) on IQRead|rev_4
# Fri Mar  8 10:50:02 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_4
# Fri Mar  8 10:50:02 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:50:03 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on IQRead|rev_4
Complete: Logic Synthesis on IQRead|rev_4
0log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srr"
Running: rev_4 in foreground

Running IQRead|rev_4

Running Flow: compile (Compile) on IQRead|rev_4
# Fri Mar  8 10:50:19 2024

Running Flow: compile_flow (Compile Process) on IQRead|rev_4
# Fri Mar  8 10:50:19 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on IQRead|rev_4
# Fri Mar  8 10:50:19 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs

compiler completed
# Fri Mar  8 10:50:23 2024

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on IQRead|rev_4
# Fri Mar  8 10:50:23 2024

multi_srs_gen completed
# Fri Mar  8 10:50:23 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srs
Complete: Compile Process on IQRead|rev_4

Running: premap (Premap) on IQRead|rev_4
# Fri Mar  8 10:50:23 2024

premap completed with warnings
# Fri Mar  8 10:50:24 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on IQRead|rev_4

Running Flow: map (Map) on IQRead|rev_4
# Fri Mar  8 10:50:24 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on IQRead|rev_4
# Fri Mar  8 10:50:24 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/synwork/IQRead_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_4/IQRead.srm

fpga_mapper completed with warnings
# Fri Mar  8 10:50:24 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on IQRead|rev_4
Complete: Logic Synthesis on IQRead|rev_4
0exit status=0
License checkin: synplifypremierdp
