#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001c48e34ad70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c48e45c930 .scope module, "tb" "tb" 3 21;
 .timescale -12 -12;
L_000001c48e4710a0 .functor NOT 1, L_000001c48e4c6be0, C4<0>, C4<0>, C4<0>;
L_000001c48e470f50 .functor XOR 1, L_000001c48e4c7a40, L_000001c48e4c72c0, C4<0>, C4<0>;
L_000001c48e470af0 .functor XOR 1, L_000001c48e470f50, L_000001c48e4c7040, C4<0>, C4<0>;
v000001c48e45c7d0_0 .net *"_ivl_10", 0 0, L_000001c48e4c7040;  1 drivers
v000001c48e45c730_0 .net *"_ivl_12", 0 0, L_000001c48e470af0;  1 drivers
v000001c48e45bab0_0 .net *"_ivl_2", 0 0, L_000001c48e4c7220;  1 drivers
v000001c48e45c550_0 .net *"_ivl_4", 0 0, L_000001c48e4c7a40;  1 drivers
v000001c48e45b970_0 .net *"_ivl_6", 0 0, L_000001c48e4c72c0;  1 drivers
v000001c48e45c410_0 .net *"_ivl_8", 0 0, L_000001c48e470f50;  1 drivers
v000001c48e45c5f0_0 .var "clk", 0 0;
v000001c48e45c2d0_0 .net "in1", 0 0, v000001c48e45bdd0_0;  1 drivers
v000001c48e45bc90_0 .net "in2", 0 0, v000001c48e45bfb0_0;  1 drivers
v000001c48e4c6d20_0 .net "in3", 0 0, v000001c48e45ba10_0;  1 drivers
v000001c48e4c6500_0 .net "out_dut", 0 0, L_000001c48e4c66e0;  1 drivers
v000001c48e4c70e0_0 .net "out_ref", 0 0, L_000001c48e470a10;  1 drivers
v000001c48e4c7b80_0 .var/2u "stats1", 159 0;
v000001c48e4c6b40_0 .var/2u "strobe", 0 0;
v000001c48e4c7e00_0 .net "tb_match", 0 0, L_000001c48e4c6be0;  1 drivers
v000001c48e4c6960_0 .net "tb_mismatch", 0 0, L_000001c48e4710a0;  1 drivers
L_000001c48e4c7220 .concat [ 1 0 0 0], L_000001c48e470a10;
L_000001c48e4c7a40 .concat [ 1 0 0 0], L_000001c48e470a10;
L_000001c48e4c72c0 .concat [ 1 0 0 0], L_000001c48e4c66e0;
L_000001c48e4c7040 .concat [ 1 0 0 0], L_000001c48e470a10;
L_000001c48e4c6be0 .cmp/eeq 1, L_000001c48e4c7220, L_000001c48e470af0;
S_000001c48e45cac0 .scope module, "good1" "RefModule" 3 64, 4 2 0, S_000001c48e45c930;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /OUTPUT 1 "out";
L_000001c48e470310 .functor XOR 1, v000001c48e45bdd0_0, v000001c48e45bfb0_0, C4<0>, C4<0>;
L_000001c48e470690 .functor NOT 1, L_000001c48e470310, C4<0>, C4<0>, C4<0>;
L_000001c48e470a10 .functor XOR 1, L_000001c48e470690, v000001c48e45ba10_0, C4<0>, C4<0>;
v000001c48e45bd30_0 .net *"_ivl_0", 0 0, L_000001c48e470310;  1 drivers
v000001c48e45c870_0 .net *"_ivl_2", 0 0, L_000001c48e470690;  1 drivers
v000001c48e45be70_0 .net "in1", 0 0, v000001c48e45bdd0_0;  alias, 1 drivers
v000001c48e45c4b0_0 .net "in2", 0 0, v000001c48e45bfb0_0;  alias, 1 drivers
v000001c48e45bbf0_0 .net "in3", 0 0, v000001c48e45ba10_0;  alias, 1 drivers
v000001c48e45bf10_0 .net "out", 0 0, L_000001c48e470a10;  alias, 1 drivers
S_000001c48e464660 .scope module, "stim1" "stimulus_gen" 3 58, 3 6 0, S_000001c48e45c930;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in1";
    .port_info 2 /OUTPUT 1 "in2";
    .port_info 3 /OUTPUT 1 "in3";
v000001c48e45c370_0 .net "clk", 0 0, v000001c48e45c5f0_0;  1 drivers
v000001c48e45bdd0_0 .var "in1", 0 0;
v000001c48e45bfb0_0 .var "in2", 0 0;
v000001c48e45ba10_0 .var "in3", 0 0;
E_000001c48e45a520/0 .event negedge, v000001c48e45c370_0;
E_000001c48e45a520/1 .event posedge, v000001c48e45c370_0;
E_000001c48e45a520 .event/or E_000001c48e45a520/0, E_000001c48e45a520/1;
S_000001c48e4647f0 .scope module, "top_module1" "TopModule" 3 70, 5 3 0, S_000001c48e45c930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /OUTPUT 1 "out";
L_000001c48e470a80 .functor AND 1, v000001c48e45bdd0_0, v000001c48e45bfb0_0, C4<1>, C4<1>;
L_000001c48e470ee0 .functor OR 1, L_000001c48e470a80, v000001c48e45ba10_0, C4<0>, C4<0>;
v000001c48e45c050_0 .net *"_ivl_0", 0 0, L_000001c48e470a80;  1 drivers
v000001c48e45c190_0 .net *"_ivl_2", 0 0, L_000001c48e470ee0;  1 drivers
v000001c48e45c230_0 .net "in1", 0 0, v000001c48e45bdd0_0;  alias, 1 drivers
v000001c48e45bb50_0 .net "in2", 0 0, v000001c48e45bfb0_0;  alias, 1 drivers
v000001c48e45c0f0_0 .net "in3", 0 0, v000001c48e45ba10_0;  alias, 1 drivers
v000001c48e45c690_0 .net "out", 0 0, L_000001c48e4c66e0;  alias, 1 drivers
L_000001c48e4c66e0 .reduce/nor L_000001c48e470ee0;
S_000001c48e4654a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 78, 3 78 0, S_000001c48e45c930;
 .timescale -12 -12;
E_000001c48e45a5a0 .event edge, v000001c48e4c6b40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001c48e4c6b40_0;
    %nor/r;
    %assign/vec4 v000001c48e4c6b40_0, 0;
    %wait E_000001c48e45a5a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001c48e464660;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c48e45a520;
    %vpi_func 3 13 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v000001c48e45ba10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c48e45bfb0_0, 0;
    %assign/vec4 v000001c48e45bdd0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 16 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001c48e45c930;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c48e45c5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c48e4c6b40_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_000001c48e45c930;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v000001c48e45c5f0_0;
    %inv;
    %store/vec4 v000001c48e45c5f0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001c48e45c930;
T_4 ;
    %vpi_call/w 3 50 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 51 "$dumpvars", 32'sb00000000000000000000000000000001, v000001c48e45c370_0, v000001c48e4c6960_0, v000001c48e45c2d0_0, v000001c48e45bc90_0, v000001c48e4c6d20_0, v000001c48e4c70e0_0, v000001c48e4c6500_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001c48e45c930;
T_5 ;
    %load/vec4 v000001c48e4c7b80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %vpi_call/w 3 87 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v000001c48e4c7b80_0, 64, 32>, &PV<v000001c48e4c7b80_0, 32, 32> {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 88 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %vpi_call/w 3 90 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001c48e4c7b80_0, 128, 32>, &PV<v000001c48e4c7b80_0, 0, 32> {0 0 0};
    %vpi_call/w 3 91 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 92 "$display", "Mismatches: %1d in %1d samples", &PV<v000001c48e4c7b80_0, 128, 32>, &PV<v000001c48e4c7b80_0, 0, 32> {0 0 0};
    %end;
    .thread T_5, $final;
    .scope S_000001c48e45c930;
T_6 ;
    %wait E_000001c48e45a520;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c48e4c7b80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c48e4c7b80_0, 4, 32;
    %load/vec4 v000001c48e4c7e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001c48e4c7b80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 103 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c48e4c7b80_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001c48e4c7b80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c48e4c7b80_0, 4, 32;
T_6.0 ;
    %load/vec4 v000001c48e4c70e0_0;
    %load/vec4 v000001c48e4c70e0_0;
    %load/vec4 v000001c48e4c6500_0;
    %xor;
    %load/vec4 v000001c48e4c70e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v000001c48e4c7b80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c48e4c7b80_0, 4, 32;
T_6.6 ;
    %load/vec4 v000001c48e4c7b80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c48e4c7b80_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c48e45c930;
T_7 ;
    %delay 1000000, 0;
    %vpi_call/w 3 115 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 116 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob029_m2014_q4g_test.sv";
    "dataset_code-complete-iccad2023/Prob029_m2014_q4g_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob029_m2014_q4g/Prob029_m2014_q4g_sample01.sv";
