{"vcs1":{"timestamp_begin":1739187593.415281834, "rt":0.26, "ut":0.09, "st":0.13}}
{"vcselab":{"timestamp_begin":1739187593.759459758, "rt":0.17, "ut":0.11, "st":0.04}}
{"link":{"timestamp_begin":1739187593.993826451, "rt":0.20, "ut":0.09, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739187593.146511350}
{"VCS_COMP_START_TIME": 1739187593.146511350}
{"VCS_COMP_END_TIME": 1739187594.269371929}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/10ps alu_random_test.sv -sverilog ../design/alu.sv -o simv"}
{"vcs1": {"peak_mem": 307796}}
{"vcselab": {"peak_mem": 158220}}
