-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    src_mat_420_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    src_mat_420_empty_n : IN STD_LOGIC;
    src_mat_420_read : OUT STD_LOGIC;
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    dst_mat_421_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    dst_mat_421_full_n : IN STD_LOGIC;
    dst_mat_421_write : OUT STD_LOGIC );
end;


architecture behav of resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv42_0 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln305_fu_247_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln305_reg_837 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln306_fu_251_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln306_reg_842 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_285_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_reg_847 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal xnew_fu_293_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal xnew_reg_852 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln712_fu_301_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln712_reg_857 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ynew_fu_305_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ynew_reg_862 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln712_1_fu_313_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln712_1_reg_867 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal conv_i_i_i322_i_cast_reg_872 : STD_LOGIC_VECTOR (21 downto 0);
    signal conv_i_i10_i309_i2_reg_877 : STD_LOGIC_VECTOR (37 downto 0);
    signal loop_row_count_fu_341_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal loop_row_count_reg_882 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal loop_col_count_fu_351_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal loop_col_count_reg_887 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub272_fu_357_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub272_reg_892 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_fu_362_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_V_reg_897 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i_i10_i309_i2_cast_fu_367_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal conv_i_i10_i309_i2_cast_reg_902 : STD_LOGIC_VECTOR (42 downto 0);
    signal shl_i_i_i_i233_i_fu_375_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal shl_i_i_i_i233_i_reg_907 : STD_LOGIC_VECTOR (53 downto 0);
    signal shl_i_i_i_i_i_fu_383_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal shl_i_i_i_i_i_reg_912 : STD_LOGIC_VECTOR (53 downto 0);
    signal indexx_pre_V_1_fu_395_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal indexx_pre_V_1_reg_917 : STD_LOGIC_VECTOR (41 downto 0);
    signal shl_i_i_i216_i_fu_407_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal shl_i_i_i216_i_reg_922 : STD_LOGIC_VECTOR (41 downto 0);
    signal sub_ln902_fu_415_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln902_reg_927 : STD_LOGIC_VECTOR (21 downto 0);
    signal slt_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal slt_reg_938 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_return : STD_LOGIC_VECTOR (41 downto 0);
    signal indexy_pre_comp_V_reg_943 : STD_LOGIC_VECTOR (41 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal cmp_i_i235_i_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i235_i_reg_950 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln902_fu_461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln902_reg_955 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_44_fu_518_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal empty_44_reg_960 : STD_LOGIC_VECTOR (38 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal tmp_9_reg_965 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln394_fu_530_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln394_reg_970 : STD_LOGIC_VECTOR (23 downto 0);
    signal ret_V_35_fu_541_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ret_V_35_reg_975 : STD_LOGIC_VECTOR (16 downto 0);
    signal cmp89_fu_552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp89_reg_984 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal op2_assign_fu_557_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_reg_992 : STD_LOGIC_VECTOR (31 downto 0);
    signal rev124_fu_563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev124_reg_999 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp277_fu_568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp277_reg_1005 : STD_LOGIC_VECTOR (0 downto 0);
    signal op2_assign_1_fu_573_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal op2_assign_1_reg_1011 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln1076_fu_588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1076_reg_1017 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_row_index_fu_606_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal first_row_index_reg_1031 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal line_buffer_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal line_buffer_V_ce0 : STD_LOGIC;
    signal line_buffer_V_we0 : STD_LOGIC;
    signal line_buffer_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal line_buffer_V_ce1 : STD_LOGIC;
    signal line_buffer_V_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal line_buffer_V_ce2 : STD_LOGIC;
    signal line_buffer_V_q2 : STD_LOGIC_VECTOR (23 downto 0);
    signal line_buffer_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal line_buffer_V_1_ce0 : STD_LOGIC;
    signal line_buffer_V_1_we0 : STD_LOGIC;
    signal line_buffer_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal line_buffer_V_1_ce1 : STD_LOGIC;
    signal line_buffer_V_1_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal line_buffer_V_1_ce2 : STD_LOGIC;
    signal line_buffer_V_1_q2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_xfUDivResize_fu_172_ap_start : STD_LOGIC;
    signal grp_xfUDivResize_fu_172_ap_done : STD_LOGIC;
    signal grp_xfUDivResize_fu_172_ap_idle : STD_LOGIC;
    signal grp_xfUDivResize_fu_172_ap_ready : STD_LOGIC;
    signal grp_xfUDivResize_fu_172_in_n : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_xfUDivResize_fu_172_in_d : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xfUDivResize_fu_172_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_scaleCompute_17_42_20_48_16_1_s_fu_189_currindex : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_scaleCompute_17_42_20_48_16_1_s_fu_189_inscale : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_ce : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_start : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_done : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_idle : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_ready : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_src_mat_420_read : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_ce0 : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_we0 : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_ce0 : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_we0 : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_start : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_done : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_idle : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_ready : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_src_mat_420_read : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_dst_mat_421_din : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_dst_mat_421_write : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce0 : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_we0 : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce1 : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce2 : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce0 : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_we0 : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce1 : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce2 : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_p_Result_s : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_read_pixel_1_out_o : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_read_pixel_1_out_o_ap_vld : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_indexy_V_1_out : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_indexy_V_1_out_ap_vld : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_nextYScale_V_1_out : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_nextYScale_V_1_out_ap_vld : STD_LOGIC;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din2 : STD_LOGIC_VECTOR (47 downto 0);
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_ce : STD_LOGIC;
    signal grp_xfUDivResize_fu_172_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_start_reg : STD_LOGIC := '0';
    signal grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal read_pixel_fu_104 : STD_LOGIC_VECTOR (23 downto 0);
    signal read_rows_count_fu_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_rows_count_2_fu_697_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal output_rows_count_fu_112 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_rows_count_1_fu_654_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal first_row_index_1_fu_116 : STD_LOGIC_VECTOR (31 downto 0);
    signal first_row_index_4_fu_710_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_2_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_3_fu_428_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln387_fu_423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nextYScale_V_fu_124 : STD_LOGIC_VECTOR (16 downto 0);
    signal indexy_V_fu_128 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln359_fu_337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln361_fu_347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_op_assign_fu_370_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_42_fu_391_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal empty_43_fu_403_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln392_fu_448_p0 : STD_LOGIC_VECTOR (41 downto 0);
    signal conv_i_i255_i_fu_452_p0 : STD_LOGIC_VECTOR (41 downto 0);
    signal conv_i_i255_i_fu_452_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln392_fu_448_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal conv_i_i_i300_i_fu_466_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal p_Val2_s_fu_469_p2 : STD_LOGIC_VECTOR (42 downto 0);
    signal ret_V_cast_fu_474_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_8_fu_492_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal spec_select275_fu_505_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal indexy_pre_V_fu_510_p3 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_i_i_i_i_i286_i_fu_499_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_7_fu_484_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln901_fu_534_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1076_1_fu_579_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1076_1_fu_582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1064_fu_617_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1064_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln514_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_1_fu_631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln514_fu_636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln516_fu_642_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln514_fu_647_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1076_fu_660_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln527_fu_669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_rows_count_1_fu_681_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1076_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1076_fu_692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_686_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal first_row_index_2_fu_674_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal first_row_index_3_fu_704_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component resize_accel_xfUDivResize IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_n : IN STD_LOGIC_VECTOR (63 downto 0);
        in_d : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component resize_accel_scaleCompute_17_42_20_48_16_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        currindex : IN STD_LOGIC_VECTOR (31 downto 0);
        inscale : IN STD_LOGIC_VECTOR (47 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (41 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_mat_420_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        src_mat_420_empty_n : IN STD_LOGIC;
        src_mat_420_read : OUT STD_LOGIC;
        bound : IN STD_LOGIC_VECTOR (32 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        line_buffer_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        line_buffer_V_ce0 : OUT STD_LOGIC;
        line_buffer_V_we0 : OUT STD_LOGIC;
        line_buffer_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        line_buffer_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        line_buffer_V_1_ce0 : OUT STD_LOGIC;
        line_buffer_V_1_we0 : OUT STD_LOGIC;
        line_buffer_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        src_mat_420_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        src_mat_420_empty_n : IN STD_LOGIC;
        src_mat_420_read : OUT STD_LOGIC;
        dst_mat_421_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        dst_mat_421_full_n : IN STD_LOGIC;
        dst_mat_421_write : OUT STD_LOGIC;
        indexy_V : IN STD_LOGIC_VECTOR (16 downto 0);
        nextYScale_V : IN STD_LOGIC_VECTOR (16 downto 0);
        ret_V_35 : IN STD_LOGIC_VECTOR (16 downto 0);
        loop_col_count : IN STD_LOGIC_VECTOR (31 downto 0);
        cmp273 : IN STD_LOGIC_VECTOR (0 downto 0);
        line_buffer_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        line_buffer_V_ce0 : OUT STD_LOGIC;
        line_buffer_V_we0 : OUT STD_LOGIC;
        line_buffer_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        line_buffer_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        line_buffer_V_ce1 : OUT STD_LOGIC;
        line_buffer_V_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        line_buffer_V_address2 : OUT STD_LOGIC_VECTOR (11 downto 0);
        line_buffer_V_ce2 : OUT STD_LOGIC;
        line_buffer_V_q2 : IN STD_LOGIC_VECTOR (23 downto 0);
        line_buffer_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        line_buffer_V_1_ce0 : OUT STD_LOGIC;
        line_buffer_V_1_we0 : OUT STD_LOGIC;
        line_buffer_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        line_buffer_V_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        line_buffer_V_1_ce1 : OUT STD_LOGIC;
        line_buffer_V_1_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        line_buffer_V_1_address2 : OUT STD_LOGIC_VECTOR (11 downto 0);
        line_buffer_V_1_ce2 : OUT STD_LOGIC;
        line_buffer_V_1_q2 : IN STD_LOGIC_VECTOR (23 downto 0);
        tmp_V : IN STD_LOGIC_VECTOR (31 downto 0);
        first_row_index_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln3 : IN STD_LOGIC_VECTOR (47 downto 0);
        indexy_pre_V : IN STD_LOGIC_VECTOR (38 downto 0);
        p_Result_s : IN STD_LOGIC;
        trunc_ln5 : IN STD_LOGIC_VECTOR (23 downto 0);
        shl_i_i_i_i_i : IN STD_LOGIC_VECTOR (53 downto 0);
        indexx_pre_V_1 : IN STD_LOGIC_VECTOR (41 downto 0);
        cmp89 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        icmp_ln1076_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        op2_assign_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        op2_assign : IN STD_LOGIC_VECTOR (31 downto 0);
        cmp277 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        read_pixel_1_out_i : IN STD_LOGIC_VECTOR (23 downto 0);
        read_pixel_1_out_o : OUT STD_LOGIC_VECTOR (23 downto 0);
        read_pixel_1_out_o_ap_vld : OUT STD_LOGIC;
        indexy_V_1_out : OUT STD_LOGIC_VECTOR (16 downto 0);
        indexy_V_1_out_ap_vld : OUT STD_LOGIC;
        nextYScale_V_1_out : OUT STD_LOGIC_VECTOR (16 downto 0);
        nextYScale_V_1_out_ap_vld : OUT STD_LOGIC;
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din2 : OUT STD_LOGIC_VECTOR (47 downto 0);
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_dout0 : IN STD_LOGIC_VECTOR (41 downto 0);
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_ce : OUT STD_LOGIC );
    end component;


    component resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_line_bbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address2 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    line_buffer_V_U : component resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_line_bbkb
    generic map (
        DataWidth => 24,
        AddressRange => 3840,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buffer_V_address0,
        ce0 => line_buffer_V_ce0,
        we0 => line_buffer_V_we0,
        d0 => line_buffer_V_d0,
        address1 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address1,
        ce1 => line_buffer_V_ce1,
        q1 => line_buffer_V_q1,
        address2 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address2,
        ce2 => line_buffer_V_ce2,
        q2 => line_buffer_V_q2);

    line_buffer_V_1_U : component resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_line_bbkb
    generic map (
        DataWidth => 24,
        AddressRange => 3840,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => line_buffer_V_1_address0,
        ce0 => line_buffer_V_1_ce0,
        we0 => line_buffer_V_1_we0,
        d0 => line_buffer_V_1_d0,
        address1 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address1,
        ce1 => line_buffer_V_1_ce1,
        q1 => line_buffer_V_1_q1,
        address2 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address2,
        ce2 => line_buffer_V_1_ce2,
        q2 => line_buffer_V_1_q2);

    grp_xfUDivResize_fu_172 : component resize_accel_xfUDivResize
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xfUDivResize_fu_172_ap_start,
        ap_done => grp_xfUDivResize_fu_172_ap_done,
        ap_idle => grp_xfUDivResize_fu_172_ap_idle,
        ap_ready => grp_xfUDivResize_fu_172_ap_ready,
        in_n => grp_xfUDivResize_fu_172_in_n,
        in_d => grp_xfUDivResize_fu_172_in_d,
        ap_return => grp_xfUDivResize_fu_172_ap_return);

    grp_scaleCompute_17_42_20_48_16_1_s_fu_189 : component resize_accel_scaleCompute_17_42_20_48_16_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        currindex => grp_scaleCompute_17_42_20_48_16_1_s_fu_189_currindex,
        inscale => grp_scaleCompute_17_42_20_48_16_1_s_fu_189_inscale,
        ap_return => grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_return,
        ap_ce => grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_ce);

    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204 : component resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_start,
        ap_done => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_done,
        ap_idle => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_idle,
        ap_ready => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_ready,
        src_mat_420_dout => src_mat_420_dout,
        src_mat_420_empty_n => src_mat_420_empty_n,
        src_mat_420_read => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_src_mat_420_read,
        bound => tmp_reg_847,
        p_read1 => p_read1,
        line_buffer_V_address0 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_address0,
        line_buffer_V_ce0 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_ce0,
        line_buffer_V_we0 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_we0,
        line_buffer_V_d0 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_d0,
        line_buffer_V_1_address0 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_address0,
        line_buffer_V_1_ce0 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_ce0,
        line_buffer_V_1_we0 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_we0,
        line_buffer_V_1_d0 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_d0);

    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214 : component resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_start,
        ap_done => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_done,
        ap_idle => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_idle,
        ap_ready => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_ready,
        src_mat_420_dout => src_mat_420_dout,
        src_mat_420_empty_n => src_mat_420_empty_n,
        src_mat_420_read => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_src_mat_420_read,
        dst_mat_421_din => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_dst_mat_421_din,
        dst_mat_421_full_n => dst_mat_421_full_n,
        dst_mat_421_write => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_dst_mat_421_write,
        indexy_V => indexy_V_fu_128,
        nextYScale_V => nextYScale_V_fu_124,
        ret_V_35 => ret_V_35_reg_975,
        loop_col_count => loop_col_count_reg_887,
        cmp273 => rev124_reg_999,
        line_buffer_V_address0 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address0,
        line_buffer_V_ce0 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce0,
        line_buffer_V_we0 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_we0,
        line_buffer_V_d0 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_d0,
        line_buffer_V_address1 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address1,
        line_buffer_V_ce1 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce1,
        line_buffer_V_q1 => line_buffer_V_q1,
        line_buffer_V_address2 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address2,
        line_buffer_V_ce2 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce2,
        line_buffer_V_q2 => line_buffer_V_q2,
        line_buffer_V_1_address0 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address0,
        line_buffer_V_1_ce0 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce0,
        line_buffer_V_1_we0 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_we0,
        line_buffer_V_1_d0 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_d0,
        line_buffer_V_1_address1 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address1,
        line_buffer_V_1_ce1 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce1,
        line_buffer_V_1_q1 => line_buffer_V_1_q1,
        line_buffer_V_1_address2 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address2,
        line_buffer_V_1_ce2 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce2,
        line_buffer_V_1_q2 => line_buffer_V_1_q2,
        tmp_V => tmp_V_reg_897,
        first_row_index_5 => first_row_index_1_fu_116,
        trunc_ln3 => trunc_ln712_reg_857,
        indexy_pre_V => empty_44_reg_960,
        p_Result_s => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_p_Result_s,
        trunc_ln5 => trunc_ln394_reg_970,
        shl_i_i_i_i_i => shl_i_i_i_i_i_reg_912,
        indexx_pre_V_1 => indexx_pre_V_1_reg_917,
        cmp89 => cmp89_reg_984,
        p_read1 => p_read1,
        icmp_ln1076_1 => xor_ln1076_reg_1017,
        op2_assign_1 => op2_assign_1_reg_1011,
        op2_assign => op2_assign_reg_992,
        cmp277 => cmp277_reg_1005,
        p_read3 => p_read3,
        read_pixel_1_out_i => read_pixel_fu_104,
        read_pixel_1_out_o => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_read_pixel_1_out_o,
        read_pixel_1_out_o_ap_vld => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_read_pixel_1_out_o_ap_vld,
        indexy_V_1_out => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_indexy_V_1_out,
        indexy_V_1_out_ap_vld => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_indexy_V_1_out_ap_vld,
        nextYScale_V_1_out => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_nextYScale_V_1_out,
        nextYScale_V_1_out_ap_vld => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_nextYScale_V_1_out_ap_vld,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din1 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din1,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din2 => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din2,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_dout0 => grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_return,
        grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_ce => grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_ready = ap_const_logic_1)) then 
                    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_ready = ap_const_logic_1)) then 
                    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xfUDivResize_fu_172_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xfUDivResize_fu_172_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                    grp_xfUDivResize_fu_172_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xfUDivResize_fu_172_ap_ready = ap_const_logic_1)) then 
                    grp_xfUDivResize_fu_172_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    first_row_index_1_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                first_row_index_1_fu_116 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                first_row_index_1_fu_116 <= first_row_index_4_fu_710_p3;
            end if; 
        end if;
    end process;

    i_2_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_2_fu_120 <= ap_const_lv32_0;
            elsif (((icmp_ln387_fu_423_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_2_fu_120 <= i_3_fu_428_p2;
            end if; 
        end if;
    end process;

    indexy_V_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indexy_V_fu_128 <= ap_const_lv17_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                indexy_V_fu_128 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_indexy_V_1_out;
            end if; 
        end if;
    end process;

    nextYScale_V_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                nextYScale_V_fu_124 <= ap_const_lv17_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                nextYScale_V_fu_124 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_nextYScale_V_1_out;
            end if; 
        end if;
    end process;

    output_rows_count_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                output_rows_count_fu_112 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                output_rows_count_fu_112 <= output_rows_count_1_fu_654_p3;
            end if; 
        end if;
    end process;

    read_rows_count_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                read_rows_count_fu_108 <= ap_const_lv32_2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                read_rows_count_fu_108 <= read_rows_count_2_fu_697_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                cmp277_reg_1005 <= cmp277_fu_568_p2;
                cmp89_reg_984 <= cmp89_fu_552_p2;
                op2_assign_1_reg_1011 <= op2_assign_1_fu_573_p2;
                op2_assign_reg_992 <= op2_assign_fu_557_p2;
                rev124_reg_999 <= rev124_fu_563_p2;
                xor_ln1076_reg_1017 <= xor_ln1076_fu_588_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                cmp_i_i235_i_reg_950 <= cmp_i_i235_i_fu_456_p2;
                icmp_ln902_reg_955 <= icmp_ln902_fu_461_p2;
                indexy_pre_comp_V_reg_943 <= grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                    conv_i_i10_i309_i2_cast_reg_902(37 downto 0) <= conv_i_i10_i309_i2_cast_fu_367_p1(37 downto 0);
                    indexx_pre_V_1_reg_917(41 downto 22) <= indexx_pre_V_1_fu_395_p3(41 downto 22);
                loop_col_count_reg_887 <= loop_col_count_fu_351_p3;
                loop_row_count_reg_882 <= loop_row_count_fu_341_p3;
                    shl_i_i_i216_i_reg_922(41 downto 22) <= shl_i_i_i216_i_fu_407_p3(41 downto 22);
                    shl_i_i_i_i233_i_reg_907(53 downto 22) <= shl_i_i_i_i233_i_fu_375_p3(53 downto 22);
                    shl_i_i_i_i_i_reg_912(53 downto 22) <= shl_i_i_i_i_i_fu_383_p3(53 downto 22);
                sub272_reg_892 <= sub272_fu_357_p2;
                sub_ln902_reg_927 <= sub_ln902_fu_415_p2;
                tmp_V_reg_897 <= tmp_V_fu_362_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                conv_i_i10_i309_i2_reg_877 <= grp_xfUDivResize_fu_172_ap_return(47 downto 10);
                conv_i_i_i322_i_cast_reg_872 <= grp_xfUDivResize_fu_172_ap_return(31 downto 10);
                trunc_ln712_1_reg_867 <= trunc_ln712_1_fu_313_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                empty_44_reg_960 <= empty_44_fu_518_p1;
                ret_V_35_reg_975 <= ret_V_35_fu_541_p3;
                tmp_9_reg_965 <= indexy_pre_V_fu_510_p3(41 downto 41);
                trunc_ln394_reg_970 <= trunc_ln394_fu_530_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (cmp89_reg_984 = ap_const_lv1_1))) then
                first_row_index_reg_1031 <= first_row_index_fu_606_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_read_pixel_1_out_o_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                read_pixel_fu_104 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_read_pixel_1_out_o;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                slt_reg_938 <= slt_fu_443_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    tmp_reg_847(32 downto 1) <= tmp_fu_285_p3(32 downto 1);
                    xnew_reg_852(63 downto 32) <= xnew_fu_293_p3(63 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln305_reg_837 <= trunc_ln305_fu_247_p1;
                trunc_ln306_reg_842 <= trunc_ln306_fu_251_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                trunc_ln712_reg_857 <= trunc_ln712_fu_301_p1;
                    ynew_reg_862(63 downto 32) <= ynew_fu_305_p3(63 downto 32);
            end if;
        end if;
    end process;
    tmp_reg_847(0) <= '0';
    xnew_reg_852(31 downto 0) <= "00000000000000000000000000000000";
    ynew_reg_862(31 downto 0) <= "00000000000000000000000000000000";
    conv_i_i10_i309_i2_cast_reg_902(42 downto 38) <= "00000";
    shl_i_i_i_i233_i_reg_907(21 downto 0) <= "0000000000000000000000";
    shl_i_i_i_i_i_reg_912(21 downto 0) <= "0000000000000000000000";
    indexx_pre_V_1_reg_917(21 downto 0) <= "0000000000000000000000";
    shl_i_i_i216_i_reg_922(21 downto 0) <= "0000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state17, grp_xfUDivResize_fu_172_ap_done, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_done, ap_block_state3_on_subcall_done, ap_CS_fsm_state6, icmp_ln387_fu_423_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((grp_xfUDivResize_fu_172_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln387_fu_423_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_i_i_i_i_i286_i_fu_499_p2 <= std_logic_vector(unsigned(ret_V_cast_fu_474_p4) + unsigned(ap_const_lv17_1));
    add_ln516_fu_642_p2 <= std_logic_vector(unsigned(output_rows_count_fu_112) + unsigned(ap_const_lv32_1));
    and_ln1076_fu_692_p2 <= (icmp_ln1076_fu_664_p2 and cmp89_reg_984);
    and_ln514_fu_626_p2 <= (icmp_ln1064_fu_621_p2 and cmp277_reg_1005);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_done)
    begin
        if ((grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_on_subcall_done)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(grp_xfUDivResize_fu_172_ap_done)
    begin
        if ((grp_xfUDivResize_fu_172_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state3_on_subcall_done_assign_proc : process(grp_xfUDivResize_fu_172_ap_done, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_done)
    begin
                ap_block_state3_on_subcall_done <= ((grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_done = ap_const_logic_0) or (grp_xfUDivResize_fu_172_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6, icmp_ln387_fu_423_p2)
    begin
        if ((((icmp_ln387_fu_423_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6, icmp_ln387_fu_423_p2)
    begin
        if (((icmp_ln387_fu_423_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp277_fu_568_p2 <= "1" when (read_rows_count_fu_108 = p_read) else "0";
    cmp89_fu_552_p2 <= "0" when (read_rows_count_fu_108 = p_read) else "1";
    cmp_i_i235_i_fu_456_p2 <= "1" when (signed(conv_i_i255_i_fu_452_p1) > signed(shl_i_i_i_i233_i_reg_907)) else "0";
    conv_i_i10_i309_i2_cast_fu_367_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv_i_i10_i309_i2_reg_877),43));
    conv_i_i255_i_fu_452_p0 <= grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_return;
        conv_i_i255_i_fu_452_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_i_i255_i_fu_452_p0),54));

        conv_i_i_i300_i_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(indexy_pre_comp_V_reg_943),43));

    dst_mat_421_din <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_dst_mat_421_din;

    dst_mat_421_write_assign_proc : process(ap_CS_fsm_state17, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_dst_mat_421_write)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dst_mat_421_write <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_dst_mat_421_write;
        else 
            dst_mat_421_write <= ap_const_logic_0;
        end if; 
    end process;

    empty_42_fu_391_p1 <= tmp_V_fu_362_p2(20 - 1 downto 0);
    empty_43_fu_403_p1 <= i_op_assign_fu_370_p2(20 - 1 downto 0);
    empty_44_fu_518_p1 <= indexy_pre_V_fu_510_p3(39 - 1 downto 0);
    first_row_index_2_fu_674_p3 <= 
        ap_const_lv32_0 when (icmp_ln527_fu_669_p2(0) = '1') else 
        first_row_index_reg_1031;
    first_row_index_3_fu_704_p3 <= 
        first_row_index_2_fu_674_p3 when (cmp89_reg_984(0) = '1') else 
        first_row_index_1_fu_116;
    first_row_index_4_fu_710_p3 <= 
        first_row_index_1_fu_116 when (and_ln1076_fu_692_p2(0) = '1') else 
        first_row_index_3_fu_704_p3;
    first_row_index_fu_606_p2 <= std_logic_vector(unsigned(first_row_index_1_fu_116) + unsigned(ap_const_lv32_1));
    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_start <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_ap_start_reg;
    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_start <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_ap_start_reg;
    grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_p_Result_s <= tmp_9_reg_965(0);

    grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_ce_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state13, ap_CS_fsm_state17, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_ce)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_ce <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_ce <= ap_const_logic_1;
        else 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_scaleCompute_17_42_20_48_16_1_s_fu_189_currindex_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state17, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din1, output_rows_count_fu_112)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_189_currindex <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_189_currindex <= output_rows_count_fu_112;
        else 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_189_currindex <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_scaleCompute_17_42_20_48_16_1_s_fu_189_inscale_assign_proc : process(trunc_ln712_1_reg_867, ap_CS_fsm_state7, ap_CS_fsm_state17, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_189_inscale <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_grp_scaleCompute_17_42_20_48_16_1_s_fu_189_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_189_inscale <= trunc_ln712_1_reg_867;
        else 
            grp_scaleCompute_17_42_20_48_16_1_s_fu_189_inscale <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_xfUDivResize_fu_172_ap_start <= grp_xfUDivResize_fu_172_ap_start_reg;

    grp_xfUDivResize_fu_172_in_d_assign_proc : process(trunc_ln305_reg_837, trunc_ln306_reg_842, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_xfUDivResize_fu_172_in_d <= trunc_ln306_reg_842;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_xfUDivResize_fu_172_in_d <= trunc_ln305_reg_837;
        else 
            grp_xfUDivResize_fu_172_in_d <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_xfUDivResize_fu_172_in_n_assign_proc : process(xnew_reg_852, ap_CS_fsm_state3, ynew_reg_862, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_xfUDivResize_fu_172_in_n <= ynew_reg_862;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_xfUDivResize_fu_172_in_n <= xnew_reg_852;
        else 
            grp_xfUDivResize_fu_172_in_n <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_3_fu_428_p2 <= std_logic_vector(unsigned(i_2_fu_120) + unsigned(ap_const_lv32_1));
    i_op_assign_fu_370_p2 <= std_logic_vector(unsigned(p_read) + unsigned(ap_const_lv32_FFFFFFFF));
    icmp_ln1064_1_fu_631_p2 <= "1" when (zext_ln1064_fu_617_p1 = op2_assign_1_reg_1011) else "0";
    icmp_ln1064_fu_621_p2 <= "1" when (zext_ln1064_fu_617_p1 = op2_assign_reg_992) else "0";
    icmp_ln1076_1_fu_582_p2 <= "1" when (signed(zext_ln1076_1_fu_579_p1) < signed(op2_assign_fu_557_p2)) else "0";
    icmp_ln1076_fu_664_p2 <= "1" when (signed(zext_ln1076_fu_660_p1) < signed(op2_assign_reg_992)) else "0";
    icmp_ln359_fu_337_p2 <= "1" when (signed(p_read2) > signed(p_read)) else "0";
    icmp_ln361_fu_347_p2 <= "1" when (signed(p_read3) > signed(p_read1)) else "0";
    icmp_ln387_fu_423_p2 <= "1" when (signed(i_2_fu_120) < signed(loop_row_count_reg_882)) else "0";
    icmp_ln527_fu_669_p2 <= "1" when (first_row_index_reg_1031 = ap_const_lv32_3) else "0";
    icmp_ln902_fu_461_p2 <= "0" when (trunc_ln392_fu_448_p1 = sub_ln902_reg_927) else "1";
    indexx_pre_V_1_fu_395_p3 <= (empty_42_fu_391_p1 & ap_const_lv22_0);
    indexy_pre_V_fu_510_p3 <= 
        ap_const_lv42_0 when (tmp_8_fu_492_p3(0) = '1') else 
        spec_select275_fu_505_p3;

    line_buffer_V_1_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state17, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_address0, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buffer_V_1_address0 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_V_1_address0 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_address0;
        else 
            line_buffer_V_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    line_buffer_V_1_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state17, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_ce0, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buffer_V_1_ce0 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_V_1_ce0 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_ce0;
        else 
            line_buffer_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_1_ce1_assign_proc : process(ap_CS_fsm_state17, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buffer_V_1_ce1 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce1;
        else 
            line_buffer_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_1_ce2_assign_proc : process(ap_CS_fsm_state17, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buffer_V_1_ce2 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_ce2;
        else 
            line_buffer_V_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_1_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state17, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_d0, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buffer_V_1_d0 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_V_1_d0 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_d0;
        else 
            line_buffer_V_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    line_buffer_V_1_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state17, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_we0, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buffer_V_1_we0 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_V_1_we0 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_1_we0;
        else 
            line_buffer_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state17, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_address0, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buffer_V_address0 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_V_address0 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_address0;
        else 
            line_buffer_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    line_buffer_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state17, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_ce0, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buffer_V_ce0 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_V_ce0 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_ce0;
        else 
            line_buffer_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_ce1_assign_proc : process(ap_CS_fsm_state17, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buffer_V_ce1 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce1;
        else 
            line_buffer_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_ce2_assign_proc : process(ap_CS_fsm_state17, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buffer_V_ce2 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_ce2;
        else 
            line_buffer_V_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    line_buffer_V_d0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state17, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_d0, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buffer_V_d0 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_V_d0 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_d0;
        else 
            line_buffer_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    line_buffer_V_we0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state17, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_we0, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            line_buffer_V_we0 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_line_buffer_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            line_buffer_V_we0 <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_line_buffer_V_we0;
        else 
            line_buffer_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    loop_col_count_fu_351_p3 <= 
        p_read3 when (icmp_ln361_fu_347_p2(0) = '1') else 
        p_read1;
    loop_row_count_fu_341_p3 <= 
        p_read2 when (icmp_ln359_fu_337_p2(0) = '1') else 
        p_read;
    op2_assign_1_fu_573_p2 <= std_logic_vector(unsigned(read_rows_count_fu_108) + unsigned(ap_const_lv32_FFFFFFFE));
    op2_assign_fu_557_p2 <= std_logic_vector(unsigned(read_rows_count_fu_108) + unsigned(ap_const_lv32_FFFFFFFF));
    or_ln514_fu_636_p2 <= (icmp_ln1064_1_fu_631_p2 or and_ln514_fu_626_p2);
    output_rows_count_1_fu_654_p3 <= 
        select_ln514_fu_647_p3 when (rev124_reg_999(0) = '1') else 
        output_rows_count_fu_112;
    p_Val2_s_fu_469_p2 <= std_logic_vector(signed(conv_i_i_i300_i_fu_466_p1) + signed(conv_i_i10_i309_i2_cast_reg_902));
    read_rows_count_1_fu_681_p2 <= std_logic_vector(unsigned(read_rows_count_fu_108) + unsigned(ap_const_lv32_1));
    read_rows_count_2_fu_697_p3 <= 
        read_rows_count_fu_108 when (and_ln1076_fu_692_p2(0) = '1') else 
        sel_tmp1_fu_686_p3;
    ret_V_35_fu_541_p3 <= 
        select_ln901_fu_534_p3 when (tmp_7_fu_484_p3(0) = '1') else 
        ret_V_cast_fu_474_p4;
    ret_V_cast_fu_474_p4 <= p_Val2_s_fu_469_p2(38 downto 22);
    rev124_fu_563_p2 <= (slt_reg_938 xor ap_const_lv1_1);
    sel_tmp1_fu_686_p3 <= 
        read_rows_count_1_fu_681_p2 when (cmp89_reg_984(0) = '1') else 
        p_read;
    select_ln514_fu_647_p3 <= 
        add_ln516_fu_642_p2 when (or_ln514_fu_636_p2(0) = '1') else 
        output_rows_count_fu_112;
    select_ln901_fu_534_p3 <= 
        add_i_i_i_i_i286_i_fu_499_p2 when (icmp_ln902_reg_955(0) = '1') else 
        ret_V_cast_fu_474_p4;
    shl_i_i_i216_i_fu_407_p3 <= (empty_43_fu_403_p1 & ap_const_lv22_0);
    shl_i_i_i_i233_i_fu_375_p3 <= (i_op_assign_fu_370_p2 & ap_const_lv22_0);
    shl_i_i_i_i_i_fu_383_p3 <= (tmp_V_fu_362_p2 & ap_const_lv22_0);
    slt_fu_443_p2 <= "1" when (signed(sub272_reg_892) < signed(output_rows_count_fu_112)) else "0";
    spec_select275_fu_505_p3 <= 
        shl_i_i_i216_i_reg_922 when (cmp_i_i235_i_reg_950(0) = '1') else 
        indexy_pre_comp_V_reg_943;

    src_mat_420_read_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state17, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_src_mat_420_read, grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_src_mat_420_read)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            src_mat_420_read <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_src_mat_420_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            src_mat_420_read <= grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204_src_mat_420_read;
        else 
            src_mat_420_read <= ap_const_logic_0;
        end if; 
    end process;

    sub272_fu_357_p2 <= std_logic_vector(unsigned(p_read2) + unsigned(ap_const_lv32_FFFFFFFF));
    sub_ln902_fu_415_p2 <= std_logic_vector(unsigned(ap_const_lv22_0) - unsigned(conv_i_i_i322_i_cast_reg_872));
    tmp_7_fu_484_p3 <= p_Val2_s_fu_469_p2(42 downto 42);
    tmp_8_fu_492_p3 <= indexy_pre_comp_V_reg_943(41 downto 41);
    tmp_V_fu_362_p2 <= std_logic_vector(unsigned(p_read1) + unsigned(ap_const_lv32_FFFFFFFF));
    tmp_fu_285_p3 <= (p_read1 & ap_const_lv1_0);
    trunc_ln305_fu_247_p1 <= p_read3(16 - 1 downto 0);
    trunc_ln306_fu_251_p1 <= p_read2(16 - 1 downto 0);
    trunc_ln392_fu_448_p0 <= grp_scaleCompute_17_42_20_48_16_1_s_fu_189_ap_return;
    trunc_ln392_fu_448_p1 <= trunc_ln392_fu_448_p0(22 - 1 downto 0);
    trunc_ln394_fu_530_p1 <= indexy_pre_V_fu_510_p3(24 - 1 downto 0);
    trunc_ln712_1_fu_313_p1 <= grp_xfUDivResize_fu_172_ap_return(48 - 1 downto 0);
    trunc_ln712_fu_301_p1 <= grp_xfUDivResize_fu_172_ap_return(48 - 1 downto 0);
    xnew_fu_293_p3 <= (p_read1 & ap_const_lv32_0);
    xor_ln1076_fu_588_p2 <= (icmp_ln1076_1_fu_582_p2 xor ap_const_lv1_1);
    ynew_fu_305_p3 <= (p_read & ap_const_lv32_0);
    zext_ln1064_fu_617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_indexy_V_1_out),32));
    zext_ln1076_1_fu_579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_35_reg_975),32));
    zext_ln1076_fu_660_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214_nextYScale_V_1_out),32));
end behav;
