Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 13 20:07:32 2021
| Host         : DESKTOP-8PEBONS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cax_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cay_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cbx_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/cby_reg[9]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[4]_rep/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[6]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[7]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_angle_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_force_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_force_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_force_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_force_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_force_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/hit_force_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: graph_inst/ball_inst/state_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.358        0.000                      0                  395        0.128        0.000                      0                  395        3.000        0.000                       0                   253  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       22.358        0.000                      0                  395        0.128        0.000                      0                  395       19.363        0.000                       0                   249  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.358ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cby_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dax1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.223ns  (logic 10.015ns (58.150%)  route 7.208ns (41.850%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.092 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.749    -1.003    graph_inst/ball_inst/clk_out1
    SLICE_X22Y8          FDCE                                         r  graph_inst/ball_inst/cby_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.485 r  graph_inst/ball_inst/cby_reg[0]/Q
                         net (fo=9, routed)           1.078     0.593    graph_inst/ball_inst/vbx_new1_0[0]
    SLICE_X22Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.717 r  graph_inst/ball_inst/ba_bb4_carry_i_4/O
                         net (fo=1, routed)           0.000     0.717    graph_inst/ball_inst/ba_bb4_carry_i_4_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.230 r  graph_inst/ball_inst/ba_bb4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.230    graph_inst/ball_inst/ba_bb4_carry_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.347 r  graph_inst/ball_inst/ba_bb4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    graph_inst/ball_inst/ba_bb4_carry__0_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.586 r  graph_inst/ball_inst/ba_bb4_carry__1/O[2]
                         net (fo=58, routed)          0.901     2.487    graph_inst/ball_inst/ba_bb4_carry__1_n_5
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     6.700 r  graph_inst/ball_inst/ba_bb3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.702    graph_inst/ball_inst/ba_bb3__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.220 r  graph_inst/ball_inst/ba_bb3__1/P[2]
                         net (fo=2, routed)           1.023     9.243    graph_inst/ball_inst/ba_bb3__1_n_103
    SLICE_X20Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.367 r  graph_inst/ball_inst/ba_bb3_carry_i_1/O
                         net (fo=1, routed)           0.000     9.367    graph_inst/ball_inst/ba_bb3_carry_i_1_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.743 r  graph_inst/ball_inst/ba_bb3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.743    graph_inst/ball_inst/ba_bb3_carry_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.860 r  graph_inst/ball_inst/ba_bb3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.860    graph_inst/ball_inst/ba_bb3_carry__0_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.183 r  graph_inst/ball_inst/ba_bb3_carry__1/O[1]
                         net (fo=1, routed)           1.141    11.324    graph_inst/ball_inst/ba_bb3_carry__1_n_6
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.306    11.630 r  graph_inst/ball_inst/ba_bb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.630    graph_inst/ball_inst/ba_bb2_carry__5_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.163 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.163    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.478 f  graph_inst/ball_inst/ba_bb2_carry__6/O[3]
                         net (fo=1, routed)           0.728    13.206    graph_inst/ball_inst/ba_bb2[31]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.307    13.513 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_19/O
                         net (fo=2, routed)           0.566    14.079    graph_inst/ball_inst/red_OBUF[3]_inst_i_19_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I4_O)        0.124    14.203 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.433    14.636    graph_inst/ball_inst/red_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y18         LUT4 (Prop_lut4_I2_O)        0.124    14.760 r  graph_inst/ball_inst/green_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          1.336    16.096    graph_inst/ball_inst/collision_reg_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124    16.220 r  graph_inst/ball_inst/dax1[0]_i_1/O
                         net (fo=1, routed)           0.000    16.220    graph_inst/ball_inst/dax1[0]_i_1_n_0
    SLICE_X14Y14         FDCE                                         r  graph_inst/ball_inst/dax1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.572    38.092    graph_inst/ball_inst/clk_out1
    SLICE_X14Y14         FDCE                                         r  graph_inst/ball_inst/dax1_reg[0]/C
                         clock pessimism              0.569    38.660    
                         clock uncertainty           -0.164    38.497    
    SLICE_X14Y14         FDCE (Setup_fdce_C_D)        0.081    38.578    graph_inst/ball_inst/dax1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.578    
                         arrival time                         -16.220    
  -------------------------------------------------------------------
                         slack                                 22.358    

Slack (MET) :             22.390ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cby_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/day1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.186ns  (logic 10.015ns (58.274%)  route 7.171ns (41.726%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.092 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.749    -1.003    graph_inst/ball_inst/clk_out1
    SLICE_X22Y8          FDCE                                         r  graph_inst/ball_inst/cby_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.485 r  graph_inst/ball_inst/cby_reg[0]/Q
                         net (fo=9, routed)           1.078     0.593    graph_inst/ball_inst/vbx_new1_0[0]
    SLICE_X22Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.717 r  graph_inst/ball_inst/ba_bb4_carry_i_4/O
                         net (fo=1, routed)           0.000     0.717    graph_inst/ball_inst/ba_bb4_carry_i_4_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.230 r  graph_inst/ball_inst/ba_bb4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.230    graph_inst/ball_inst/ba_bb4_carry_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.347 r  graph_inst/ball_inst/ba_bb4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    graph_inst/ball_inst/ba_bb4_carry__0_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.586 r  graph_inst/ball_inst/ba_bb4_carry__1/O[2]
                         net (fo=58, routed)          0.901     2.487    graph_inst/ball_inst/ba_bb4_carry__1_n_5
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     6.700 r  graph_inst/ball_inst/ba_bb3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.702    graph_inst/ball_inst/ba_bb3__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.220 r  graph_inst/ball_inst/ba_bb3__1/P[2]
                         net (fo=2, routed)           1.023     9.243    graph_inst/ball_inst/ba_bb3__1_n_103
    SLICE_X20Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.367 r  graph_inst/ball_inst/ba_bb3_carry_i_1/O
                         net (fo=1, routed)           0.000     9.367    graph_inst/ball_inst/ba_bb3_carry_i_1_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.743 r  graph_inst/ball_inst/ba_bb3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.743    graph_inst/ball_inst/ba_bb3_carry_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.860 r  graph_inst/ball_inst/ba_bb3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.860    graph_inst/ball_inst/ba_bb3_carry__0_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.183 r  graph_inst/ball_inst/ba_bb3_carry__1/O[1]
                         net (fo=1, routed)           1.141    11.324    graph_inst/ball_inst/ba_bb3_carry__1_n_6
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.306    11.630 r  graph_inst/ball_inst/ba_bb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.630    graph_inst/ball_inst/ba_bb2_carry__5_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.163 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.163    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.478 f  graph_inst/ball_inst/ba_bb2_carry__6/O[3]
                         net (fo=1, routed)           0.728    13.206    graph_inst/ball_inst/ba_bb2[31]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.307    13.513 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_19/O
                         net (fo=2, routed)           0.566    14.079    graph_inst/ball_inst/red_OBUF[3]_inst_i_19_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I4_O)        0.124    14.203 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.433    14.636    graph_inst/ball_inst/red_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y18         LUT4 (Prop_lut4_I2_O)        0.124    14.760 r  graph_inst/ball_inst/green_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          1.299    16.059    graph_inst/ball_inst/collision_reg_0
    SLICE_X16Y14         LUT6 (Prop_lut6_I3_O)        0.124    16.183 r  graph_inst/ball_inst/day1[1]_i_1/O
                         net (fo=1, routed)           0.000    16.183    graph_inst/ball_inst/day1[1]_i_1_n_0
    SLICE_X16Y14         FDCE                                         r  graph_inst/ball_inst/day1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.572    38.092    graph_inst/ball_inst/clk_out1
    SLICE_X16Y14         FDCE                                         r  graph_inst/ball_inst/day1_reg[1]/C
                         clock pessimism              0.569    38.660    
                         clock uncertainty           -0.164    38.497    
    SLICE_X16Y14         FDCE (Setup_fdce_C_D)        0.077    38.574    graph_inst/ball_inst/day1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.574    
                         arrival time                         -16.183    
  -------------------------------------------------------------------
                         slack                                 22.390    

Slack (MET) :             22.653ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cby_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dby_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.878ns  (logic 10.015ns (59.339%)  route 6.863ns (40.661%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 38.094 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.749    -1.003    graph_inst/ball_inst/clk_out1
    SLICE_X22Y8          FDCE                                         r  graph_inst/ball_inst/cby_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.485 r  graph_inst/ball_inst/cby_reg[0]/Q
                         net (fo=9, routed)           1.078     0.593    graph_inst/ball_inst/vbx_new1_0[0]
    SLICE_X22Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.717 r  graph_inst/ball_inst/ba_bb4_carry_i_4/O
                         net (fo=1, routed)           0.000     0.717    graph_inst/ball_inst/ba_bb4_carry_i_4_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.230 r  graph_inst/ball_inst/ba_bb4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.230    graph_inst/ball_inst/ba_bb4_carry_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.347 r  graph_inst/ball_inst/ba_bb4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    graph_inst/ball_inst/ba_bb4_carry__0_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.586 r  graph_inst/ball_inst/ba_bb4_carry__1/O[2]
                         net (fo=58, routed)          0.901     2.487    graph_inst/ball_inst/ba_bb4_carry__1_n_5
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     6.700 r  graph_inst/ball_inst/ba_bb3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.702    graph_inst/ball_inst/ba_bb3__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.220 r  graph_inst/ball_inst/ba_bb3__1/P[2]
                         net (fo=2, routed)           1.023     9.243    graph_inst/ball_inst/ba_bb3__1_n_103
    SLICE_X20Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.367 r  graph_inst/ball_inst/ba_bb3_carry_i_1/O
                         net (fo=1, routed)           0.000     9.367    graph_inst/ball_inst/ba_bb3_carry_i_1_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.743 r  graph_inst/ball_inst/ba_bb3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.743    graph_inst/ball_inst/ba_bb3_carry_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.860 r  graph_inst/ball_inst/ba_bb3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.860    graph_inst/ball_inst/ba_bb3_carry__0_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.183 r  graph_inst/ball_inst/ba_bb3_carry__1/O[1]
                         net (fo=1, routed)           1.141    11.324    graph_inst/ball_inst/ba_bb3_carry__1_n_6
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.306    11.630 r  graph_inst/ball_inst/ba_bb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.630    graph_inst/ball_inst/ba_bb2_carry__5_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.163 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.163    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.478 f  graph_inst/ball_inst/ba_bb2_carry__6/O[3]
                         net (fo=1, routed)           0.728    13.206    graph_inst/ball_inst/ba_bb2[31]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.307    13.513 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_19/O
                         net (fo=2, routed)           0.566    14.079    graph_inst/ball_inst/red_OBUF[3]_inst_i_19_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I4_O)        0.124    14.203 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.433    14.636    graph_inst/ball_inst/red_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y18         LUT4 (Prop_lut4_I2_O)        0.124    14.760 r  graph_inst/ball_inst/green_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.991    15.751    graph_inst/ball_inst/collision_reg_0
    SLICE_X17Y11         LUT5 (Prop_lut5_I2_O)        0.124    15.875 r  graph_inst/ball_inst/dby[1]_i_1/O
                         net (fo=1, routed)           0.000    15.875    graph_inst/ball_inst/dby[1]_i_1_n_0
    SLICE_X17Y11         FDPE                                         r  graph_inst/ball_inst/dby_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.574    38.094    graph_inst/ball_inst/clk_out1
    SLICE_X17Y11         FDPE                                         r  graph_inst/ball_inst/dby_reg[1]/C
                         clock pessimism              0.569    38.662    
                         clock uncertainty           -0.164    38.499    
    SLICE_X17Y11         FDPE (Setup_fdpe_C_D)        0.029    38.528    graph_inst/ball_inst/dby_reg[1]
  -------------------------------------------------------------------
                         required time                         38.528    
                         arrival time                         -15.875    
  -------------------------------------------------------------------
                         slack                                 22.653    

Slack (MET) :             22.687ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cby_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dbx_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.892ns  (logic 10.015ns (59.290%)  route 6.877ns (40.710%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 38.094 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.749    -1.003    graph_inst/ball_inst/clk_out1
    SLICE_X22Y8          FDCE                                         r  graph_inst/ball_inst/cby_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.485 r  graph_inst/ball_inst/cby_reg[0]/Q
                         net (fo=9, routed)           1.078     0.593    graph_inst/ball_inst/vbx_new1_0[0]
    SLICE_X22Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.717 r  graph_inst/ball_inst/ba_bb4_carry_i_4/O
                         net (fo=1, routed)           0.000     0.717    graph_inst/ball_inst/ba_bb4_carry_i_4_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.230 r  graph_inst/ball_inst/ba_bb4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.230    graph_inst/ball_inst/ba_bb4_carry_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.347 r  graph_inst/ball_inst/ba_bb4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    graph_inst/ball_inst/ba_bb4_carry__0_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.586 r  graph_inst/ball_inst/ba_bb4_carry__1/O[2]
                         net (fo=58, routed)          0.901     2.487    graph_inst/ball_inst/ba_bb4_carry__1_n_5
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     6.700 r  graph_inst/ball_inst/ba_bb3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.702    graph_inst/ball_inst/ba_bb3__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.220 r  graph_inst/ball_inst/ba_bb3__1/P[2]
                         net (fo=2, routed)           1.023     9.243    graph_inst/ball_inst/ba_bb3__1_n_103
    SLICE_X20Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.367 r  graph_inst/ball_inst/ba_bb3_carry_i_1/O
                         net (fo=1, routed)           0.000     9.367    graph_inst/ball_inst/ba_bb3_carry_i_1_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.743 r  graph_inst/ball_inst/ba_bb3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.743    graph_inst/ball_inst/ba_bb3_carry_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.860 r  graph_inst/ball_inst/ba_bb3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.860    graph_inst/ball_inst/ba_bb3_carry__0_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.183 r  graph_inst/ball_inst/ba_bb3_carry__1/O[1]
                         net (fo=1, routed)           1.141    11.324    graph_inst/ball_inst/ba_bb3_carry__1_n_6
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.306    11.630 r  graph_inst/ball_inst/ba_bb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.630    graph_inst/ball_inst/ba_bb2_carry__5_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.163 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.163    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.478 f  graph_inst/ball_inst/ba_bb2_carry__6/O[3]
                         net (fo=1, routed)           0.728    13.206    graph_inst/ball_inst/ba_bb2[31]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.307    13.513 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_19/O
                         net (fo=2, routed)           0.566    14.079    graph_inst/ball_inst/red_OBUF[3]_inst_i_19_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I4_O)        0.124    14.203 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.433    14.636    graph_inst/ball_inst/red_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y18         LUT4 (Prop_lut4_I2_O)        0.124    14.760 r  graph_inst/ball_inst/green_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          1.005    15.765    graph_inst/ball_inst/collision_reg_0
    SLICE_X16Y11         LUT5 (Prop_lut5_I3_O)        0.124    15.889 r  graph_inst/ball_inst/dbx[1]_i_1/O
                         net (fo=1, routed)           0.000    15.889    graph_inst/ball_inst/dbx[1]_i_1_n_0
    SLICE_X16Y11         FDCE                                         r  graph_inst/ball_inst/dbx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.574    38.094    graph_inst/ball_inst/clk_out1
    SLICE_X16Y11         FDCE                                         r  graph_inst/ball_inst/dbx_reg[1]/C
                         clock pessimism              0.569    38.662    
                         clock uncertainty           -0.164    38.499    
    SLICE_X16Y11         FDCE (Setup_fdce_C_D)        0.077    38.576    graph_inst/ball_inst/dbx_reg[1]
  -------------------------------------------------------------------
                         required time                         38.576    
                         arrival time                         -15.889    
  -------------------------------------------------------------------
                         slack                                 22.687    

Slack (MET) :             22.715ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cby_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/day1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.816ns  (logic 10.015ns (59.557%)  route 6.801ns (40.443%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.092 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.749    -1.003    graph_inst/ball_inst/clk_out1
    SLICE_X22Y8          FDCE                                         r  graph_inst/ball_inst/cby_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.485 r  graph_inst/ball_inst/cby_reg[0]/Q
                         net (fo=9, routed)           1.078     0.593    graph_inst/ball_inst/vbx_new1_0[0]
    SLICE_X22Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.717 r  graph_inst/ball_inst/ba_bb4_carry_i_4/O
                         net (fo=1, routed)           0.000     0.717    graph_inst/ball_inst/ba_bb4_carry_i_4_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.230 r  graph_inst/ball_inst/ba_bb4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.230    graph_inst/ball_inst/ba_bb4_carry_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.347 r  graph_inst/ball_inst/ba_bb4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    graph_inst/ball_inst/ba_bb4_carry__0_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.586 r  graph_inst/ball_inst/ba_bb4_carry__1/O[2]
                         net (fo=58, routed)          0.901     2.487    graph_inst/ball_inst/ba_bb4_carry__1_n_5
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     6.700 r  graph_inst/ball_inst/ba_bb3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.702    graph_inst/ball_inst/ba_bb3__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.220 r  graph_inst/ball_inst/ba_bb3__1/P[2]
                         net (fo=2, routed)           1.023     9.243    graph_inst/ball_inst/ba_bb3__1_n_103
    SLICE_X20Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.367 r  graph_inst/ball_inst/ba_bb3_carry_i_1/O
                         net (fo=1, routed)           0.000     9.367    graph_inst/ball_inst/ba_bb3_carry_i_1_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.743 r  graph_inst/ball_inst/ba_bb3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.743    graph_inst/ball_inst/ba_bb3_carry_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.860 r  graph_inst/ball_inst/ba_bb3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.860    graph_inst/ball_inst/ba_bb3_carry__0_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.183 r  graph_inst/ball_inst/ba_bb3_carry__1/O[1]
                         net (fo=1, routed)           1.141    11.324    graph_inst/ball_inst/ba_bb3_carry__1_n_6
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.306    11.630 r  graph_inst/ball_inst/ba_bb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.630    graph_inst/ball_inst/ba_bb2_carry__5_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.163 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.163    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.478 f  graph_inst/ball_inst/ba_bb2_carry__6/O[3]
                         net (fo=1, routed)           0.728    13.206    graph_inst/ball_inst/ba_bb2[31]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.307    13.513 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_19/O
                         net (fo=2, routed)           0.566    14.079    graph_inst/ball_inst/red_OBUF[3]_inst_i_19_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I4_O)        0.124    14.203 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.433    14.636    graph_inst/ball_inst/red_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y18         LUT4 (Prop_lut4_I2_O)        0.124    14.760 r  graph_inst/ball_inst/green_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.929    15.689    graph_inst/ball_inst/collision_reg_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I2_O)        0.124    15.813 r  graph_inst/ball_inst/day1[0]_i_1/O
                         net (fo=1, routed)           0.000    15.813    graph_inst/ball_inst/day1[0]_i_1_n_0
    SLICE_X15Y14         FDCE                                         r  graph_inst/ball_inst/day1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.572    38.092    graph_inst/ball_inst/clk_out1
    SLICE_X15Y14         FDCE                                         r  graph_inst/ball_inst/day1_reg[0]/C
                         clock pessimism              0.569    38.660    
                         clock uncertainty           -0.164    38.497    
    SLICE_X15Y14         FDCE (Setup_fdce_C_D)        0.031    38.528    graph_inst/ball_inst/day1_reg[0]
  -------------------------------------------------------------------
                         required time                         38.528    
                         arrival time                         -15.813    
  -------------------------------------------------------------------
                         slack                                 22.715    

Slack (MET) :             22.768ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cby_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/collision_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.763ns  (logic 10.015ns (59.746%)  route 6.748ns (40.254%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.092 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.749    -1.003    graph_inst/ball_inst/clk_out1
    SLICE_X22Y8          FDCE                                         r  graph_inst/ball_inst/cby_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.485 r  graph_inst/ball_inst/cby_reg[0]/Q
                         net (fo=9, routed)           1.078     0.593    graph_inst/ball_inst/vbx_new1_0[0]
    SLICE_X22Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.717 r  graph_inst/ball_inst/ba_bb4_carry_i_4/O
                         net (fo=1, routed)           0.000     0.717    graph_inst/ball_inst/ba_bb4_carry_i_4_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.230 r  graph_inst/ball_inst/ba_bb4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.230    graph_inst/ball_inst/ba_bb4_carry_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.347 r  graph_inst/ball_inst/ba_bb4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    graph_inst/ball_inst/ba_bb4_carry__0_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.586 r  graph_inst/ball_inst/ba_bb4_carry__1/O[2]
                         net (fo=58, routed)          0.901     2.487    graph_inst/ball_inst/ba_bb4_carry__1_n_5
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     6.700 r  graph_inst/ball_inst/ba_bb3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.702    graph_inst/ball_inst/ba_bb3__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.220 r  graph_inst/ball_inst/ba_bb3__1/P[2]
                         net (fo=2, routed)           1.023     9.243    graph_inst/ball_inst/ba_bb3__1_n_103
    SLICE_X20Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.367 r  graph_inst/ball_inst/ba_bb3_carry_i_1/O
                         net (fo=1, routed)           0.000     9.367    graph_inst/ball_inst/ba_bb3_carry_i_1_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.743 r  graph_inst/ball_inst/ba_bb3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.743    graph_inst/ball_inst/ba_bb3_carry_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.860 r  graph_inst/ball_inst/ba_bb3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.860    graph_inst/ball_inst/ba_bb3_carry__0_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.183 r  graph_inst/ball_inst/ba_bb3_carry__1/O[1]
                         net (fo=1, routed)           1.141    11.324    graph_inst/ball_inst/ba_bb3_carry__1_n_6
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.306    11.630 r  graph_inst/ball_inst/ba_bb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.630    graph_inst/ball_inst/ba_bb2_carry__5_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.163 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.163    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.478 f  graph_inst/ball_inst/ba_bb2_carry__6/O[3]
                         net (fo=1, routed)           0.728    13.206    graph_inst/ball_inst/ba_bb2[31]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.307    13.513 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_19/O
                         net (fo=2, routed)           0.566    14.079    graph_inst/ball_inst/red_OBUF[3]_inst_i_19_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I4_O)        0.124    14.203 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.433    14.636    graph_inst/ball_inst/red_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y18         LUT4 (Prop_lut4_I2_O)        0.124    14.760 r  graph_inst/ball_inst/green_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.876    15.636    graph_inst/ball_inst/collision_reg_0
    SLICE_X15Y14         LUT5 (Prop_lut5_I1_O)        0.124    15.760 r  graph_inst/ball_inst/collision_i_1/O
                         net (fo=1, routed)           0.000    15.760    graph_inst/ball_inst/collision_i_1_n_0
    SLICE_X15Y14         FDCE                                         r  graph_inst/ball_inst/collision_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.572    38.092    graph_inst/ball_inst/clk_out1
    SLICE_X15Y14         FDCE                                         r  graph_inst/ball_inst/collision_reg/C
                         clock pessimism              0.569    38.660    
                         clock uncertainty           -0.164    38.497    
    SLICE_X15Y14         FDCE (Setup_fdce_C_D)        0.031    38.528    graph_inst/ball_inst/collision_reg
  -------------------------------------------------------------------
                         required time                         38.528    
                         arrival time                         -15.760    
  -------------------------------------------------------------------
                         slack                                 22.768    

Slack (MET) :             23.037ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/cby_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/dax1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.540ns  (logic 10.015ns (60.552%)  route 6.525ns (39.448%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 38.092 - 39.725 ) 
    Source Clock Delay      (SCD):    -1.003ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.749    -1.003    graph_inst/ball_inst/clk_out1
    SLICE_X22Y8          FDCE                                         r  graph_inst/ball_inst/cby_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDCE (Prop_fdce_C_Q)         0.518    -0.485 r  graph_inst/ball_inst/cby_reg[0]/Q
                         net (fo=9, routed)           1.078     0.593    graph_inst/ball_inst/vbx_new1_0[0]
    SLICE_X22Y13         LUT2 (Prop_lut2_I0_O)        0.124     0.717 r  graph_inst/ball_inst/ba_bb4_carry_i_4/O
                         net (fo=1, routed)           0.000     0.717    graph_inst/ball_inst/ba_bb4_carry_i_4_n_0
    SLICE_X22Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.230 r  graph_inst/ball_inst/ba_bb4_carry/CO[3]
                         net (fo=1, routed)           0.000     1.230    graph_inst/ball_inst/ba_bb4_carry_n_0
    SLICE_X22Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.347 r  graph_inst/ball_inst/ba_bb4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.347    graph_inst/ball_inst/ba_bb4_carry__0_n_0
    SLICE_X22Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.586 r  graph_inst/ball_inst/ba_bb4_carry__1/O[2]
                         net (fo=58, routed)          0.901     2.487    graph_inst/ball_inst/ba_bb4_carry__1_n_5
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213     6.700 r  graph_inst/ball_inst/ba_bb3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.702    graph_inst/ball_inst/ba_bb3__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518     8.220 r  graph_inst/ball_inst/ba_bb3__1/P[2]
                         net (fo=2, routed)           1.023     9.243    graph_inst/ball_inst/ba_bb3__1_n_103
    SLICE_X20Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.367 r  graph_inst/ball_inst/ba_bb3_carry_i_1/O
                         net (fo=1, routed)           0.000     9.367    graph_inst/ball_inst/ba_bb3_carry_i_1_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.743 r  graph_inst/ball_inst/ba_bb3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.743    graph_inst/ball_inst/ba_bb3_carry_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.860 r  graph_inst/ball_inst/ba_bb3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.860    graph_inst/ball_inst/ba_bb3_carry__0_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.183 r  graph_inst/ball_inst/ba_bb3_carry__1/O[1]
                         net (fo=1, routed)           1.141    11.324    graph_inst/ball_inst/ba_bb3_carry__1_n_6
    SLICE_X12Y21         LUT2 (Prop_lut2_I1_O)        0.306    11.630 r  graph_inst/ball_inst/ba_bb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    11.630    graph_inst/ball_inst/ba_bb2_carry__5_i_3_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.163 r  graph_inst/ball_inst/ba_bb2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.163    graph_inst/ball_inst/ba_bb2_carry__5_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.478 f  graph_inst/ball_inst/ba_bb2_carry__6/O[3]
                         net (fo=1, routed)           0.728    13.206    graph_inst/ball_inst/ba_bb2[31]
    SLICE_X13Y19         LUT4 (Prop_lut4_I1_O)        0.307    13.513 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_19/O
                         net (fo=2, routed)           0.566    14.079    graph_inst/ball_inst/red_OBUF[3]_inst_i_19_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I4_O)        0.124    14.203 f  graph_inst/ball_inst/red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.433    14.636    graph_inst/ball_inst/red_OBUF[3]_inst_i_8_n_0
    SLICE_X13Y18         LUT4 (Prop_lut4_I2_O)        0.124    14.760 r  graph_inst/ball_inst/green_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          0.653    15.413    graph_inst/ball_inst/collision_reg_0
    SLICE_X14Y14         LUT6 (Prop_lut6_I1_O)        0.124    15.537 r  graph_inst/ball_inst/dax1[1]_i_1/O
                         net (fo=1, routed)           0.000    15.537    graph_inst/ball_inst/dax1[1]_i_1_n_0
    SLICE_X14Y14         FDCE                                         r  graph_inst/ball_inst/dax1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.572    38.092    graph_inst/ball_inst/clk_out1
    SLICE_X14Y14         FDCE                                         r  graph_inst/ball_inst/dax1_reg[1]/C
                         clock pessimism              0.569    38.660    
                         clock uncertainty           -0.164    38.497    
    SLICE_X14Y14         FDCE (Setup_fdce_C_D)        0.077    38.574    graph_inst/ball_inst/dax1_reg[1]
  -------------------------------------------------------------------
                         required time                         38.574    
                         arrival time                         -15.537    
  -------------------------------------------------------------------
                         slack                                 23.037    

Slack (MET) :             26.905ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/vbx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/ratio_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.672ns  (logic 4.919ns (38.818%)  route 7.753ns (61.182%))
  Logic Levels:           14  (CARRY4=7 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 38.097 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.753    -0.999    graph_inst/ball_inst/clk_out1
    SLICE_X16Y4          FDCE                                         r  graph_inst/ball_inst/vbx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.481 r  graph_inst/ball_inst/vbx_reg[2]/Q
                         net (fo=36, routed)          1.860     1.380    graph_inst/ball_inst/vbx_reg_n_0_[2]
    SLICE_X15Y7          LUT5 (Prop_lut5_I4_O)        0.124     1.504 f  graph_inst/ball_inst/ratio1__70_carry__0_i_3/O
                         net (fo=13, routed)          1.105     2.609    graph_inst/ball_inst/ratio1__70_carry__0_i_3_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I5_O)        0.124     2.733 r  graph_inst/ball_inst/i___4_carry__0_i_1/O
                         net (fo=3, routed)           0.506     3.239    graph_inst/ball_inst/i___4_carry__0_i_1_n_0
    SLICE_X13Y3          LUT3 (Prop_lut3_I0_O)        0.124     3.363 r  graph_inst/ball_inst/i___4_carry_i_9/O
                         net (fo=1, routed)           0.000     3.363    graph_inst/ball_inst/i___4_carry_i_9_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.895 r  graph_inst/ball_inst/ratio1_inferred__0/i___4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.895    graph_inst/ball_inst/ratio1_inferred__0/i___4_carry_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.052 r  graph_inst/ball_inst/ratio1_inferred__0/i___4_carry__0/CO[1]
                         net (fo=10, routed)          0.869     4.921    graph_inst/ball_inst/ratio1_inferred__0/i___4_carry__0_n_2
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.329     5.250 r  graph_inst/ball_inst/i___70_carry_i_18/O
                         net (fo=1, routed)           0.000     5.250    graph_inst/ball_inst/i___70_carry_i_18_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.800 r  graph_inst/ball_inst/i___70_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.800    graph_inst/ball_inst/i___70_carry_i_7_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.028 r  graph_inst/ball_inst/ratio_reg[2]_i_2/CO[2]
                         net (fo=11, routed)          1.042     7.070    graph_inst/ball_inst/ratio_reg[2]_i_2_n_1
    SLICE_X16Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.854 r  graph_inst/ball_inst/i___70_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.854    graph_inst/ball_inst/i___70_carry_i_2_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.083 r  graph_inst/ball_inst/i___70_carry_i_1/CO[2]
                         net (fo=12, routed)          1.076     9.159    graph_inst/ball_inst/i___70_carry_i_1_n_1
    SLICE_X17Y6          LUT3 (Prop_lut3_I1_O)        0.310     9.469 r  graph_inst/ball_inst/i___70_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.469    graph_inst/ball_inst/i___70_carry__0_i_2_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.926 f  graph_inst/ball_inst/ratio1_inferred__0/i___70_carry__0/CO[1]
                         net (fo=5, routed)           0.624    10.551    graph_inst/ball_inst/ratio1_inferred__0/i___70_carry__0_n_2
    SLICE_X14Y4          LUT5 (Prop_lut5_I3_O)        0.329    10.880 r  graph_inst/ball_inst/ratio[3]_i_2/O
                         net (fo=1, routed)           0.669    11.549    graph_inst/ball_inst/ratio[3]_i_2_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.673 r  graph_inst/ball_inst/ratio[3]_i_1/O
                         net (fo=1, routed)           0.000    11.673    graph_inst/ball_inst/ratio[3]_i_1_n_0
    SLICE_X14Y4          FDRE                                         r  graph_inst/ball_inst/ratio_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.577    38.097    graph_inst/ball_inst/clk_out1
    SLICE_X14Y4          FDRE                                         r  graph_inst/ball_inst/ratio_reg[3]/C
                         clock pessimism              0.569    38.665    
                         clock uncertainty           -0.164    38.502    
    SLICE_X14Y4          FDRE (Setup_fdre_C_D)        0.077    38.579    graph_inst/ball_inst/ratio_reg[3]
  -------------------------------------------------------------------
                         required time                         38.579    
                         arrival time                         -11.673    
  -------------------------------------------------------------------
                         slack                                 26.905    

Slack (MET) :             27.186ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/vbx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/ratio_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.395ns  (logic 4.919ns (39.684%)  route 7.476ns (60.316%))
  Logic Levels:           14  (CARRY4=7 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 38.097 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.753    -0.999    graph_inst/ball_inst/clk_out1
    SLICE_X16Y4          FDCE                                         r  graph_inst/ball_inst/vbx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y4          FDCE (Prop_fdce_C_Q)         0.518    -0.481 r  graph_inst/ball_inst/vbx_reg[2]/Q
                         net (fo=36, routed)          1.860     1.380    graph_inst/ball_inst/vbx_reg_n_0_[2]
    SLICE_X15Y7          LUT5 (Prop_lut5_I4_O)        0.124     1.504 f  graph_inst/ball_inst/ratio1__70_carry__0_i_3/O
                         net (fo=13, routed)          1.105     2.609    graph_inst/ball_inst/ratio1__70_carry__0_i_3_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I5_O)        0.124     2.733 r  graph_inst/ball_inst/i___4_carry__0_i_1/O
                         net (fo=3, routed)           0.506     3.239    graph_inst/ball_inst/i___4_carry__0_i_1_n_0
    SLICE_X13Y3          LUT3 (Prop_lut3_I0_O)        0.124     3.363 r  graph_inst/ball_inst/i___4_carry_i_9/O
                         net (fo=1, routed)           0.000     3.363    graph_inst/ball_inst/i___4_carry_i_9_n_0
    SLICE_X13Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.895 r  graph_inst/ball_inst/ratio1_inferred__0/i___4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.895    graph_inst/ball_inst/ratio1_inferred__0/i___4_carry_n_0
    SLICE_X13Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.052 r  graph_inst/ball_inst/ratio1_inferred__0/i___4_carry__0/CO[1]
                         net (fo=10, routed)          0.869     4.921    graph_inst/ball_inst/ratio1_inferred__0/i___4_carry__0_n_2
    SLICE_X15Y3          LUT6 (Prop_lut6_I0_O)        0.329     5.250 r  graph_inst/ball_inst/i___70_carry_i_18/O
                         net (fo=1, routed)           0.000     5.250    graph_inst/ball_inst/i___70_carry_i_18_n_0
    SLICE_X15Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.800 r  graph_inst/ball_inst/i___70_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.800    graph_inst/ball_inst/i___70_carry_i_7_n_0
    SLICE_X15Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.028 r  graph_inst/ball_inst/ratio_reg[2]_i_2/CO[2]
                         net (fo=11, routed)          1.042     7.070    graph_inst/ball_inst/ratio_reg[2]_i_2_n_1
    SLICE_X16Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     7.854 r  graph_inst/ball_inst/i___70_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.854    graph_inst/ball_inst/i___70_carry_i_2_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.083 r  graph_inst/ball_inst/i___70_carry_i_1/CO[2]
                         net (fo=12, routed)          1.076     9.159    graph_inst/ball_inst/i___70_carry_i_1_n_1
    SLICE_X17Y6          LUT3 (Prop_lut3_I1_O)        0.310     9.469 r  graph_inst/ball_inst/i___70_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.469    graph_inst/ball_inst/i___70_carry__0_i_2_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.926 r  graph_inst/ball_inst/ratio1_inferred__0/i___70_carry__0/CO[1]
                         net (fo=5, routed)           0.855    10.782    graph_inst/ball_inst/ratio1_inferred__0/i___70_carry__0_n_2
    SLICE_X14Y4          LUT6 (Prop_lut6_I2_O)        0.329    11.111 r  graph_inst/ball_inst/ratio[4]_i_3/O
                         net (fo=1, routed)           0.162    11.273    graph_inst/ball_inst/ratio[4]_i_3_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I1_O)        0.124    11.397 r  graph_inst/ball_inst/ratio[4]_i_2/O
                         net (fo=1, routed)           0.000    11.397    graph_inst/ball_inst/ratio[4]_i_2_n_0
    SLICE_X14Y4          FDRE                                         r  graph_inst/ball_inst/ratio_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.577    38.097    graph_inst/ball_inst/clk_out1
    SLICE_X14Y4          FDRE                                         r  graph_inst/ball_inst/ratio_reg[4]/C
                         clock pessimism              0.569    38.665    
                         clock uncertainty           -0.164    38.502    
    SLICE_X14Y4          FDRE (Setup_fdre_C_D)        0.081    38.583    graph_inst/ball_inst/ratio_reg[4]
  -------------------------------------------------------------------
                         required time                         38.583    
                         arrival time                         -11.397    
  -------------------------------------------------------------------
                         slack                                 27.186    

Slack (MET) :             27.256ns  (required time - arrival time)
  Source:                 graph_inst/ball_inst/vby_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/ratio_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.275ns  (logic 4.740ns (38.614%)  route 7.535ns (61.386%))
  Logic Levels:           14  (CARRY4=7 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 38.097 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.753    -0.999    graph_inst/ball_inst/clk_out1
    SLICE_X17Y4          FDCE                                         r  graph_inst/ball_inst/vby_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.543 r  graph_inst/ball_inst/vby_reg[4]/Q
                         net (fo=40, routed)          1.839     1.297    graph_inst/ball_inst/vby_reg_n_0_[4]
    SLICE_X18Y5          LUT5 (Prop_lut5_I4_O)        0.124     1.421 r  graph_inst/ball_inst/ratio1__4_carry_i_10/O
                         net (fo=13, routed)          0.947     2.368    graph_inst/ball_inst/ratio1__4_carry_i_10_n_0
    SLICE_X12Y3          LUT6 (Prop_lut6_I5_O)        0.124     2.492 r  graph_inst/ball_inst/ratio1__4_carry_i_1/O
                         net (fo=1, routed)           0.625     3.117    graph_inst/ball_inst/ratio1__4_carry_i_1_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.712 r  graph_inst/ball_inst/ratio1__4_carry/CO[3]
                         net (fo=1, routed)           0.000     3.712    graph_inst/ball_inst/ratio1__4_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.869 r  graph_inst/ball_inst/ratio1__4_carry__0/CO[1]
                         net (fo=10, routed)          0.893     4.762    graph_inst/ball_inst/ratio1__4_carry__0_n_2
    SLICE_X12Y7          LUT3 (Prop_lut3_I1_O)        0.332     5.094 r  graph_inst/ball_inst/ratio1__70_carry_i_18/O
                         net (fo=1, routed)           0.000     5.094    graph_inst/ball_inst/ratio1__70_carry_i_18_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.668 r  graph_inst/ball_inst/ratio1__70_carry_i_7/CO[2]
                         net (fo=11, routed)          0.882     6.550    graph_inst/ball_inst/ratio1__70_carry_i_7_n_1
    SLICE_X13Y6          LUT6 (Prop_lut6_I4_O)        0.310     6.860 r  graph_inst/ball_inst/ratio1__70_carry_i_13/O
                         net (fo=1, routed)           0.000     6.860    graph_inst/ball_inst/ratio1__70_carry_i_13_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.261 r  graph_inst/ball_inst/ratio1__70_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.261    graph_inst/ball_inst/ratio1__70_carry_i_2_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.489 r  graph_inst/ball_inst/ratio1__70_carry_i_1/CO[2]
                         net (fo=12, routed)          0.707     8.196    graph_inst/ball_inst/ratio1__70_carry_i_1_n_1
    SLICE_X14Y6          LUT3 (Prop_lut3_I0_O)        0.313     8.509 r  graph_inst/ball_inst/ratio1__70_carry_i_6/O
                         net (fo=1, routed)           0.000     8.509    graph_inst/ball_inst/ratio1__70_carry_i_6_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.022 r  graph_inst/ball_inst/ratio1__70_carry/CO[3]
                         net (fo=1, routed)           0.000     9.022    graph_inst/ball_inst/ratio1__70_carry_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.179 r  graph_inst/ball_inst/ratio1__70_carry__0/CO[1]
                         net (fo=5, routed)           0.976    10.155    graph_inst/ball_inst/ratio1__70_carry__0_n_2
    SLICE_X15Y5          LUT5 (Prop_lut5_I1_O)        0.332    10.487 r  graph_inst/ball_inst/ratio[1]_i_2/O
                         net (fo=1, routed)           0.665    11.153    graph_inst/ball_inst/ratio[1]_i_2_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I5_O)        0.124    11.277 r  graph_inst/ball_inst/ratio[1]_i_1/O
                         net (fo=1, routed)           0.000    11.277    graph_inst/ball_inst/ratio[1]_i_1_n_0
    SLICE_X15Y5          FDRE                                         r  graph_inst/ball_inst/ratio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         1.577    38.097    graph_inst/ball_inst/clk_out1
    SLICE_X15Y5          FDRE                                         r  graph_inst/ball_inst/ratio_reg[1]/C
                         clock pessimism              0.569    38.665    
                         clock uncertainty           -0.164    38.502    
    SLICE_X15Y5          FDRE (Setup_fdre_C_D)        0.031    38.533    graph_inst/ball_inst/ratio_reg[1]
  -------------------------------------------------------------------
                         required time                         38.533    
                         arrival time                         -11.277    
  -------------------------------------------------------------------
                         slack                                 27.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/cnt2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.580    -0.430    graph_inst/ball_inst/clk_out1
    SLICE_X17Y25         FDRE                                         r  graph_inst/ball_inst/cnt2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.289 r  graph_inst/ball_inst/cnt2_reg[5]/Q
                         net (fo=3, routed)           0.076    -0.212    graph_inst/ball_inst/cnt2_reg__0[5]
    SLICE_X16Y25         LUT3 (Prop_lut3_I2_O)        0.045    -0.167 r  graph_inst/ball_inst/cnt2[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.167    graph_inst/ball_inst/p_0_in__1[6]
    SLICE_X16Y25         FDRE                                         r  graph_inst/ball_inst/cnt2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.847    -0.529    graph_inst/ball_inst/clk_out1
    SLICE_X16Y25         FDRE                                         r  graph_inst/ball_inst/cnt2_reg[6]/C
                         clock pessimism              0.112    -0.417    
    SLICE_X16Y25         FDRE (Hold_fdre_C_D)         0.121    -0.296    graph_inst/ball_inst/cnt2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/cnt1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/cnt1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.584    -0.426    graph_inst/ball_inst/clk_out1
    SLICE_X15Y27         FDRE                                         r  graph_inst/ball_inst/cnt1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.285 r  graph_inst/ball_inst/cnt1_reg[5]/Q
                         net (fo=3, routed)           0.078    -0.206    graph_inst/ball_inst/cnt1_reg__0[5]
    SLICE_X14Y27         LUT5 (Prop_lut5_I1_O)        0.045    -0.161 r  graph_inst/ball_inst/cnt1[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    graph_inst/ball_inst/cnt1[6]_i_1_n_0
    SLICE_X14Y27         FDRE                                         r  graph_inst/ball_inst/cnt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.850    -0.526    graph_inst/ball_inst/clk_out1
    SLICE_X14Y27         FDRE                                         r  graph_inst/ball_inst/cnt1_reg[6]/C
                         clock pessimism              0.113    -0.413    
    SLICE_X14Y27         FDRE (Hold_fdre_C_D)         0.120    -0.293    graph_inst/ball_inst/cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 keypad_inst/pressed_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/keypad_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.615    -0.395    keypad_inst/CLK
    SLICE_X5Y19          FDCE                                         r  keypad_inst/pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.254 r  keypad_inst/pressed_reg/Q
                         net (fo=7, routed)           0.122    -0.132    keypad_inst/pressed
    SLICE_X4Y19          LUT2 (Prop_lut2_I0_O)        0.048    -0.084 r  keypad_inst/keypad_out[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.084    keypad_inst/keypad_out[4]_i_2_n_0
    SLICE_X4Y19          FDCE                                         r  keypad_inst/keypad_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.882    -0.494    keypad_inst/CLK
    SLICE_X4Y19          FDCE                                         r  keypad_inst/keypad_out_reg[4]/C
                         clock pessimism              0.112    -0.382    
    SLICE_X4Y19          FDCE (Hold_fdce_C_D)         0.131    -0.251    keypad_inst/keypad_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 keypad_inst/pressed_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/keypad_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.494ns
    Source Clock Delay      (SCD):    -0.395ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.615    -0.395    keypad_inst/CLK
    SLICE_X5Y19          FDCE                                         r  keypad_inst/pressed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.254 r  keypad_inst/pressed_reg/Q
                         net (fo=7, routed)           0.122    -0.132    keypad_inst/pressed
    SLICE_X4Y19          LUT5 (Prop_lut5_I0_O)        0.045    -0.087 r  keypad_inst/keypad_out[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    keypad_inst/keypad_out[3]_i_1_n_0
    SLICE_X4Y19          FDCE                                         r  keypad_inst/keypad_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.882    -0.494    keypad_inst/CLK
    SLICE_X4Y19          FDCE                                         r  keypad_inst/keypad_out_reg[3]/C
                         clock pessimism              0.112    -0.382    
    SLICE_X4Y19          FDCE (Hold_fdce_C_D)         0.120    -0.262    keypad_inst/keypad_out_reg[3]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/hit_angle_t_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/hit_angle_t_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.583    -0.427    graph_inst/ball_inst/clk_out1
    SLICE_X19Y27         FDRE                                         r  graph_inst/ball_inst/hit_angle_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.286 r  graph_inst/ball_inst/hit_angle_t_reg[7]/Q
                         net (fo=7, routed)           0.126    -0.159    graph_inst/ball_inst/hit_angle_t_reg_n_0_[7]
    SLICE_X18Y27         LUT6 (Prop_lut6_I2_O)        0.045    -0.114 r  graph_inst/ball_inst/hit_angle_t[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.114    graph_inst/ball_inst/hit_angle_t[8]_i_2_n_0
    SLICE_X18Y27         FDRE                                         r  graph_inst/ball_inst/hit_angle_t_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.850    -0.526    graph_inst/ball_inst/clk_out1
    SLICE_X18Y27         FDRE                                         r  graph_inst/ball_inst/hit_angle_t_reg[8]/C
                         clock pessimism              0.112    -0.414    
    SLICE_X18Y27         FDRE (Hold_fdre_C_D)         0.121    -0.293    graph_inst/ball_inst/hit_angle_t_reg[8]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sync_inst/c_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.329%)  route 0.128ns (40.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.521ns
    Source Clock Delay      (SCD):    -0.423ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.587    -0.423    sync_inst/clk_out1
    SLICE_X27Y11         FDRE                                         r  sync_inst/c_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.282 f  sync_inst/c_h_reg[8]/Q
                         net (fo=46, routed)          0.128    -0.154    sync_inst/c_h_reg_n_0_[8]
    SLICE_X26Y11         LUT6 (Prop_lut6_I4_O)        0.045    -0.109 r  sync_inst/c_h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    sync_inst/c_h[5]
    SLICE_X26Y11         FDRE                                         r  sync_inst/c_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.855    -0.521    sync_inst/clk_out1
    SLICE_X26Y11         FDRE                                         r  sync_inst/c_h_reg[5]/C
                         clock pessimism              0.111    -0.410    
    SLICE_X26Y11         FDRE (Hold_fdre_C_D)         0.121    -0.289    sync_inst/c_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.973%)  route 0.085ns (29.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.525ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.584    -0.426    sync_inst/clk_out1
    SLICE_X30Y13         FDRE                                         r  sync_inst/c_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.262 r  sync_inst/c_v_reg[7]/Q
                         net (fo=28, routed)          0.085    -0.176    sync_inst/c_v_reg_n_0_[7]
    SLICE_X31Y13         LUT6 (Prop_lut6_I4_O)        0.045    -0.131 r  sync_inst/c_v[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.131    sync_inst/c_v[9]_i_2_n_0
    SLICE_X31Y13         FDRE                                         r  sync_inst/c_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.851    -0.525    sync_inst/clk_out1
    SLICE_X31Y13         FDRE                                         r  sync_inst/c_v_reg[9]/C
                         clock pessimism              0.112    -0.413    
    SLICE_X31Y13         FDRE (Hold_fdre_C_D)         0.092    -0.321    sync_inst/c_v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 graph_inst/ball_inst/hit_force_t_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_inst/hit_force_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.320%)  route 0.121ns (36.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.524ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.583    -0.427    graph_inst/ball_inst/clk_out1
    SLICE_X16Y28         FDRE                                         r  graph_inst/ball_inst/hit_force_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.263 r  graph_inst/ball_inst/hit_force_t_reg[3]/Q
                         net (fo=5, routed)           0.121    -0.142    graph_inst/ball_inst/hit_force_t_reg[3]
    SLICE_X16Y29         LUT6 (Prop_lut6_I0_O)        0.045    -0.097 r  graph_inst/ball_inst/hit_force[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    graph_inst/ball_inst/p_0_in__0[3]
    SLICE_X16Y29         FDCE                                         r  graph_inst/ball_inst/hit_force_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.852    -0.524    graph_inst/ball_inst/clk_out1
    SLICE_X16Y29         FDCE                                         r  graph_inst/ball_inst/hit_force_reg[3]/C
                         clock pessimism              0.112    -0.412    
    SLICE_X16Y29         FDCE (Hold_fdce_C_D)         0.121    -0.291    graph_inst/ball_inst/hit_force_reg[3]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[4][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.202%)  route 0.133ns (44.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.582    -0.428    debounce_inst/clk_out1
    SLICE_X8Y26          FDCE                                         r  debounce_inst/btn_in_d_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164    -0.264 r  debounce_inst/btn_in_d_reg[3][1]/Q
                         net (fo=6, routed)           0.133    -0.131    debounce_inst/Q[0]
    SLICE_X11Y26         FDCE                                         r  debounce_inst/btn_in_d_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.848    -0.528    debounce_inst/clk_out1
    SLICE_X11Y26         FDCE                                         r  debounce_inst/btn_in_d_reg[4][1]/C
                         clock pessimism              0.133    -0.395    
    SLICE_X11Y26         FDCE (Hold_fdce_C_D)         0.070    -0.325    debounce_inst/btn_in_d_reg[4][1]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 debounce_inst/btn_in_d_reg[3][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            debounce_inst/btn_in_d_reg[4][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.037%)  route 0.134ns (44.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    -0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.584    -0.426    debounce_inst/clk_out1
    SLICE_X8Y27          FDCE                                         r  debounce_inst/btn_in_d_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164    -0.262 r  debounce_inst/btn_in_d_reg[3][4]/Q
                         net (fo=6, routed)           0.134    -0.128    debounce_inst/key[4]
    SLICE_X11Y26         FDCE                                         r  debounce_inst/btn_in_d_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=247, routed)         0.848    -0.528    debounce_inst/clk_out1
    SLICE_X11Y26         FDCE                                         r  debounce_inst/btn_in_d_reg[4][4]/C
                         clock pessimism              0.133    -0.395    
    SLICE_X11Y26         FDCE (Hold_fdce_C_D)         0.072    -0.323    debounce_inst/btn_in_d_reg[4][4]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X18Y2      graph_inst/ball_inst/vby_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y26      debounce_inst/btn_in_d_reg[1][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y26      debounce_inst/btn_in_d_reg[1][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X7Y26      debounce_inst/btn_in_d_reg[1][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y26      debounce_inst/btn_in_d_reg[1][3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X4Y23      debounce_inst/btn_in_d_reg[1][4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y26      debounce_inst/btn_in_d_reg[2][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X6Y26      debounce_inst/btn_in_d_reg[2][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X8Y26      debounce_inst/btn_in_d_reg[3][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X8Y26      debounce_inst/btn_in_d_reg[3][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X8Y26      debounce_inst/btn_in_d_reg[3][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X10Y26     debounce_inst/btn_in_d_reg[4][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X11Y26     debounce_inst/btn_in_d_reg[4][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X11Y26     debounce_inst/btn_in_d_reg[4][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X11Y26     debounce_inst/btn_in_d_reg[4][3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X11Y26     debounce_inst/btn_in_d_reg[4][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X16Y25     graph_inst/ball_inst/cnt2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X16Y25     graph_inst/ball_inst/cnt2_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X18Y2      graph_inst/ball_inst/vby_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y26      debounce_inst/btn_in_d_reg[1][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y26      debounce_inst/btn_in_d_reg[1][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X7Y26      debounce_inst/btn_in_d_reg[1][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y26      debounce_inst/btn_in_d_reg[1][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y23      debounce_inst/btn_in_d_reg[1][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y26      debounce_inst/btn_in_d_reg[2][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y26      debounce_inst/btn_in_d_reg[2][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y26      debounce_inst/btn_in_d_reg[2][2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X6Y27      debounce_inst/btn_in_d_reg[2][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



