
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.60

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_SDFFE_PN0P_/CK (DFF_X2)
     4    9.49    0.02    0.08    0.08 ^ counter_reg[0]$_SDFFE_PN0P_/QN (DFF_X2)
                                         _37_ (net)
                  0.02    0.00    0.08 ^ _56_/B2 (OAI21_X1)
     1    1.74    0.01    0.02    0.10 v _56_/ZN (OAI21_X1)
                                         _18_ (net)
                  0.01    0.00    0.10 v _57_/A (INV_X1)
     1    1.31    0.01    0.01    0.11 ^ _57_/ZN (INV_X1)
                                         _00_ (net)
                  0.01    0.00    0.11 ^ counter_reg[0]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[0]$_SDFFE_PN0P_/CK (DFF_X2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: up_down (input port clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    4.80    0.00    0.00    0.20 ^ up_down (in)
                                         up_down (net)
                  0.00    0.00    0.20 ^ _50_/A (BUF_X4)
     4   10.95    0.01    0.02    0.22 ^ _50_/Z (BUF_X4)
                                         _12_ (net)
                  0.01    0.00    0.22 ^ _51_/A (INV_X2)
     3    6.85    0.01    0.01    0.23 v _51_/ZN (INV_X2)
                                         _13_ (net)
                  0.01    0.00    0.23 v _52_/A4 (NOR4_X2)
     2    4.24    0.05    0.08    0.31 ^ _52_/ZN (NOR4_X2)
                                         _14_ (net)
                  0.05    0.00    0.31 ^ _53_/B1 (AOI21_X1)
     1    1.58    0.01    0.02    0.33 v _53_/ZN (AOI21_X1)
                                         _15_ (net)
                  0.01    0.00    0.33 v _56_/A (OAI21_X1)
     1    1.89    0.02    0.02    0.36 ^ _56_/ZN (OAI21_X1)
                                         _18_ (net)
                  0.02    0.00    0.36 ^ _57_/A (INV_X1)
     1    1.24    0.01    0.01    0.36 v _57_/ZN (INV_X1)
                                         _00_ (net)
                  0.01    0.00    0.36 v counter_reg[0]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.36   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[0]$_SDFFE_PN0P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: up_down (input port clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    4.80    0.00    0.00    0.20 ^ up_down (in)
                                         up_down (net)
                  0.00    0.00    0.20 ^ _50_/A (BUF_X4)
     4   10.95    0.01    0.02    0.22 ^ _50_/Z (BUF_X4)
                                         _12_ (net)
                  0.01    0.00    0.22 ^ _51_/A (INV_X2)
     3    6.85    0.01    0.01    0.23 v _51_/ZN (INV_X2)
                                         _13_ (net)
                  0.01    0.00    0.23 v _52_/A4 (NOR4_X2)
     2    4.24    0.05    0.08    0.31 ^ _52_/ZN (NOR4_X2)
                                         _14_ (net)
                  0.05    0.00    0.31 ^ _53_/B1 (AOI21_X1)
     1    1.58    0.01    0.02    0.33 v _53_/ZN (AOI21_X1)
                                         _15_ (net)
                  0.01    0.00    0.33 v _56_/A (OAI21_X1)
     1    1.89    0.02    0.02    0.36 ^ _56_/ZN (OAI21_X1)
                                         _18_ (net)
                  0.02    0.00    0.36 ^ _57_/A (INV_X1)
     1    1.24    0.01    0.01    0.36 v _57_/ZN (INV_X1)
                                         _00_ (net)
                  0.01    0.00    0.36 v counter_reg[0]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.36   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter_reg[0]$_SDFFE_PN0P_/CK (DFF_X2)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.15243791043758392

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7678

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
8.727484703063965

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8335

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[1]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ counter_reg[1]$_SDFFE_PN0P_/Q (DFF_X2)
   0.04    0.16 ^ _78_/CO (HA_X1)
   0.01    0.17 v _49_/ZN (INV_X1)
   0.08    0.25 ^ _52_/ZN (NOR4_X2)
   0.02    0.27 v _53_/ZN (AOI21_X1)
   0.02    0.29 ^ _56_/ZN (OAI21_X1)
   0.01    0.30 v _57_/ZN (INV_X1)
   0.00    0.30 v counter_reg[0]$_SDFFE_PN0P_/D (DFF_X2)
           0.30   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ counter_reg[0]$_SDFFE_PN0P_/CK (DFF_X2)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.30   data arrival time
---------------------------------------------------------
           0.66   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.08    0.08 ^ counter_reg[0]$_SDFFE_PN0P_/QN (DFF_X2)
   0.02    0.10 v _56_/ZN (OAI21_X1)
   0.01    0.11 ^ _57_/ZN (INV_X1)
   0.00    0.11 ^ counter_reg[0]$_SDFFE_PN0P_/D (DFF_X2)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter_reg[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.3637

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.5952

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
163.651361

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.62e-05   5.63e-06   4.62e-07   4.22e-05  51.6%
Combinational          2.38e-05   1.45e-05   1.29e-06   3.96e-05  48.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.99e-05   2.01e-05   1.76e-06   8.18e-05 100.0%
                          73.2%      24.6%       2.1%
