Analysis & Synthesis report for ov5640_sdram_hdmi
Wed Jan 05 14:09:19 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |ov5640_sdram_hdmi|camera_init:camera_init|state
 10. State Machine - |ov5640_sdram_hdmi|camera_init:camera_init|i2c_control:i2c_control|state
 11. State Machine - |ov5640_sdram_hdmi|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 20. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated
 21. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p
 22. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p
 23. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram
 24. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg
 25. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp
 26. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp
 27. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 28. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14
 29. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:wrfull_reg
 30. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:ws_brp
 31. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:ws_bwp
 32. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 33. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17
 34. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 35. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated
 36. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p
 37. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p
 38. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram
 39. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg
 40. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp
 41. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp
 42. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 43. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14
 44. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:wrfull_reg
 45. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:ws_brp
 46. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:ws_bwp
 47. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 48. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17
 49. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 50. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated
 51. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p
 52. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p
 53. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram
 54. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_8d9:rdfull_reg
 55. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:rs_brp
 56. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:rs_bwp
 57. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 58. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6
 59. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_8d9:wrfull_reg
 60. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp
 61. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp
 62. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 63. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9
 64. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 65. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated
 66. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p
 67. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p
 68. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram
 69. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_8d9:rdfull_reg
 70. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:rs_brp
 71. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:rs_bwp
 72. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 73. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6
 74. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_8d9:wrfull_reg
 75. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp
 76. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp
 77. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 78. Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9
 79. Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0
 80. Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated
 81. Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1
 82. Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated
 83. Source assignments for camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated
 84. Parameter Settings for User Entity Instance: Top-level Entity: |ov5640_sdram_hdmi
 85. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 86. Parameter Settings for User Entity Instance: pll_hdmi:pll_hdmi_inst|altpll:altpll_component
 87. Parameter Settings for User Entity Instance: camera_init:camera_init
 88. Parameter Settings for User Entity Instance: camera_init:camera_init|ov5640_init_table_rgb:camera_init_table
 89. Parameter Settings for User Entity Instance: camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift
 90. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port
 91. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1
 92. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|command:command1
 93. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1
 94. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 95. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 96. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 97. Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 98. Parameter Settings for User Entity Instance: disp_driver:disp_driver
 99. Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|encode:encb
100. Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|encode:encg
101. Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|encode:encr
102. Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0
103. Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1
104. Parameter Settings for Inferred Entity Instance: camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0
105. altpll Parameter Settings by Entity Instance
106. dcfifo Parameter Settings by Entity Instance
107. altsyncram Parameter Settings by Entity Instance
108. Port Connectivity Checks: "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst"
109. Port Connectivity Checks: "dvi_encoder:u_dvi_encoder|encode:encr"
110. Port Connectivity Checks: "dvi_encoder:u_dvi_encoder|encode:encg"
111. Port Connectivity Checks: "disp_driver:disp_driver"
112. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2"
113. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1"
114. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2"
115. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1"
116. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1"
117. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"
118. Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port"
119. Port Connectivity Checks: "DVP_Capture:DVP_Capture"
120. Port Connectivity Checks: "camera_init:camera_init|i2c_control:i2c_control"
121. Post-Synthesis Netlist Statistics for Top Partition
122. Elapsed Time Per Partition
123. Analysis & Synthesis Messages
124. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 05 14:09:19 2022       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; ov5640_sdram_hdmi                           ;
; Top-level Entity Name              ; ov5640_sdram_hdmi                           ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,403                                       ;
;     Total combinational functions  ; 1,152                                       ;
;     Dedicated logic registers      ; 865                                         ;
; Total registers                    ; 881                                         ;
; Total pins                         ; 65                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 30,720                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; ov5640_sdram_hdmi  ; ov5640_sdram_hdmi  ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                 ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                              ; Library ;
+------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rtl/DVP_Capture.v                                                ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/DVP_Capture.v                                                ;         ;
; rtl/camera_init/ov5640_init_table_rgb.v                          ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/ov5640_init_table_rgb.v                          ;         ;
; rtl/camera_init/i2c_control.v                                    ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/i2c_control.v                                    ;         ;
; rtl/camera_init/i2c_bit_shift.v                                  ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/i2c_bit_shift.v                                  ;         ;
; rtl/camera_init/camera_init.v                                    ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/camera_init.v                                    ;         ;
; ip/pll_hdmi.v                                                    ; yes             ; User Wizard-Generated File                            ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/ip/pll_hdmi.v                                                    ;         ;
; ip/pll.v                                                         ; yes             ; User Wizard-Generated File                            ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/ip/pll.v                                                         ;         ;
; rtl/dvi_encoder.v                                                ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v                                                ;         ;
; rtl/vga/disp_parameter_cfg.v                                     ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/vga/disp_parameter_cfg.v                                     ;         ;
; rtl/vga/disp_driver.v                                            ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/vga/disp_driver.v                                            ;         ;
; rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v                          ; yes             ; User Wizard-Generated File                            ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v                          ;         ;
; rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v                          ; yes             ; User Wizard-Generated File                            ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v                          ;         ;
; rtl/Sdram_Control_4Port/Sdram_Params.h                           ; yes             ; User File                                             ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Params.h                           ;         ;
; rtl/Sdram_Control_4Port/Sdram_Control_4Port.v                    ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v                    ;         ;
; rtl/Sdram_Control_4Port/sdr_data_path.v                          ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/sdr_data_path.v                          ;         ;
; rtl/Sdram_Control_4Port/control_interface.v                      ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/control_interface.v                      ;         ;
; rtl/Sdram_Control_4Port/command.v                                ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/command.v                                ;         ;
; rtl/ov5640_sdram_hdmi.v                                          ; yes             ; User Verilog HDL File                                 ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v                                          ;         ;
; altpll.tdf                                                       ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                                                                         ;         ;
; aglobal170.inc                                                   ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                                     ;         ;
; stratix_pll.inc                                                  ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                    ;         ;
; stratixii_pll.inc                                                ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                  ;         ;
; cycloneii_pll.inc                                                ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                  ;         ;
; db/pll_altpll.v                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_altpll.v                                                  ;         ;
; db/pll_hdmi_altpll.v                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_hdmi_altpll.v                                             ;         ;
; dcfifo.tdf                                                       ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                         ;         ;
; lpm_counter.inc                                                  ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                    ;         ;
; lpm_add_sub.inc                                                  ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                    ;         ;
; altdpram.inc                                                     ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                                                       ;         ;
; a_graycounter.inc                                                ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_graycounter.inc                                                                  ;         ;
; a_fefifo.inc                                                     ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                       ;         ;
; a_gray2bin.inc                                                   ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                     ;         ;
; dffpipe.inc                                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffpipe.inc                                                                        ;         ;
; alt_sync_fifo.inc                                                ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                  ;         ;
; lpm_compare.inc                                                  ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                    ;         ;
; altsyncram_fifo.inc                                              ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                ;         ;
; db/dcfifo_mks1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf                                               ;         ;
; db/a_gray2bin_6ib.tdf                                            ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/a_gray2bin_6ib.tdf                                            ;         ;
; db/a_graycounter_577.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/a_graycounter_577.tdf                                         ;         ;
; db/a_graycounter_1lc.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/a_graycounter_1lc.tdf                                         ;         ;
; db/altsyncram_lr81.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf                                           ;         ;
; db/dffpipe_8d9.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dffpipe_8d9.tdf                                               ;         ;
; db/dffpipe_oe9.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dffpipe_oe9.tdf                                               ;         ;
; db/alt_synch_pipe_8pl.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_8pl.tdf                                        ;         ;
; db/dffpipe_pe9.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dffpipe_pe9.tdf                                               ;         ;
; db/alt_synch_pipe_9pl.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_9pl.tdf                                        ;         ;
; db/dffpipe_qe9.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dffpipe_qe9.tdf                                               ;         ;
; db/cmpr_n76.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/cmpr_n76.tdf                                                  ;         ;
; db/dcfifo_ohs1.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_ohs1.tdf                                               ;         ;
; db/altsyncram_ck61.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf                                           ;         ;
; db/alt_synch_pipe_apl.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_apl.tdf                                        ;         ;
; db/dffpipe_re9.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dffpipe_re9.tdf                                               ;         ;
; db/alt_synch_pipe_bpl.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_bpl.tdf                                        ;         ;
; db/dffpipe_se9.tdf                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dffpipe_se9.tdf                                               ;         ;
; altddio_out.tdf                                                  ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf                                                                    ;         ;
; stratix_ddio.inc                                                 ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ddio.inc                                                                   ;         ;
; cyclone_ddio.inc                                                 ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                   ;         ;
; lpm_mux.inc                                                      ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                        ;         ;
; stratix_lcell.inc                                                ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_lcell.inc                                                                  ;         ;
; db/ddio_out_s9j.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/ddio_out_s9j.tdf                                              ;         ;
; altsyncram.tdf                                                   ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                     ;         ;
; stratix_ram_block.inc                                            ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                              ;         ;
; lpm_decode.inc                                                   ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                     ;         ;
; a_rdenreg.inc                                                    ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                      ;         ;
; altrom.inc                                                       ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                                         ;         ;
; altram.inc                                                       ; yes             ; Megafunction                                          ; d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                                         ;         ;
; db/altsyncram_r391.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_r391.tdf                                           ;         ;
; db/ov5640_sdram_hdmi.ram0_ov5640_init_table_rgb_4dcd7b8d.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/ov5640_sdram_hdmi.ram0_ov5640_init_table_rgb_4dcd7b8d.hdl.mif ;         ;
+------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,403                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 1152                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 501                                                                             ;
;     -- 3 input functions                    ; 293                                                                             ;
;     -- <=2 input functions                  ; 358                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 893                                                                             ;
;     -- arithmetic mode                      ; 259                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 881                                                                             ;
;     -- Dedicated logic registers            ; 865                                                                             ;
;     -- I/O registers                        ; 32                                                                              ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 65                                                                              ;
; Total memory bits                           ; 30720                                                                           ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 2                                                                               ;
;     -- PLLs                                 ; 2                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 619                                                                             ;
; Total fan-out                               ; 7665                                                                            ;
; Average fan-out                             ; 3.41                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                      ; Entity Name           ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |ov5640_sdram_hdmi                               ; 1152 (1)            ; 865 (0)                   ; 30720       ; 0            ; 0       ; 0         ; 65   ; 0            ; |ov5640_sdram_hdmi                                                                                                                                                                       ; ov5640_sdram_hdmi     ; work         ;
;    |DVP_Capture:DVP_Capture|                     ; 9 (9)               ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|DVP_Capture:DVP_Capture                                                                                                                                               ; DVP_Capture           ; work         ;
;    |Sdram_Control_4Port:Sdram_Control_4Port|     ; 559 (193)           ; 545 (138)                 ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port                                                                                                                               ; Sdram_Control_4Port   ; work         ;
;       |Sdram_RD_FIFO:read_fifo1|                 ; 84 (0)              ; 117 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1                                                                                                      ; Sdram_RD_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|               ; 84 (0)              ; 117 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                              ; dcfifo                ; work         ;
;             |dcfifo_ohs1:auto_generated|         ; 84 (15)             ; 117 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated                                                   ; dcfifo_ohs1           ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                   ; a_gray2bin_6ib        ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                   ; a_gray2bin_6ib        ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p                       ; a_graycounter_1lc     ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p                       ; a_graycounter_577     ; work         ;
;                |alt_synch_pipe_apl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp                        ; alt_synch_pipe_apl    ; work         ;
;                   |dffpipe_re9:dffpipe6|         ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6   ; dffpipe_re9           ; work         ;
;                |alt_synch_pipe_bpl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                        ; alt_synch_pipe_bpl    ; work         ;
;                   |dffpipe_se9:dffpipe9|         ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9   ; dffpipe_se9           ; work         ;
;                |altsyncram_ck61:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram                          ; altsyncram_ck61       ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|cmpr_n76:rdempty_eq_comp                          ; cmpr_n76              ; work         ;
;                |cmpr_n76:wrfull_eq_comp|         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|cmpr_n76:wrfull_eq_comp                           ; cmpr_n76              ; work         ;
;                |dffpipe_8d9:wrfull_reg|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_8d9:wrfull_reg                            ; dffpipe_8d9           ; work         ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp                                ; dffpipe_oe9           ; work         ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp                                ; dffpipe_oe9           ; work         ;
;       |Sdram_WR_FIFO:write_fifo1|                ; 88 (0)              ; 117 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1                                                                                                     ; Sdram_WR_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|               ; 88 (0)              ; 117 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                             ; dcfifo                ; work         ;
;             |dcfifo_mks1:auto_generated|         ; 88 (16)             ; 117 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated                                                  ; dcfifo_mks1           ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ; a_gray2bin_6ib        ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ; a_gray2bin_6ib        ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|     ; 21 (21)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; a_graycounter_1lc     ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p                      ; a_graycounter_577     ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                       ; alt_synch_pipe_8pl    ; work         ;
;                   |dffpipe_pe9:dffpipe14|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14 ; dffpipe_pe9           ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                       ; alt_synch_pipe_9pl    ; work         ;
;                   |dffpipe_qe9:dffpipe17|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17 ; dffpipe_qe9           ; work         ;
;                |altsyncram_lr81:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram                         ; altsyncram_lr81       ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|cmpr_n76:rdempty_eq_comp                         ; cmpr_n76              ; work         ;
;                |cmpr_n76:rdfull_eq_comp|         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|cmpr_n76:rdfull_eq_comp                          ; cmpr_n76              ; work         ;
;                |cmpr_n76:wrfull_eq_comp|         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|cmpr_n76:wrfull_eq_comp                          ; cmpr_n76              ; work         ;
;                |dffpipe_8d9:rdfull_reg|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg                           ; dffpipe_8d9           ; work         ;
;                |dffpipe_oe9:rs_brp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp                               ; dffpipe_oe9           ; work         ;
;                |dffpipe_oe9:rs_bwp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp                               ; dffpipe_oe9           ; work         ;
;       |Sdram_WR_FIFO:write_fifo2|                ; 67 (0)              ; 63 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2                                                                                                     ; Sdram_WR_FIFO         ; work         ;
;          |dcfifo:dcfifo_component|               ; 67 (0)              ; 63 (0)                    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                             ; dcfifo                ; work         ;
;             |dcfifo_mks1:auto_generated|         ; 67 (12)             ; 63 (10)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated                                                  ; dcfifo_mks1           ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ; a_gray2bin_6ib        ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ; a_gray2bin_6ib        ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p                      ; a_graycounter_577     ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 10 (0)              ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                       ; alt_synch_pipe_8pl    ; work         ;
;                   |dffpipe_pe9:dffpipe14|        ; 10 (10)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14 ; dffpipe_pe9           ; work         ;
;                |altsyncram_lr81:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram                         ; altsyncram_lr81       ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|cmpr_n76:rdempty_eq_comp                         ; cmpr_n76              ; work         ;
;                |cmpr_n76:rdfull_eq_comp|         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|cmpr_n76:rdfull_eq_comp                          ; cmpr_n76              ; work         ;
;                |dffpipe_8d9:rdfull_reg|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg                           ; dffpipe_8d9           ; work         ;
;                |dffpipe_oe9:rs_brp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp                               ; dffpipe_oe9           ; work         ;
;                |dffpipe_oe9:rs_bwp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp                               ; dffpipe_oe9           ; work         ;
;       |command:command1|                         ; 63 (63)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|command:command1                                                                                                              ; command               ; work         ;
;       |control_interface:control1|               ; 64 (64)             ; 61 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1                                                                                                    ; control_interface     ; work         ;
;    |camera_init:camera_init|                     ; 220 (64)            ; 97 (34)                   ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|camera_init:camera_init                                                                                                                                               ; camera_init           ; work         ;
;       |i2c_control:i2c_control|                  ; 156 (55)            ; 63 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|camera_init:camera_init|i2c_control:i2c_control                                                                                                                       ; i2c_control           ; work         ;
;          |i2c_bit_shift:i2c_bit_shift|           ; 101 (101)           ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift                                                                                           ; i2c_bit_shift         ; work         ;
;       |ov5640_init_table_rgb:camera_init_table|  ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table                                                                                                       ; ov5640_init_table_rgb ; work         ;
;          |altsyncram:rom_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0                                                                                  ; altsyncram            ; work         ;
;             |altsyncram_r391:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated                                                   ; altsyncram_r391       ; work         ;
;    |disp_driver:disp_driver|                     ; 64 (64)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|disp_driver:disp_driver                                                                                                                                               ; disp_driver           ; work         ;
;    |dvi_encoder:u_dvi_encoder|                   ; 299 (0)             ; 146 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder                                                                                                                                             ; dvi_encoder           ; work         ;
;       |encode:encb|                              ; 85 (85)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|encode:encb                                                                                                                                 ; encode                ; work         ;
;       |encode:encg|                              ; 91 (91)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|encode:encg                                                                                                                                 ; encode                ; work         ;
;       |encode:encr|                              ; 82 (82)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|encode:encr                                                                                                                                 ; encode                ; work         ;
;       |serdes_4b_10to1:serdes_4b_10to1_inst|     ; 41 (41)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst                                                                                                        ; serdes_4b_10to1       ; work         ;
;          |altddio_out:altddio_out_0|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0                                                                              ; altddio_out           ; work         ;
;             |ddio_out_s9j:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated                                                  ; ddio_out_s9j          ; work         ;
;          |altddio_out:altddio_out_1|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1                                                                              ; altddio_out           ; work         ;
;             |ddio_out_s9j:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated                                                  ; ddio_out_s9j          ; work         ;
;    |pll:pll_inst|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|pll:pll_inst                                                                                                                                                          ; pll                   ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|pll:pll_inst|altpll:altpll_component                                                                                                                                  ; altpll                ; work         ;
;          |pll_altpll:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                        ; pll_altpll            ; work         ;
;    |pll_hdmi:pll_hdmi_inst|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|pll_hdmi:pll_hdmi_inst                                                                                                                                                ; pll_hdmi              ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component                                                                                                                        ; altpll                ; work         ;
;          |pll_hdmi_altpll:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_sdram_hdmi|pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated                                                                                         ; pll_hdmi_altpll       ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------------+
; Name                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------------+
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None                                                             ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None                                                             ;
; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144 ; db/ov5640_sdram_hdmi.ram0_ov5640_init_table_rgb_4dcd7b8d.hdl.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |ov5640_sdram_hdmi|camera_init:camera_init|state ;
+----------+----------+----------+---------------------------------+
; Name     ; state.00 ; state.10 ; state.01                        ;
+----------+----------+----------+---------------------------------+
; state.00 ; 0        ; 0        ; 0                               ;
; state.01 ; 1        ; 0        ; 1                               ;
; state.10 ; 1        ; 1        ; 0                               ;
+----------+----------+----------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_sdram_hdmi|camera_init:camera_init|i2c_control:i2c_control|state                                                        ;
+--------------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+------------+
; Name               ; state.RD_REG_DONE ; state.WAIT_RD_DONE ; state.RD_REG ; state.WR_REG_DONE ; state.WAIT_WR_DONE ; state.WR_REG ; state.IDLE ;
+--------------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+------------+
; state.IDLE         ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 0          ;
; state.WR_REG       ; 0                 ; 0                  ; 0            ; 0                 ; 0                  ; 1            ; 1          ;
; state.WAIT_WR_DONE ; 0                 ; 0                  ; 0            ; 0                 ; 1                  ; 0            ; 1          ;
; state.WR_REG_DONE  ; 0                 ; 0                  ; 0            ; 1                 ; 0                  ; 0            ; 1          ;
; state.RD_REG       ; 0                 ; 0                  ; 1            ; 0                 ; 0                  ; 0            ; 1          ;
; state.WAIT_RD_DONE ; 0                 ; 1                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
; state.RD_REG_DONE  ; 1                 ; 0                  ; 0            ; 0                 ; 0                  ; 0            ; 1          ;
+--------------------+-------------------+--------------------+--------------+-------------------+--------------------+--------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_sdram_hdmi|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state           ;
+-----------------+---------------+---------------+-----------------+---------------+---------------+---------------+------------+
; Name            ; state.GEN_STO ; state.GEN_ACK ; state.CHECK_ACK ; state.RD_DATA ; state.WR_DATA ; state.GEN_STA ; state.IDLE ;
+-----------------+---------------+---------------+-----------------+---------------+---------------+---------------+------------+
; state.IDLE      ; 0             ; 0             ; 0               ; 0             ; 0             ; 0             ; 0          ;
; state.GEN_STA   ; 0             ; 0             ; 0               ; 0             ; 0             ; 1             ; 1          ;
; state.WR_DATA   ; 0             ; 0             ; 0               ; 0             ; 1             ; 0             ; 1          ;
; state.RD_DATA   ; 0             ; 0             ; 0               ; 1             ; 0             ; 0             ; 1          ;
; state.CHECK_ACK ; 0             ; 0             ; 1               ; 0             ; 0             ; 0             ; 1          ;
; state.GEN_ACK   ; 0             ; 1             ; 0               ; 0             ; 0             ; 0             ; 1          ;
; state.GEN_STO   ; 1             ; 0             ; 0               ; 0             ; 0             ; 0             ; 1          ;
+-----------------+---------------+---------------+-----------------+---------------+---------------+---------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[9]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[8]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[7]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[6]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[5]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[4]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[3]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[2]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[1]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[0]   ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[1]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[8]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[9]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[6]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[7]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[4]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[5]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[2]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[3]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[0]    ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[1]    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 100                                                                                                                                       ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                    ; Reason for Removal                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; dvi_encoder:u_dvi_encoder|encode:encr|c1_reg[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|c0_reg[0,1]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|c1_reg[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|c0_reg[0,1]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                      ;
; disp_driver:disp_driver|Disp_Blue[2]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                      ;
; disp_driver:disp_driver|Disp_Green[0,1]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                      ;
; disp_driver:disp_driver|Disp_Red[0..2]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[0]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[0]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[0]                                           ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[1]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[1]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[1]                                           ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[2]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[2]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[2]                                           ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[3]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[3]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[3]                                           ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[4]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[4]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[4]                                           ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[5]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[5]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[5]                                           ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[6]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[6]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[6]                                           ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[7]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[7]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[7]                                           ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[8]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[8]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[8]                                           ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[9]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[9]    ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[9]                                           ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[0..9]                                                ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Stuck at VCC due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; Stuck at VCC due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0..2]               ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0..9]                                       ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0..9]                                               ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Stuck at VCC due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Stuck at GND due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Stuck at VCC due to stuck port clock                                                        ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0..2]             ; Stuck at GND due to stuck port clock                                                        ;
; dvi_encoder:u_dvi_encoder|encode:encr|c1_reg[1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|din_q[0..2]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|c1_reg[1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|din_q[0,1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encb|din_q[2]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                      ;
; disp_driver:disp_driver|Disp_Blue[0,1]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encb|din_q[0,1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[0,2]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[9]                                ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[9]                                ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[9]                                ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[9]                                ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[9]                               ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[9]                               ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[9]                               ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[9]                               ; Lost fanout                                                                                 ;
; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|n1d[3]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encg|n1d[3]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[3]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encb|n1d[3]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[4]                                                                                                  ; Merged with dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4] ;
; dvi_encoder:u_dvi_encoder|encode:encb|de_reg[0]                                                                                                                                  ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|de_reg[0]                                 ;
; dvi_encoder:u_dvi_encoder|encode:encg|de_reg[0]                                                                                                                                  ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|de_reg[0]                                 ;
; dvi_encoder:u_dvi_encoder|encode:encb|de_reg[1]                                                                                                                                  ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                 ;
; dvi_encoder:u_dvi_encoder|encode:encg|de_reg[1]                                                                                                                                  ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                 ;
; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[1]                                                                                                                                 ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[8]                                ;
; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[1]                                                                                                                                 ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[8]                                ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[0,1]                                                                                                                           ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[2]                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD2_ADDR[0..22]                                                                                                                         ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|rRD2_ADDR[23]                           ;
; camera_init:camera_init|i2c_control:i2c_control|cnt[4..7]                                                                                                                        ; Merged with camera_init:camera_init|i2c_control:i2c_control|cnt[3]                          ;
; camera_init:camera_init|i2c_control:i2c_control|Cmd[4]                                                                                                                           ; Merged with camera_init:camera_init|i2c_control:i2c_control|Cmd[2]                          ;
; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[1,2,4..7]                                                                                                                        ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[0]                              ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[1,2]                                                                                                    ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[0]     ;
; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[1,2]                                                                                                                               ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|mADDR[0]                                ;
; dvi_encoder:u_dvi_encoder|encode:encr|dout[9]                                                                                                                                    ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|dout[2]                                   ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[1..7]                                                                                                                          ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[0]                            ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[1..7]                                                                                                                          ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[0]                            ;
; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[3]                                                                                                  ; Merged with dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR2_ADDR[2]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|rRD2_ADDR[23]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[1]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[0..9]                                                ; Stuck at GND due to stuck port clock_enable                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[0..8]                             ; Stuck at GND due to stuck port data_in                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Stuck at GND due to stuck port clock_enable                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Stuck at GND due to stuck port clock_enable                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Stuck at GND due to stuck port clock_enable                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Stuck at GND due to stuck port clock_enable                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Stuck at GND due to stuck port clock_enable                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Stuck at GND due to stuck port clock_enable                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Stuck at GND due to stuck port clock_enable                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Stuck at GND due to stuck port clock_enable                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Stuck at GND due to stuck port clock_enable                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0..2]              ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encr|n1q_m[0]                                                                                                                                   ; Merged with dvi_encoder:u_dvi_encoder|encode:encr|n0q_m[0]                                  ;
; dvi_encoder:u_dvi_encoder|encode:encg|n1q_m[0]                                                                                                                                   ; Merged with dvi_encoder:u_dvi_encoder|encode:encg|n0q_m[0]                                  ;
; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[0]                                                                                                                                   ; Merged with dvi_encoder:u_dvi_encoder|encode:encb|n0q_m[0]                                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_8d9:wrfull_reg|dffe12a[0]                            ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[0..8]                             ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[9]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[9]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[8]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[8]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[7]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[7]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[6]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[6]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[5]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[5]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[4]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[3]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[3]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[2]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[2]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[1]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[1]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[0]   ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[0]   ; Lost fanout                                                                                 ;
; camera_init:camera_init|i2c_control:i2c_control|Cmd[5]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                      ;
; dvi_encoder:u_dvi_encoder|encode:encb|n1d[0,1]                                                                                                                                   ; Lost fanout                                                                                 ;
; dvi_encoder:u_dvi_encoder|encode:encg|n1d[0,1]                                                                                                                                   ; Lost fanout                                                                                 ;
; dvi_encoder:u_dvi_encoder|encode:encr|n1d[0,1]                                                                                                                                   ; Lost fanout                                                                                 ;
; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state~18                                                                                             ; Lost fanout                                                                                 ;
; Sdram_Control_4Port:Sdram_Control_4Port|mRD                                                                                                                                      ; Merged with Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                              ;
; DVP_Capture:DVP_Capture|Hcount[1..12]                                                                                                                                            ; Lost fanout                                                                                 ;
; camera_init:camera_init|i2c_control:i2c_control|cnt[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                      ;
; Total Number of Removed Registers = 308                                                                                                                                          ;                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                    ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[1]                                                                                                                               ; Stuck at GND                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[9],                                                  ;
;                                                                                                                                                                                  ; due to stuck port data_in      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[8],                                                  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[7],                                                  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[6],                                                  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[5],                                                  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[4],                                                  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[3],                                                  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[2],                                                  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[1],                                                  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[0],                                                  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[8],                               ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[7],                               ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[6],                               ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[5],                               ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[4],                               ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[3],                               ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[2],                               ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[1],                               ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[0],                               ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9,                         ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[8],  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[8],  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[7],  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[7],  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[6],  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[6],  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[5],  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[5],  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4],  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[4],  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[3],  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[3],  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[2],  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[2],  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[1],  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[1],  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[0],  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[0]   ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Stuck at VCC                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1,                     ;
;                                                                                                                                                                                  ; due to stuck port clock        ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2,                     ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3,                     ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4,                     ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5,                     ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6,                     ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7,                     ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8,                     ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Stuck at VCC                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1,                      ;
;                                                                                                                                                                                  ; due to stuck port clock        ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Stuck at GND                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2,                      ;
;                                                                                                                                                                                  ; due to stuck port clock_enable ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8,                      ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ;
; disp_driver:disp_driver|Disp_Blue[2]                                                                                                                                             ; Stuck at GND                   ; dvi_encoder:u_dvi_encoder|encode:encb|din_q[2],                                                                                                                                  ;
;                                                                                                                                                                                  ; due to stuck port data_in      ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[2],                                                                                                                                ;
;                                                                                                                                                                                  ;                                ; dvi_encoder:u_dvi_encoder|encode:encb|n1d[3],                                                                                                                                    ;
;                                                                                                                                                                                  ;                                ; dvi_encoder:u_dvi_encoder|encode:encb|n1d[0],                                                                                                                                    ;
;                                                                                                                                                                                  ;                                ; dvi_encoder:u_dvi_encoder|encode:encb|n1d[1]                                                                                                                                     ;
; disp_driver:disp_driver|Disp_Green[0]                                                                                                                                            ; Stuck at GND                   ; dvi_encoder:u_dvi_encoder|encode:encg|din_q[0],                                                                                                                                  ;
;                                                                                                                                                                                  ; due to stuck port data_in      ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[0],                                                                                                                                ;
;                                                                                                                                                                                  ;                                ; dvi_encoder:u_dvi_encoder|encode:encg|n1d[3],                                                                                                                                    ;
;                                                                                                                                                                                  ;                                ; dvi_encoder:u_dvi_encoder|encode:encg|n1d[0],                                                                                                                                    ;
;                                                                                                                                                                                  ;                                ; dvi_encoder:u_dvi_encoder|encode:encg|n1d[1]                                                                                                                                     ;
; disp_driver:disp_driver|Disp_Red[0]                                                                                                                                              ; Stuck at GND                   ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[0],                                                                                                                                  ;
;                                                                                                                                                                                  ; due to stuck port data_in      ; dvi_encoder:u_dvi_encoder|encode:encr|q_m_reg[2],                                                                                                                                ;
;                                                                                                                                                                                  ;                                ; dvi_encoder:u_dvi_encoder|encode:encr|n1d[3],                                                                                                                                    ;
;                                                                                                                                                                                  ;                                ; dvi_encoder:u_dvi_encoder|encode:encr|n1d[0],                                                                                                                                    ;
;                                                                                                                                                                                  ;                                ; dvi_encoder:u_dvi_encoder|encode:encr|n1d[1]                                                                                                                                     ;
; disp_driver:disp_driver|Disp_Blue[0]                                                                                                                                             ; Stuck at GND                   ; dvi_encoder:u_dvi_encoder|encode:encb|din_q[0],                                                                                                                                  ;
;                                                                                                                                                                                  ; due to stuck port data_in      ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[0],                                                                                                                                ;
;                                                                                                                                                                                  ;                                ; dvi_encoder:u_dvi_encoder|encode:encb|n1q_m[3]                                                                                                                                   ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[9]                                ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[9],  ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[9]   ;
; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[0]                                                                                                                             ; Stuck at GND                   ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[0],                                                                                                                                ;
;                                                                                                                                                                                  ; due to stuck port data_in      ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[0]                                                                                                      ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[0]    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[0],   ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[0]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[1]    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[1],   ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[1]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[2]    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[2],   ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[2]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[3]    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[3],   ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[3]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[4]    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[4],   ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[4]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[5]    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[5],   ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[5]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[6]    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[6],   ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[6]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[7]    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[7],   ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[7]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[8]    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[8],   ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[8]                                           ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[9]    ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[9],   ;
;                                                                                                                                                                                  ;                                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|delayed_wrptr_g[9]                                           ;
; dvi_encoder:u_dvi_encoder|encode:encr|c0_reg[0]                                                                                                                                  ; Stuck at GND                   ; dvi_encoder:u_dvi_encoder|encode:encr|c0_reg[1]                                                                                                                                  ;
;                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                  ;
; dvi_encoder:u_dvi_encoder|encode:encg|c1_reg[0]                                                                                                                                  ; Stuck at GND                   ; dvi_encoder:u_dvi_encoder|encode:encg|c1_reg[1]                                                                                                                                  ;
;                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ;
; disp_driver:disp_driver|Disp_Red[1]                                                                                                                                              ; Stuck at GND                   ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[1]                                                                                                                                   ;
;                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                  ;
; disp_driver:disp_driver|Disp_Blue[1]                                                                                                                                             ; Stuck at GND                   ; dvi_encoder:u_dvi_encoder|encode:encb|din_q[1]                                                                                                                                   ;
;                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                  ;
; disp_driver:disp_driver|Disp_Green[1]                                                                                                                                            ; Stuck at GND                   ; dvi_encoder:u_dvi_encoder|encode:encg|din_q[1]                                                                                                                                   ;
;                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                  ;
; disp_driver:disp_driver|Disp_Red[2]                                                                                                                                              ; Stuck at GND                   ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[2]                                                                                                                                   ;
;                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                  ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; Lost Fanouts                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ;
; dvi_encoder:u_dvi_encoder|encode:encg|c0_reg[0]                                                                                                                                  ; Stuck at GND                   ; dvi_encoder:u_dvi_encoder|encode:encg|c0_reg[1]                                                                                                                                  ;
;                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                  ;
; dvi_encoder:u_dvi_encoder|encode:encr|c1_reg[0]                                                                                                                                  ; Stuck at GND                   ; dvi_encoder:u_dvi_encoder|encode:encr|c1_reg[1]                                                                                                                                  ;
;                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 865   ;
; Number of registers using Synchronous Clear  ; 133   ;
; Number of registers using Synchronous Load   ; 49    ;
; Number of registers using Asynchronous Clear ; 606   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 230   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                           ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DVP_Capture:DVP_Capture|ImageState                                                                                                                          ; 137     ;
; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o                                                                      ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0  ; 6       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9     ; 4       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 5       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0  ; 7       ;
; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|parity6     ; 4       ;
; Total number of inverted registers = 12                                                                                                                     ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                ;
+--------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
; Register Name                                                            ; Megafunction                                                              ; Type ;
+--------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|q[0..23] ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|rom_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------+---------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[1]                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|timer[14]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|encode:encb|dout[5]                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|encode:encg|dout[3]                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|encode:encr|dout[3]                                           ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ov5640_sdram_hdmi|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ov5640_sdram_hdmi|camera_init:camera_init|cnt[5]                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[0]                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[7]                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_done                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[23]                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|rRD1_ADDR[16]                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|mRD                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|CMD[1]                                          ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |ov5640_sdram_hdmi|Sdram_Control_4Port:Sdram_Control_4Port|ST[9]                                           ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |ov5640_sdram_hdmi|camera_init:camera_init|i2c_control:i2c_control|Cmd[2]                                  ;
; 7:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ov5640_sdram_hdmi|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 24 LEs               ; 32 LEs                 ; Yes        ; |ov5640_sdram_hdmi|camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[6]                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|encode:encb|Add16                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|encode:encg|Add16                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ov5640_sdram_hdmi|dvi_encoder:u_dvi_encoder|encode:encr|Add16                                             ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |ov5640_sdram_hdmi|camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Selector12  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                   ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                              ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                   ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                              ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                  ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                             ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                  ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                             ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0 ;
+-------------------------+-------------+------+------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                               ;
+-------------------------+-------------+------+------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                              ;
+-------------------------+-------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                           ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                            ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1 ;
+-------------------------+-------------+------+------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                               ;
+-------------------------+-------------+------+------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                              ;
+-------------------------+-------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                           ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                            ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ov5640_sdram_hdmi ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; IMAGE_WIDTH    ; 1280  ; Signed Integer                                           ;
; IMAGE_HEIGHT   ; 720   ; Signed Integer                                           ;
; IMAGE_FLIP     ; 0     ; Signed Integer                                           ;
; IMAGE_MIRROR   ; 0     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 25                    ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 5                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 5                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 52                    ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; -2000                 ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_hdmi:pll_hdmi_inst|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------------+
; Parameter Name                ; Value                      ; Type                           ;
+-------------------------------+----------------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                        ;
; PLL_TYPE                      ; AUTO                       ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_hdmi ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                        ;
; LOCK_HIGH                     ; 1                          ; Untyped                        ;
; LOCK_LOW                      ; 1                          ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                        ;
; SKIP_VCO                      ; OFF                        ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                        ;
; BANDWIDTH                     ; 0                          ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                        ;
; DOWN_SPREAD                   ; 0                          ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK1_MULTIPLY_BY              ; 297                        ; Signed Integer                 ;
; CLK0_MULTIPLY_BY              ; 297                        ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK1_DIVIDE_BY                ; 40                         ; Signed Integer                 ;
; CLK0_DIVIDE_BY                ; 200                        ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                        ;
; DPA_DIVIDER                   ; 0                          ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; VCO_MIN                       ; 0                          ; Untyped                        ;
; VCO_MAX                       ; 0                          ; Untyped                        ;
; VCO_CENTER                    ; 0                          ; Untyped                        ;
; PFD_MIN                       ; 0                          ; Untyped                        ;
; PFD_MAX                       ; 0                          ; Untyped                        ;
; M_INITIAL                     ; 0                          ; Untyped                        ;
; M                             ; 0                          ; Untyped                        ;
; N                             ; 1                          ; Untyped                        ;
; M2                            ; 1                          ; Untyped                        ;
; N2                            ; 1                          ; Untyped                        ;
; SS                            ; 1                          ; Untyped                        ;
; C0_HIGH                       ; 0                          ; Untyped                        ;
; C1_HIGH                       ; 0                          ; Untyped                        ;
; C2_HIGH                       ; 0                          ; Untyped                        ;
; C3_HIGH                       ; 0                          ; Untyped                        ;
; C4_HIGH                       ; 0                          ; Untyped                        ;
; C5_HIGH                       ; 0                          ; Untyped                        ;
; C6_HIGH                       ; 0                          ; Untyped                        ;
; C7_HIGH                       ; 0                          ; Untyped                        ;
; C8_HIGH                       ; 0                          ; Untyped                        ;
; C9_HIGH                       ; 0                          ; Untyped                        ;
; C0_LOW                        ; 0                          ; Untyped                        ;
; C1_LOW                        ; 0                          ; Untyped                        ;
; C2_LOW                        ; 0                          ; Untyped                        ;
; C3_LOW                        ; 0                          ; Untyped                        ;
; C4_LOW                        ; 0                          ; Untyped                        ;
; C5_LOW                        ; 0                          ; Untyped                        ;
; C6_LOW                        ; 0                          ; Untyped                        ;
; C7_LOW                        ; 0                          ; Untyped                        ;
; C8_LOW                        ; 0                          ; Untyped                        ;
; C9_LOW                        ; 0                          ; Untyped                        ;
; C0_INITIAL                    ; 0                          ; Untyped                        ;
; C1_INITIAL                    ; 0                          ; Untyped                        ;
; C2_INITIAL                    ; 0                          ; Untyped                        ;
; C3_INITIAL                    ; 0                          ; Untyped                        ;
; C4_INITIAL                    ; 0                          ; Untyped                        ;
; C5_INITIAL                    ; 0                          ; Untyped                        ;
; C6_INITIAL                    ; 0                          ; Untyped                        ;
; C7_INITIAL                    ; 0                          ; Untyped                        ;
; C8_INITIAL                    ; 0                          ; Untyped                        ;
; C9_INITIAL                    ; 0                          ; Untyped                        ;
; C0_MODE                       ; BYPASS                     ; Untyped                        ;
; C1_MODE                       ; BYPASS                     ; Untyped                        ;
; C2_MODE                       ; BYPASS                     ; Untyped                        ;
; C3_MODE                       ; BYPASS                     ; Untyped                        ;
; C4_MODE                       ; BYPASS                     ; Untyped                        ;
; C5_MODE                       ; BYPASS                     ; Untyped                        ;
; C6_MODE                       ; BYPASS                     ; Untyped                        ;
; C7_MODE                       ; BYPASS                     ; Untyped                        ;
; C8_MODE                       ; BYPASS                     ; Untyped                        ;
; C9_MODE                       ; BYPASS                     ; Untyped                        ;
; C0_PH                         ; 0                          ; Untyped                        ;
; C1_PH                         ; 0                          ; Untyped                        ;
; C2_PH                         ; 0                          ; Untyped                        ;
; C3_PH                         ; 0                          ; Untyped                        ;
; C4_PH                         ; 0                          ; Untyped                        ;
; C5_PH                         ; 0                          ; Untyped                        ;
; C6_PH                         ; 0                          ; Untyped                        ;
; C7_PH                         ; 0                          ; Untyped                        ;
; C8_PH                         ; 0                          ; Untyped                        ;
; C9_PH                         ; 0                          ; Untyped                        ;
; L0_HIGH                       ; 1                          ; Untyped                        ;
; L1_HIGH                       ; 1                          ; Untyped                        ;
; G0_HIGH                       ; 1                          ; Untyped                        ;
; G1_HIGH                       ; 1                          ; Untyped                        ;
; G2_HIGH                       ; 1                          ; Untyped                        ;
; G3_HIGH                       ; 1                          ; Untyped                        ;
; E0_HIGH                       ; 1                          ; Untyped                        ;
; E1_HIGH                       ; 1                          ; Untyped                        ;
; E2_HIGH                       ; 1                          ; Untyped                        ;
; E3_HIGH                       ; 1                          ; Untyped                        ;
; L0_LOW                        ; 1                          ; Untyped                        ;
; L1_LOW                        ; 1                          ; Untyped                        ;
; G0_LOW                        ; 1                          ; Untyped                        ;
; G1_LOW                        ; 1                          ; Untyped                        ;
; G2_LOW                        ; 1                          ; Untyped                        ;
; G3_LOW                        ; 1                          ; Untyped                        ;
; E0_LOW                        ; 1                          ; Untyped                        ;
; E1_LOW                        ; 1                          ; Untyped                        ;
; E2_LOW                        ; 1                          ; Untyped                        ;
; E3_LOW                        ; 1                          ; Untyped                        ;
; L0_INITIAL                    ; 1                          ; Untyped                        ;
; L1_INITIAL                    ; 1                          ; Untyped                        ;
; G0_INITIAL                    ; 1                          ; Untyped                        ;
; G1_INITIAL                    ; 1                          ; Untyped                        ;
; G2_INITIAL                    ; 1                          ; Untyped                        ;
; G3_INITIAL                    ; 1                          ; Untyped                        ;
; E0_INITIAL                    ; 1                          ; Untyped                        ;
; E1_INITIAL                    ; 1                          ; Untyped                        ;
; E2_INITIAL                    ; 1                          ; Untyped                        ;
; E3_INITIAL                    ; 1                          ; Untyped                        ;
; L0_MODE                       ; BYPASS                     ; Untyped                        ;
; L1_MODE                       ; BYPASS                     ; Untyped                        ;
; G0_MODE                       ; BYPASS                     ; Untyped                        ;
; G1_MODE                       ; BYPASS                     ; Untyped                        ;
; G2_MODE                       ; BYPASS                     ; Untyped                        ;
; G3_MODE                       ; BYPASS                     ; Untyped                        ;
; E0_MODE                       ; BYPASS                     ; Untyped                        ;
; E1_MODE                       ; BYPASS                     ; Untyped                        ;
; E2_MODE                       ; BYPASS                     ; Untyped                        ;
; E3_MODE                       ; BYPASS                     ; Untyped                        ;
; L0_PH                         ; 0                          ; Untyped                        ;
; L1_PH                         ; 0                          ; Untyped                        ;
; G0_PH                         ; 0                          ; Untyped                        ;
; G1_PH                         ; 0                          ; Untyped                        ;
; G2_PH                         ; 0                          ; Untyped                        ;
; G3_PH                         ; 0                          ; Untyped                        ;
; E0_PH                         ; 0                          ; Untyped                        ;
; E1_PH                         ; 0                          ; Untyped                        ;
; E2_PH                         ; 0                          ; Untyped                        ;
; E3_PH                         ; 0                          ; Untyped                        ;
; M_PH                          ; 0                          ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; CLK0_COUNTER                  ; G0                         ; Untyped                        ;
; CLK1_COUNTER                  ; G0                         ; Untyped                        ;
; CLK2_COUNTER                  ; G0                         ; Untyped                        ;
; CLK3_COUNTER                  ; G0                         ; Untyped                        ;
; CLK4_COUNTER                  ; G0                         ; Untyped                        ;
; CLK5_COUNTER                  ; G0                         ; Untyped                        ;
; CLK6_COUNTER                  ; E0                         ; Untyped                        ;
; CLK7_COUNTER                  ; E1                         ; Untyped                        ;
; CLK8_COUNTER                  ; E2                         ; Untyped                        ;
; CLK9_COUNTER                  ; E3                         ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; M_TIME_DELAY                  ; 0                          ; Untyped                        ;
; N_TIME_DELAY                  ; 0                          ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                        ;
; VCO_POST_SCALE                ; 0                          ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                        ;
; CBXI_PARAMETER                ; pll_hdmi_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                 ;
+-------------------------------+----------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_init:camera_init ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; IMAGE_TYPE     ; 0     ; Signed Integer                              ;
; IMAGE_WIDTH    ; 1280  ; Signed Integer                              ;
; IMAGE_HEIGHT   ; 720   ; Signed Integer                              ;
; IMAGE_FLIP     ; 0     ; Signed Integer                              ;
; IMAGE_MIRROR   ; 0     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_init:camera_init|ov5640_init_table_rgb:camera_init_table ;
+----------------+----------+----------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                             ;
+----------------+----------+----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24       ; Signed Integer                                                                   ;
; ADDR_WIDTH     ; 8        ; Signed Integer                                                                   ;
; IMAGE_WIDTH    ; 1280     ; Signed Integer                                                                   ;
; IMAGE_HEIGHT   ; 720      ; Signed Integer                                                                   ;
; IMAGE_FLIP     ; 01000000 ; Unsigned Binary                                                                  ;
; IMAGE_MIRROR   ; 0111     ; Unsigned Binary                                                                  ;
+----------------+----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift ;
+----------------+----------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                         ;
+----------------+----------+----------------------------------------------------------------------------------------------+
; SYS_CLOCK      ; 50000000 ; Signed Integer                                                                               ;
; SCL_CLOCK      ; 400000   ; Signed Integer                                                                               ;
+----------------+----------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                         ;
; REF_PER        ; 1024  ; Signed Integer                                                                         ;
; SC_CL          ; 3     ; Signed Integer                                                                         ;
; SC_RCD         ; 3     ; Signed Integer                                                                         ;
; SC_RRD         ; 7     ; Signed Integer                                                                         ;
; SC_PM          ; 1     ; Signed Integer                                                                         ;
; SC_BL          ; 1     ; Signed Integer                                                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                        ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|command:command1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                               ;
; REF_PER        ; 1024  ; Signed Integer                                                               ;
; SC_CL          ; 3     ; Signed Integer                                                               ;
; SC_RCD         ; 3     ; Signed Integer                                                               ;
; SC_RRD         ; 7     ; Signed Integer                                                               ;
; SC_PM          ; 1     ; Signed Integer                                                               ;
; SC_BL          ; 1     ; Signed Integer                                                               ;
; SDR_BL         ; 111   ; Unsigned Binary                                                              ;
; SDR_BT         ; 0     ; Unsigned Binary                                                              ;
; SDR_CL         ; 011   ; Unsigned Binary                                                              ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                       ;
; REF_PER        ; 1024  ; Signed Integer                                                                       ;
; SC_CL          ; 3     ; Signed Integer                                                                       ;
; SC_RCD         ; 3     ; Signed Integer                                                                       ;
; SC_RRD         ; 7     ; Signed Integer                                                                       ;
; SC_PM          ; 1     ; Signed Integer                                                                       ;
; SC_BL          ; 1     ; Signed Integer                                                                       ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                      ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                      ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                       ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                       ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                       ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                       ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                       ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_mks1  ; Untyped                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                          ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                       ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                       ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                       ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                       ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                       ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_mks1  ; Untyped                                                                                       ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                      ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                      ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_ohs1  ; Untyped                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                         ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                      ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                      ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                      ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                      ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                      ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_ohs1  ; Untyped                                                                                      ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: disp_driver:disp_driver ;
+----------------+--------------+--------------------------------------+
; Parameter Name ; Value        ; Type                                 ;
+----------------+--------------+--------------------------------------+
; hdat_begin     ; 000100000011 ; Unsigned Binary                      ;
; hdat_end       ; 011000000011 ; Unsigned Binary                      ;
; vdat_begin     ; 000000011000 ; Unsigned Binary                      ;
; vdat_end       ; 001011101000 ; Unsigned Binary                      ;
+----------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|encode:encb ;
+----------------+------------+------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                 ;
+----------------+------------+------------------------------------------------------+
; CTL0           ; 1101010100 ; Unsigned Binary                                      ;
; CTL1           ; 0010101011 ; Unsigned Binary                                      ;
; CTL2           ; 0101010100 ; Unsigned Binary                                      ;
; CTL3           ; 1010101011 ; Unsigned Binary                                      ;
+----------------+------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|encode:encg ;
+----------------+------------+------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                 ;
+----------------+------------+------------------------------------------------------+
; CTL0           ; 1101010100 ; Unsigned Binary                                      ;
; CTL1           ; 0010101011 ; Unsigned Binary                                      ;
; CTL2           ; 0101010100 ; Unsigned Binary                                      ;
; CTL3           ; 1010101011 ; Unsigned Binary                                      ;
+----------------+------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|encode:encr ;
+----------------+------------+------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                 ;
+----------------+------------+------------------------------------------------------+
; CTL0           ; 1101010100 ; Unsigned Binary                                      ;
; CTL1           ; 0010101011 ; Unsigned Binary                                      ;
; CTL2           ; 0101010100 ; Unsigned Binary                                      ;
; CTL3           ; 1010101011 ; Unsigned Binary                                      ;
+----------------+------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                ;
; WIDTH                  ; 4            ; Signed Integer                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                       ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                       ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_s9j ; Untyped                                                                                       ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                ;
; WIDTH                  ; 4            ; Signed Integer                                                                                ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                       ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                       ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_s9j ; Untyped                                                                                       ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0 ;
+------------------------------------+------------------------------------------------------------------+-------------------------------+
; Parameter Name                     ; Value                                                            ; Type                          ;
+------------------------------------+------------------------------------------------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                               ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                              ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                               ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                              ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                                                                ; Untyped                       ;
; OPERATION_MODE                     ; ROM                                                              ; Untyped                       ;
; WIDTH_A                            ; 24                                                               ; Untyped                       ;
; WIDTHAD_A                          ; 8                                                                ; Untyped                       ;
; NUMWORDS_A                         ; 256                                                              ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                     ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                                                             ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                                                             ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                                                             ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                                                             ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                                                             ; Untyped                       ;
; WIDTH_B                            ; 1                                                                ; Untyped                       ;
; WIDTHAD_B                          ; 1                                                                ; Untyped                       ;
; NUMWORDS_B                         ; 1                                                                ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1                                                           ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                           ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                                           ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1                                                           ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                     ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                                                           ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                                                             ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                                                             ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                                                             ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                                                             ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                                                             ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                                                                ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                                                                ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                                             ; Untyped                       ;
; BYTE_SIZE                          ; 8                                                                ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                             ; Untyped                       ;
; INIT_FILE                          ; db/ov5640_sdram_hdmi.ram0_ov5640_init_table_rgb_4dcd7b8d.hdl.mif ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                           ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                                                                ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                           ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                           ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                           ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                           ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                  ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                  ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                                                            ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                            ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                                                                ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                     ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_r391                                                  ; Untyped                       ;
+------------------------------------+------------------------------------------------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 2                                              ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component           ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
; Entity Instance               ; pll_hdmi:pll_hdmi_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                         ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                        ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                        ;
;     -- USE_EAB             ; ON                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                    ;
; Entity Instance                           ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                  ;
;     -- WIDTH_A                            ; 24                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst" ;
+----------------+-------+----------+--------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                ;
+----------------+-------+----------+--------------------------------------------------------+
; datain_3[9..5] ; Input ; Info     ; Stuck at VCC                                           ;
; datain_3[4..0] ; Input ; Info     ; Stuck at GND                                           ;
+----------------+-------+----------+--------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_encoder:u_dvi_encoder|encode:encr" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; c0   ; Input ; Info     ; Stuck at GND                            ;
; c1   ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_encoder:u_dvi_encoder|encode:encg" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; c0   ; Input ; Info     ; Stuck at GND                            ;
; c1   ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "disp_driver:disp_driver"                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Data[18..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Data[9..8]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; Data[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; H_Addr       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; V_Addr       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Disp_PCLK    ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2"                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1"                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2"                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1"                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1"                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1"                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:Sdram_Control_4Port"                                                                                                                                                            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_ADDR[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_MAX_ADDR[19..17] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[23..20] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[16..13] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[9]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_FULL             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; WR1_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; WR2_DATA             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR2_ADDR[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR2_MAX_ADDR[23..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (9 bits) it drives.  The 23 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR2_LENGTH[8..4]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH[2..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_LENGTH[3]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR2_LOAD             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_CLK              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR2_FULL             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; WR2_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_ADDR[23..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (24 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_MAX_ADDR[19..17] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[23..20] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[16..13] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[9]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_EMPTY            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD1_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_DATA             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_ADDR             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_MAX_ADDR         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_LENGTH           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_LOAD             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_CLK              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_EMPTY            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "DVP_Capture:DVP_Capture" ;
+-------+--------+----------+-------------------------+
; Port  ; Type   ; Severity ; Details                 ;
+-------+--------+----------+-------------------------+
; Xaddr ; Output ; Info     ; Explicitly unconnected  ;
; Yaddr ; Output ; Info     ; Explicitly unconnected  ;
+-------+--------+----------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_init:camera_init|i2c_control:i2c_control"                                                                                                                                              ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdreg_req       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rdreg_req[-1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; addr_mode       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; rddata          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; device_id[6..3] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; device_id[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; device_id[7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 65                          ;
; cycloneiii_ddio_out   ; 8                           ;
; cycloneiii_ff         ; 865                         ;
;     CLR               ; 306                         ;
;     CLR SCLR          ; 62                          ;
;     CLR SLD           ; 29                          ;
;     ENA               ; 21                          ;
;     ENA CLR           ; 123                         ;
;     ENA CLR SCLR      ; 70                          ;
;     ENA CLR SLD       ; 16                          ;
;     SCLR              ; 1                           ;
;     SLD               ; 4                           ;
;     plain             ; 233                         ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 1152                        ;
;     arith             ; 259                         ;
;         2 data inputs ; 177                         ;
;         3 data inputs ; 82                          ;
;     normal            ; 893                         ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 40                          ;
;         2 data inputs ; 124                         ;
;         3 data inputs ; 211                         ;
;         4 data inputs ; 501                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 72                          ;
;                       ;                             ;
; Max LUT depth         ; 7.30                        ;
; Average LUT depth     ; 3.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Jan 05 14:09:02 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_sdram_hdmi -c ov5640_sdram_hdmi
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dvp_capture.v
    Info (12023): Found entity 1: DVP_Capture File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/DVP_Capture.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file rtl/camera_init/ov5640_init_table_rgb.v
    Info (12023): Found entity 1: ov5640_init_table_rgb File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/ov5640_init_table_rgb.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/camera_init/ov5640_init_table_jpeg.v
    Info (12023): Found entity 1: ov5640_init_table_jpeg File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/ov5640_init_table_jpeg.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/camera_init/i2c_control.v
    Info (12023): Found entity 1: i2c_control File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/i2c_control.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/camera_init/i2c_bit_shift.v
    Info (12023): Found entity 1: i2c_bit_shift File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/i2c_bit_shift.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file rtl/camera_init/camera_init.v
    Info (12023): Found entity 1: camera_init File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/camera_init.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll_hdmi.v
    Info (12023): Found entity 1: pll_hdmi File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/ip/pll_hdmi.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll.v
    Info (12023): Found entity 1: pll File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/ip/pll.v Line: 39
Info (12021): Found 3 design units, including 3 entities, in source file rtl/dvi_encoder.v
    Info (12023): Found entity 1: dvi_encoder File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v Line: 38
    Info (12023): Found entity 2: encode File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v Line: 106
    Info (12023): Found entity 3: serdes_4b_10to1 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v Line: 222
Info (12021): Found 0 design units, including 0 entities, in source file rtl/vga/disp_parameter_cfg.v
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/disp_driver.v
    Info (12023): Found entity 1: disp_driver File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/vga/disp_driver.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/control_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_4port/command.v
    Info (12023): Found entity 1: command File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ov5640_sdram_hdmi.v
    Info (12023): Found entity 1: ov5640_sdram_hdmi File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 1
Info (12127): Elaborating entity "ov5640_sdram_hdmi" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 44
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/ip/pll.v Line: 102
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/ip/pll.v Line: 102
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/ip/pll.v Line: 102
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "-2000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "52"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "25"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "pll_hdmi" for hierarchy "pll_hdmi:pll_hdmi_inst" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 52
Info (12128): Elaborating entity "altpll" for hierarchy "pll_hdmi:pll_hdmi_inst|altpll:altpll_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/ip/pll_hdmi.v Line: 94
Info (12130): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi_inst|altpll:altpll_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/ip/pll_hdmi.v Line: 94
Info (12133): Instantiated megafunction "pll_hdmi:pll_hdmi_inst|altpll:altpll_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/ip/pll_hdmi.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "200"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "297"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "40"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "297"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_hdmi"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_hdmi_altpll.v
    Info (12023): Found entity 1: pll_hdmi_altpll File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/pll_hdmi_altpll.v Line: 30
Info (12128): Elaborating entity "pll_hdmi_altpll" for hierarchy "pll_hdmi:pll_hdmi_inst|altpll:altpll_component|pll_hdmi_altpll:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "camera_init" for hierarchy "camera_init:camera_init" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 80
Info (12128): Elaborating entity "ov5640_init_table_rgb" for hierarchy "camera_init:camera_init|ov5640_init_table_rgb:camera_init_table" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/camera_init.v Line: 77
Warning (10030): Net "rom.data_a" at ov5640_init_table_rgb.v(34) has no driver or initial value, using a default initial value '0' File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/ov5640_init_table_rgb.v Line: 34
Warning (10030): Net "rom.waddr_a" at ov5640_init_table_rgb.v(34) has no driver or initial value, using a default initial value '0' File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/ov5640_init_table_rgb.v Line: 34
Warning (10030): Net "rom.we_a" at ov5640_init_table_rgb.v(34) has no driver or initial value, using a default initial value '0' File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/ov5640_init_table_rgb.v Line: 34
Info (12128): Elaborating entity "i2c_control" for hierarchy "camera_init:camera_init|i2c_control:i2c_control" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/camera_init.v Line: 194
Info (12128): Elaborating entity "i2c_bit_shift" for hierarchy "camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/camera_init/i2c_control.v Line: 83
Info (12128): Elaborating entity "DVP_Capture" for hierarchy "DVP_Capture:DVP_Capture" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 98
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 161
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(442): truncated value with size 10 to match size of target (9) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 442
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(460): truncated value with size 10 to match size of target (9) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 460
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 196
Warning (10230): Verilog HDL assignment warning at control_interface.v(104): truncated value with size 32 to match size of target (16) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/control_interface.v Line: 104
Warning (10230): Verilog HDL assignment warning at control_interface.v(108): truncated value with size 32 to match size of target (16) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/control_interface.v Line: 108
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|command:command1" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 222
Warning (10240): Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/command.v Line: 225
Warning (10240): Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/command.v Line: 225
Warning (10240): Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/command.v Line: 225
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|sdr_data_path:data_path1" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 231
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(24): truncated value with size 32 to match size of target (2) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/sdr_data_path.v Line: 24
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 244
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 95
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 95
Info (12133): Instantiated megafunction "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 95
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_mks1.tdf
    Info (12023): Found entity 1: dcfifo_mks1 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_mks1" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/a_gray2bin_6ib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/a_graycounter_577.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/a_graycounter_1lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lr81.tdf
    Info (12023): Found entity 1: altsyncram_lr81 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lr81" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info (12023): Found entity 1: dffpipe_8d9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dffpipe_8d9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_8d9" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dffpipe_oe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_8pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_8pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/cmpr_n76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|cmpr_n76:rdempty_eq_comp" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_mks1.tdf Line: 86
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 272
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v Line: 95
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v Line: 95
Info (12133): Instantiated megafunction "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v Line: 95
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ohs1.tdf
    Info (12023): Found entity 1: dcfifo_ohs1 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_ohs1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_ohs1" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ck61.tdf
    Info (12023): Found entity 1: altsyncram_ck61 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ck61" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_ohs1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_ohs1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dcfifo_ohs1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12128): Elaborating entity "disp_driver" for hierarchy "disp_driver:disp_driver" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 185
Info (12128): Elaborating entity "dvi_encoder" for hierarchy "dvi_encoder:u_dvi_encoder" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 201
Info (12128): Elaborating entity "encode" for hierarchy "dvi_encoder:u_dvi_encoder|encode:encb" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v Line: 66
Warning (10230): Verilog HDL assignment warning at dvi_encoder.v(199): truncated value with size 9 to match size of target (8) File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v Line: 199
Info (12128): Elaborating entity "serdes_4b_10to1" for hierarchy "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v Line: 102
Info (12128): Elaborating entity "altddio_out" for hierarchy "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v Line: 303
Info (12130): Elaborated megafunction instantiation "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v Line: 303
Info (12133): Instantiated megafunction "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0" with the following parameter: File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/dvi_encoder.v Line: 303
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf
    Info (12023): Found entity 1: ddio_out_s9j File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/ddio_out_s9j.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_s9j" for hierarchy "dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated" File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|q_b[0]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf Line: 41
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|q_b[1]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf Line: 71
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|q_b[2]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf Line: 101
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|q_b[3]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf Line: 131
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|q_b[4]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf Line: 161
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|q_b[5]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf Line: 191
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|q_b[6]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf Line: 221
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|q_b[7]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf Line: 251
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|q_b[8]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf Line: 281
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|q_b[9]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf Line: 311
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|q_b[10]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf Line: 341
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|q_b[11]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf Line: 371
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|q_b[12]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf Line: 401
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|q_b[13]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf Line: 431
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|q_b[14]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf Line: 461
        Warning (14320): Synthesized away node "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|q_b[15]" File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_ck61.tdf Line: 491
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ov5640_sdram_hdmi.ram0_ov5640_init_table_rgb_4dcd7b8d.hdl.mif
Info (12130): Elaborated megafunction instantiation "camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ov5640_sdram_hdmi.ram0_ov5640_init_table_rgb_4dcd7b8d.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r391.tdf
    Info (12023): Found entity 1: altsyncram_r391 File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_r391.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/ov5640_sdram_hdmi.ram0_ov5640_init_table_rgb_4dcd7b8d.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/ov5640_sdram_hdmi.ram0_ov5640_init_table_rgb_4dcd7b8d.hdl.mif" contains "don't care" values -- overwriting them with 0s File: d:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/DVP_Capture.v Line: 33
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_addr[12]" is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 14
    Warning (13410): Pin "camera_pwdn" is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/rtl/ov5640_sdram_hdmi.v Line: 26
Info (286030): Timing-Driven Synthesis is running
Info (17049): 109 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/output_files/ov5640_sdram_hdmi.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND File: D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/db/altsyncram_lr81.tdf Line: 38
Info (21057): Implemented 1592 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 1445 logic cells
    Info (21064): Implemented 72 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 4845 megabytes
    Info: Processing ended: Wed Jan 05 14:09:19 2022
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Temp_desktop/EDA_design/project/yt3817_fig/ov5640_sdram_hdmi_1280x720/output_files/ov5640_sdram_hdmi.map.smsg.


