Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Feb  1 14:02:30 2022
| Host         : sebastian-ZBook running 64-bit Linux Mint 20
| Command      : report_timing_summary -max_paths 10 -file my_inverter_timing_summary_routed.rpt -pb my_inverter_timing_summary_routed.pb -rpx my_inverter_timing_summary_routed.rpx -warn_on_violation
| Design       : my_inverter
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

       WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
       -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
 400000000.000           0.000                      0                   14           0.179           0.000                      0                   14   200000016.000           0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)                     Period(ns)      Frequency(MHz)
-----  ------------                     ----------      --------------
CLK_I  {0.000 200000002.980}            400000005.960   0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
CLK_I          400000000.000           0.000                      0                   14           0.179           0.000                      0                   14   200000016.000           0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :            0  Failing Endpoints,  Worst Slack 400000000.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 200000016.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             400000000.000ns  (required time - arrival time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            Q_O[0]
                            (output port clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Max at Slow Process Corner
  Requirement:            400000000.000ns  (CLK_I rise@400000000.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 4.033ns (63.323%)  route 2.336ns (36.677%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 400000000.000 - 400000000.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.436    CLK_I_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518     5.954 r  q_reg[0]/Q
                         net (fo=8, routed)           2.336     8.290    Q_O_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.515    11.806 r  Q_O_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.806    Q_O[0]
    P1                                                                r  Q_O[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)  400000000.000 400000000.000 r  
                         clock pessimism              0.000 400000000.000    
                         clock uncertainty           -0.035 400000000.000    
                         output delay                -0.100 400000000.000    
  -------------------------------------------------------------------
                         required time                      400000000.000    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                              400000000.000    

Slack (MET) :             400000000.000ns  (required time - arrival time)
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            Q_O[1]
                            (output port clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Max at Slow Process Corner
  Requirement:            400000000.000ns  (CLK_I rise@400000000.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 4.158ns (69.545%)  route 1.821ns (30.455%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 400000000.000 - 400000000.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.436    CLK_I_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.478     5.914 r  q_reg[1]/Q
                         net (fo=7, routed)           1.821     7.735    Q_O_OBUF[1]
    N2                   OBUF (Prop_obuf_I_O)         3.680    11.415 r  Q_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.415    Q_O[1]
    N2                                                                r  Q_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)  400000000.000 400000000.000 r  
                         clock pessimism              0.000 400000000.000    
                         clock uncertainty           -0.035 400000000.000    
                         output delay                -0.100 400000000.000    
  -------------------------------------------------------------------
                         required time                      400000000.000    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                              400000000.000    

Slack (MET) :             400000000.000ns  (required time - arrival time)
  Source:                 q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            Q_O[2]
                            (output port clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Max at Slow Process Corner
  Requirement:            400000000.000ns  (CLK_I rise@400000000.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 3.966ns (69.894%)  route 1.708ns (30.106%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 400000000.000 - 400000000.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.436    CLK_I_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.892 r  q_reg[2]/Q
                         net (fo=6, routed)           1.708     7.600    Q_O_OBUF[2]
    N1                   OBUF (Prop_obuf_I_O)         3.510    11.110 r  Q_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.110    Q_O[2]
    N1                                                                r  Q_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)  400000000.000 400000000.000 r  
                         clock pessimism              0.000 400000000.000    
                         clock uncertainty           -0.035 400000000.000    
                         output delay                -0.100 400000000.000    
  -------------------------------------------------------------------
                         required time                      400000000.000    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                              400000000.000    

Slack (MET) :             400000000.000ns  (required time - arrival time)
  Source:                 q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            Q_O[3]
                            (output port clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Max at Slow Process Corner
  Requirement:            400000000.000ns  (CLK_I rise@400000000.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 4.105ns (70.346%)  route 1.731ns (29.654%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 400000000.000 - 400000000.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.436    CLK_I_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.419     5.855 r  q_reg[3]/Q
                         net (fo=5, routed)           1.731     7.586    Q_O_OBUF[3]
    M2                   OBUF (Prop_obuf_I_O)         3.686    11.272 r  Q_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.272    Q_O[3]
    M2                                                                r  Q_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)  400000000.000 400000000.000 r  
                         clock pessimism              0.000 400000000.000    
                         clock uncertainty           -0.035 400000000.000    
                         output delay                -0.100 400000000.000    
  -------------------------------------------------------------------
                         required time                      400000000.000    
                         arrival time                         -11.272    
  -------------------------------------------------------------------
                         slack                              400000000.000    

Slack (MET) :             400000000.000ns  (required time - arrival time)
  Source:                 q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            Q_O[4]
                            (output port clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Max at Slow Process Corner
  Requirement:            400000000.000ns  (CLK_I rise@400000000.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 4.036ns (69.146%)  route 1.801ns (30.854%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 400000000.000 - 400000000.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.436    CLK_I_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518     5.954 r  q_reg[4]/Q
                         net (fo=4, routed)           1.801     7.755    Q_O_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518    11.273 r  Q_O_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.273    Q_O[4]
    P3                                                                r  Q_O[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)  400000000.000 400000000.000 r  
                         clock pessimism              0.000 400000000.000    
                         clock uncertainty           -0.035 400000000.000    
                         output delay                -0.100 400000000.000    
  -------------------------------------------------------------------
                         required time                      400000000.000    
                         arrival time                         -11.273    
  -------------------------------------------------------------------
                         slack                              400000000.000    

Slack (MET) :             400000000.000ns  (required time - arrival time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            Q_O[5]
                            (output port clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Max at Slow Process Corner
  Requirement:            400000000.000ns  (CLK_I rise@400000000.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 3.963ns (68.240%)  route 1.845ns (31.760%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 400000000.000 - 400000000.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.436    CLK_I_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.892 r  q_reg[5]/Q
                         net (fo=3, routed)           1.845     7.737    Q_O_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         3.507    11.244 r  Q_O_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.244    Q_O[5]
    N3                                                                r  Q_O[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)  400000000.000 400000000.000 r  
                         clock pessimism              0.000 400000000.000    
                         clock uncertainty           -0.035 400000000.000    
                         output delay                -0.100 400000000.000    
  -------------------------------------------------------------------
                         required time                      400000000.000    
                         arrival time                         -11.244    
  -------------------------------------------------------------------
                         slack                              400000000.000    

Slack (MET) :             400000000.000ns  (required time - arrival time)
  Source:                 q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            Q_O[6]
                            (output port clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Max at Slow Process Corner
  Requirement:            400000000.000ns  (CLK_I rise@400000000.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 3.967ns (68.004%)  route 1.867ns (31.996%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 400000000.000 - 400000000.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.436    CLK_I_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.892 r  q_reg[6]/Q
                         net (fo=2, routed)           1.867     7.759    Q_O_OBUF[6]
    M1                   OBUF (Prop_obuf_I_O)         3.511    11.270 r  Q_O_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.270    Q_O[6]
    M1                                                                r  Q_O[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)  400000000.000 400000000.000 r  
                         clock pessimism              0.000 400000000.000    
                         clock uncertainty           -0.035 400000000.000    
                         output delay                -0.100 400000000.000    
  -------------------------------------------------------------------
                         required time                      400000000.000    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                              400000000.000    

Slack (MET) :             400000000.000ns  (required time - arrival time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400000000.000ns  (CLK_I rise@400000000.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.642ns (53.024%)  route 0.569ns (46.976%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 400000000.000 - 400000000.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.436    CLK_I_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.518     5.954 f  q_reg[0]/Q
                         net (fo=8, routed)           0.569     6.523    Q_O_OBUF[0]
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.124     6.647 r  q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.647    plusOp[0]
    SLICE_X64Y78         FDRE                                         r  q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)  400000000.000 400000000.000 r  
    A16                                               0.000 400000000.000 r  CLK_I (IN)
                         net (fo=0)                   0.000 400000000.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387 400000000.000 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155 400000000.000    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 400000000.000 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.494 400000000.000    CLK_I_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  q_reg[0]/C
                         clock pessimism              0.310 400000000.000    
                         clock uncertainty           -0.035 400000000.000    
    SLICE_X64Y78         FDRE (Setup_fdre_C_D)        0.077 400000000.000    q_reg[0]
  -------------------------------------------------------------------
                         required time                      400000000.000    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                              400000000.000    

Slack (MET) :             400000000.000ns  (required time - arrival time)
  Source:                 q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400000000.000ns  (CLK_I rise@400000000.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.795ns (42.111%)  route 1.093ns (57.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 400000000.000 - 400000000.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.436    CLK_I_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.478     5.914 r  q_reg[1]/Q
                         net (fo=7, routed)           1.093     7.007    Q_O_OBUF[1]
    SLICE_X64Y78         LUT2 (Prop_lut2_I1_O)        0.317     7.324 r  q[1]_i_1/O
                         net (fo=1, routed)           0.000     7.324    plusOp[1]
    SLICE_X64Y78         FDRE                                         r  q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)  400000000.000 400000000.000 r  
    A16                                               0.000 400000000.000 r  CLK_I (IN)
                         net (fo=0)                   0.000 400000000.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387 400000000.000 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155 400000000.000    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 400000000.000 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.494 400000000.000    CLK_I_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  q_reg[1]/C
                         clock pessimism              0.310 400000000.000    
                         clock uncertainty           -0.035 400000000.000    
    SLICE_X64Y78         FDRE (Setup_fdre_C_D)        0.118 400000000.000    q_reg[1]
  -------------------------------------------------------------------
                         required time                      400000000.000    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                              400000000.000    

Slack (MET) :             400000000.000ns  (required time - arrival time)
  Source:                 q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            400000000.000ns  (CLK_I rise@400000000.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.580ns (24.400%)  route 1.797ns (75.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 400000000.000 - 400000000.000 ) 
    Source Clock Delay      (SCD):    5.436ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.730    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.610     5.436    CLK_I_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.456     5.892 r  q_reg[2]/Q
                         net (fo=6, routed)           1.797     7.689    Q_O_OBUF[2]
    SLICE_X65Y78         LUT3 (Prop_lut3_I2_O)        0.124     7.813 r  q[2]_i_1/O
                         net (fo=1, routed)           0.000     7.813    plusOp[2]
    SLICE_X65Y78         FDRE                                         r  q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)  400000000.000 400000000.000 r  
    A16                                               0.000 400000000.000 r  CLK_I (IN)
                         net (fo=0)                   0.000 400000000.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         1.387 400000000.000 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           2.155 400000000.000    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 400000000.000 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           1.494 400000000.000    CLK_I_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[2]/C
                         clock pessimism              0.310 400000000.000    
                         clock uncertainty           -0.035 400000000.000    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.029 400000000.000    q_reg[2]
  -------------------------------------------------------------------
                         required time                      400000000.000    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                              400000000.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_I rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.702%)  route 0.075ns (26.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.581     1.633    CLK_I_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  q_reg[4]/Q
                         net (fo=4, routed)           0.075     1.872    Q_O_OBUF[4]
    SLICE_X65Y78         LUT6 (Prop_lut6_I4_O)        0.045     1.917 r  q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.917    plusOp[5]
    SLICE_X65Y78         FDRE                                         r  q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.850     2.156    CLK_I_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[5]/C
                         clock pessimism             -0.510     1.646    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.092     1.738    q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_I rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.212ns (62.028%)  route 0.130ns (37.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.581     1.633    CLK_I_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  q_reg[0]/Q
                         net (fo=8, routed)           0.130     1.927    Q_O_OBUF[0]
    SLICE_X65Y78         LUT4 (Prop_lut4_I1_O)        0.048     1.975 r  q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.975    plusOp[3]
    SLICE_X65Y78         FDRE                                         r  q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.850     2.156    CLK_I_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[3]/C
                         clock pessimism             -0.510     1.646    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.107     1.753    q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_I rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.692%)  route 0.130ns (38.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.581     1.633    CLK_I_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  q_reg[0]/Q
                         net (fo=8, routed)           0.130     1.927    Q_O_OBUF[0]
    SLICE_X65Y78         LUT3 (Prop_lut3_I0_O)        0.045     1.972 r  q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.972    plusOp[2]
    SLICE_X65Y78         FDRE                                         r  q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.850     2.156    CLK_I_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[2]/C
                         clock pessimism             -0.510     1.646    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.091     1.737    q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_I rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.887%)  route 0.172ns (48.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.581     1.633    CLK_I_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.141     1.774 r  q_reg[6]/Q
                         net (fo=2, routed)           0.172     1.947    Q_O_OBUF[6]
    SLICE_X65Y78         LUT3 (Prop_lut3_I2_O)        0.045     1.992 r  q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.992    plusOp[6]
    SLICE_X65Y78         FDRE                                         r  q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.850     2.156    CLK_I_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[6]/C
                         clock pessimism             -0.523     1.633    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.092     1.725    q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_I rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.547%)  route 0.211ns (50.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.581     1.633    CLK_I_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  q_reg[0]/Q
                         net (fo=8, routed)           0.211     2.008    Q_O_OBUF[0]
    SLICE_X64Y78         LUT2 (Prop_lut2_I0_O)        0.043     2.051 r  q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.051    plusOp[1]
    SLICE_X64Y78         FDRE                                         r  q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.850     2.156    CLK_I_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  q_reg[1]/C
                         clock pessimism             -0.523     1.633    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.131     1.764    q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_I rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.788%)  route 0.211ns (50.212%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.581     1.633    CLK_I_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164     1.797 f  q_reg[0]/Q
                         net (fo=8, routed)           0.211     2.008    Q_O_OBUF[0]
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.053 r  q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.053    plusOp[0]
    SLICE_X64Y78         FDRE                                         r  q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.850     2.156    CLK_I_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  q_reg[0]/C
                         clock pessimism             -0.523     1.633    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.120     1.753    q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_I rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.213ns (46.351%)  route 0.247ns (53.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.581     1.633    CLK_I_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164     1.797 r  q_reg[0]/Q
                         net (fo=8, routed)           0.131     1.928    Q_O_OBUF[0]
    SLICE_X65Y78         LUT5 (Prop_lut5_I1_O)        0.049     1.977 r  q[4]_i_1/O
                         net (fo=1, routed)           0.116     2.093    plusOp[4]
    SLICE_X64Y78         FDRE                                         r  q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.277    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.850     2.156    CLK_I_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  q_reg[4]/C
                         clock pessimism             -0.523     1.633    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)        -0.015     1.618    q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             3.413ns  (arrival time - required time)
  Source:                 q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            Q_O[2]
                            (output port clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CLK_I rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 1.352ns (78.822%)  route 0.363ns (21.178%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.581     1.633    CLK_I_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.141     1.774 r  q_reg[2]/Q
                         net (fo=6, routed)           0.363     2.138    Q_O_OBUF[2]
    N1                   OBUF (Prop_obuf_I_O)         1.211     3.348 r  Q_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.348    Q_O[2]
    N1                                                                r  Q_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -0.100    -0.065    
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           3.348    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.439ns  (arrival time - required time)
  Source:                 q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            Q_O[5]
                            (output port clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CLK_I rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 1.349ns (77.506%)  route 0.392ns (22.494%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.581     1.633    CLK_I_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.141     1.774 r  q_reg[5]/Q
                         net (fo=3, routed)           0.392     2.166    Q_O_OBUF[5]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.375 r  Q_O_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.375    Q_O[5]
    N3                                                                r  Q_O[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -0.100    -0.065    
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  3.439    

Slack (MET) :             3.465ns  (arrival time - required time)
  Source:                 q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Destination:            Q_O[3]
                            (output port clocked by CLK_I  {rise@0.000ns fall@200000000.000ns period=400000000.000ns})
  Path Group:             CLK_I
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CLK_I rise@0.000ns - CLK_I rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 1.394ns (78.915%)  route 0.373ns (21.085%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_I rise edge)      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    CLK_I
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_I_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.027    CLK_I_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK_I_IBUF_BUFG_inst/O
                         net (fo=7, routed)           0.581     1.633    CLK_I_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.128     1.761 r  q_reg[3]/Q
                         net (fo=5, routed)           0.373     2.134    Q_O_OBUF[3]
    M2                   OBUF (Prop_obuf_I_O)         1.266     3.400 r  Q_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.400    Q_O[3]
    M2                                                                r  Q_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock CLK_I rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.035     0.035    
                         output delay                -0.100    -0.065    
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           3.400    
  -------------------------------------------------------------------
                         slack                                  3.465    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 200000016.000 }
Period(ns):         400000032.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)     Slack(ns)      Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         400000032.000  400000032.000  BUFGCTRL_X0Y16  CLK_I_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         400000032.000  400000032.000  SLICE_X64Y78    q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         400000032.000  400000032.000  SLICE_X64Y78    q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         400000032.000  400000032.000  SLICE_X65Y78    q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         400000032.000  400000032.000  SLICE_X65Y78    q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         400000032.000  400000032.000  SLICE_X64Y78    q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         400000032.000  400000032.000  SLICE_X65Y78    q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         400000032.000  400000032.000  SLICE_X65Y78    q_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X65Y78    q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X65Y78    q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X65Y78    q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X65Y78    q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X65Y78    q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X65Y78    q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X65Y78    q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X65Y78    q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         200000016.000  200000016.000  SLICE_X64Y78    q_reg[4]/C



