{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770726610091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770726610091 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2025  Altera Corporation. All rights reserved. " "Copyright (C) 2025  Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770726610091 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770726610091 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770726610091 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770726610091 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770726610091 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770726610091 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770726610091 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770726610091 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera IP License Agreement, or other applicable license " "the Altera IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770726610091 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770726610091 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770726610091 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera and sold by Altera or its authorized distributors.  Please " "Altera and sold by Altera or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770726610091 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the Altera Software License Subscription Agreements  " "refer to the Altera Software License Subscription Agreements " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770726610091 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "on the Quartus Prime software download page. " "on the Quartus Prime software download page." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770726610091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 10 18:00:09 2026 " "Processing started: Tue Feb 10 18:00:09 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770726610091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1770726610091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=CPU.sdc CPU --do_report_timing " "Command: quartus_sta --sdc=CPU.sdc CPU --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1770726610091 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1770726610158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1770726610275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1770726610275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770726610309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770726610309 ""}
{ "Info" "ISTA_SDC_FOUND" "CPU.sdc " "Reading SDC File: 'CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1770726610581 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1770726610585 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1770726610596 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770726610607 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770726610607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.209 " "Worst-case setup slack is -0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.209              -0.282 CLKT  " "   -0.209              -0.282 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770726610608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.583 " "Worst-case hold slack is 0.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 CLKT  " "    0.583               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770726610610 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770726610612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770726610614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.452 " "Worst-case minimum pulse width slack is 4.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.452               0.000 CLKT  " "    4.452               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770726610616 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.209 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.209" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610638 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770726610638 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.209 (VIOLATED) " "Path #1: Setup slack is -0.209 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:inst5\|dffg:inst19\|q " "From Node    : PC:inst5\|dffg:inst19\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Flags:inst4\|register:B\|dffg:my_dff\|q " "To Node      : Flags:inst4\|register:B\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT (INVERTED) " "Launch Clock : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           launch edge time " "     4.750      4.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.924      3.174  F        clock network delay " "     7.924      3.174  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.156      0.232     uTco  PC:inst5\|dffg:inst19\|q " "     8.156      0.232     uTco  PC:inst5\|dffg:inst19\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.156      0.000 FF  CELL  inst5\|inst19\|q\|q " "     8.156      0.000 FF  CELL  inst5\|inst19\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.571      0.415 FF    IC  inst\|inst16\|F\[11\]~2\|datab " "     8.571      0.415 FF    IC  inst\|inst16\|F\[11\]~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.012      0.441 FR  CELL  inst\|inst16\|F\[11\]~2\|combout " "     9.012      0.441 FR  CELL  inst\|inst16\|F\[11\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.285      0.273 RR    IC  inst2\|ADD_SUB~0\|datab " "     9.285      0.273 RR    IC  inst2\|ADD_SUB~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.646      0.361 RR  CELL  inst2\|ADD_SUB~0\|combout " "     9.646      0.361 RR  CELL  inst2\|ADD_SUB~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.105      0.459 RR    IC  inst3\|inst1\|Yi\[0\]~7\|datad " "    10.105      0.459 RR    IC  inst3\|inst1\|Yi\[0\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.244      0.139 RF  CELL  inst3\|inst1\|Yi\[0\]~7\|combout " "    10.244      0.139 RF  CELL  inst3\|inst1\|Yi\[0\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.706      0.462 FF    IC  inst3\|inst1\|Add0~2\|dataa " "    10.706      0.462 FF    IC  inst3\|inst1\|Add0~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.204      0.498 FR  CELL  inst3\|inst1\|Add0~2\|cout " "    11.204      0.498 FR  CELL  inst3\|inst1\|Add0~2\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.204      0.000 RR    IC  inst3\|inst1\|Add0~4\|cin " "    11.204      0.000 RR    IC  inst3\|inst1\|Add0~4\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.270      0.066 RF  CELL  inst3\|inst1\|Add0~4\|cout " "    11.270      0.066 RF  CELL  inst3\|inst1\|Add0~4\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.270      0.000 FF    IC  inst3\|inst1\|Add0~6\|cin " "    11.270      0.000 FF    IC  inst3\|inst1\|Add0~6\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.336      0.066 FR  CELL  inst3\|inst1\|Add0~6\|cout " "    11.336      0.066 FR  CELL  inst3\|inst1\|Add0~6\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.336      0.000 RR    IC  inst3\|inst1\|Add0~8\|cin " "    11.336      0.000 RR    IC  inst3\|inst1\|Add0~8\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.402      0.066 RF  CELL  inst3\|inst1\|Add0~8\|cout " "    11.402      0.066 RF  CELL  inst3\|inst1\|Add0~8\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.402      0.000 FF    IC  inst3\|inst1\|Add0~10\|cin " "    11.402      0.000 FF    IC  inst3\|inst1\|Add0~10\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.468      0.066 FR  CELL  inst3\|inst1\|Add0~10\|cout " "    11.468      0.066 FR  CELL  inst3\|inst1\|Add0~10\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.468      0.000 RR    IC  inst3\|inst1\|Add0~12\|cin " "    11.468      0.000 RR    IC  inst3\|inst1\|Add0~12\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.534      0.066 RF  CELL  inst3\|inst1\|Add0~12\|cout " "    11.534      0.066 RF  CELL  inst3\|inst1\|Add0~12\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.534      0.000 FF    IC  inst3\|inst1\|Add0~14\|cin " "    11.534      0.000 FF    IC  inst3\|inst1\|Add0~14\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.600      0.066 FR  CELL  inst3\|inst1\|Add0~14\|cout " "    11.600      0.066 FR  CELL  inst3\|inst1\|Add0~14\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.600      0.000 RR    IC  inst3\|inst1\|Add0~16\|cin " "    11.600      0.000 RR    IC  inst3\|inst1\|Add0~16\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.136      0.536 RR  CELL  inst3\|inst1\|Add0~16\|combout " "    12.136      0.536 RR  CELL  inst3\|inst1\|Add0~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.752      0.616 RR    IC  inst3\|inst1\|Ov~0\|datac " "    12.752      0.616 RR    IC  inst3\|inst1\|Ov~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.039      0.287 RR  CELL  inst3\|inst1\|Ov~0\|combout " "    13.039      0.287 RR  CELL  inst3\|inst1\|Ov~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.039      0.000 RR    IC  inst4\|B\|my_dff\|q\|d " "    13.039      0.000 RR    IC  inst4\|B\|my_dff\|q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.126      0.087 RR  CELL  Flags:inst4\|register:B\|dffg:my_dff\|q " "    13.126      0.087 RR  CELL  Flags:inst4\|register:B\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.500      9.500           latch edge time " "     9.500      9.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.887      3.387  R        clock network delay " "    12.887      3.387  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.919      0.032           clock pessimism removed " "    12.919      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.899     -0.020           clock uncertainty " "    12.899     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.917      0.018     uTsu  Flags:inst4\|register:B\|dffg:my_dff\|q " "    12.917      0.018     uTsu  Flags:inst4\|register:B\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.126 " "Data Arrival Time  :    13.126" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.917 " "Data Required Time :    12.917" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.209 (VIOLATED) " "Slack              :    -0.209 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610639 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770726610639 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.583 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.583" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610640 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610640 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770726610640 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.583  " "Path #1: Hold slack is 0.583 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DMEM:inst9\|dffg:inst\|q " "From Node    : DMEM:inst9\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DMEM:inst9\|reg_8_bit:inst16\|register:reg0\|dffg:my_dff\|q " "To Node      : DMEM:inst9\|reg_8_bit:inst16\|register:reg0\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.969      2.969  R        clock network delay " "     2.969      2.969  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.201      0.232     uTco  DMEM:inst9\|dffg:inst\|q " "     3.201      0.232     uTco  DMEM:inst9\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.201      0.000 RR  CELL  inst9\|inst\|q\|q " "     3.201      0.000 RR  CELL  inst9\|inst\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.475      0.274 RR    IC  inst9\|inst6\|Out\[0\]~7\|datac " "     3.475      0.274 RR    IC  inst9\|inst6\|Out\[0\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.749      0.274 RR  CELL  inst9\|inst6\|Out\[0\]~7\|combout " "     3.749      0.274 RR  CELL  inst9\|inst6\|Out\[0\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.749      0.000 RR    IC  inst9\|inst16\|reg0\|my_dff\|q\|d " "     3.749      0.000 RR    IC  inst9\|inst16\|reg0\|my_dff\|q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.818      0.069 RR  CELL  DMEM:inst9\|reg_8_bit:inst16\|register:reg0\|dffg:my_dff\|q " "     3.818      0.069 RR  CELL  DMEM:inst9\|reg_8_bit:inst16\|register:reg0\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.081      3.081  R        clock network delay " "     3.081      3.081  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.049     -0.032           clock pessimism removed " "     3.049     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.049      0.000           clock uncertainty " "     3.049      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.235      0.186      uTh  DMEM:inst9\|reg_8_bit:inst16\|register:reg0\|dffg:my_dff\|q " "     3.235      0.186      uTh  DMEM:inst9\|reg_8_bit:inst16\|register:reg0\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.818 " "Data Arrival Time  :     3.818" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.235 " "Data Required Time :     3.235" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.583  " "Slack              :     0.583 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610641 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770726610641 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770726610642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.270 " "Worst-case setup slack is 0.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 CLKT  " "    0.270               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770726610672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.534 " "Worst-case hold slack is 0.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 CLKT  " "    0.534               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770726610675 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770726610677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770726610680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.486 " "Worst-case minimum pulse width slack is 4.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.486               0.000 CLKT  " "    4.486               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770726610682 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.270 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.270" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610702 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610702 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770726610702 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.270  " "Path #1: Setup slack is 0.270 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:inst5\|dffg:inst19\|q " "From Node    : PC:inst5\|dffg:inst19\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Flags:inst4\|register:B\|dffg:my_dff\|q " "To Node      : Flags:inst4\|register:B\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT (INVERTED) " "Launch Clock : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           launch edge time " "     4.750      4.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.613      2.863  F        clock network delay " "     7.613      2.863  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.826      0.213     uTco  PC:inst5\|dffg:inst19\|q " "     7.826      0.213     uTco  PC:inst5\|dffg:inst19\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.826      0.000 FF  CELL  inst5\|inst19\|q\|q " "     7.826      0.000 FF  CELL  inst5\|inst19\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.200      0.374 FF    IC  inst\|inst16\|F\[11\]~2\|datab " "     8.200      0.374 FF    IC  inst\|inst16\|F\[11\]~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.591      0.391 FR  CELL  inst\|inst16\|F\[11\]~2\|combout " "     8.591      0.391 FR  CELL  inst\|inst16\|F\[11\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.843      0.252 RR    IC  inst2\|ADD_SUB~0\|datab " "     8.843      0.252 RR    IC  inst2\|ADD_SUB~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.174      0.331 RR  CELL  inst2\|ADD_SUB~0\|combout " "     9.174      0.331 RR  CELL  inst2\|ADD_SUB~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.609      0.435 RR    IC  inst3\|inst1\|Yi\[0\]~7\|datad " "     9.609      0.435 RR    IC  inst3\|inst1\|Yi\[0\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.734      0.125 RF  CELL  inst3\|inst1\|Yi\[0\]~7\|combout " "     9.734      0.125 RF  CELL  inst3\|inst1\|Yi\[0\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.144      0.410 FF    IC  inst3\|inst1\|Add0~2\|dataa " "    10.144      0.410 FF    IC  inst3\|inst1\|Add0~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.579      0.435 FR  CELL  inst3\|inst1\|Add0~2\|cout " "    10.579      0.435 FR  CELL  inst3\|inst1\|Add0~2\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.579      0.000 RR    IC  inst3\|inst1\|Add0~4\|cin " "    10.579      0.000 RR    IC  inst3\|inst1\|Add0~4\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.637      0.058 RF  CELL  inst3\|inst1\|Add0~4\|cout " "    10.637      0.058 RF  CELL  inst3\|inst1\|Add0~4\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.637      0.000 FF    IC  inst3\|inst1\|Add0~6\|cin " "    10.637      0.000 FF    IC  inst3\|inst1\|Add0~6\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.695      0.058 FR  CELL  inst3\|inst1\|Add0~6\|cout " "    10.695      0.058 FR  CELL  inst3\|inst1\|Add0~6\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.695      0.000 RR    IC  inst3\|inst1\|Add0~8\|cin " "    10.695      0.000 RR    IC  inst3\|inst1\|Add0~8\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.753      0.058 RF  CELL  inst3\|inst1\|Add0~8\|cout " "    10.753      0.058 RF  CELL  inst3\|inst1\|Add0~8\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.753      0.000 FF    IC  inst3\|inst1\|Add0~10\|cin " "    10.753      0.000 FF    IC  inst3\|inst1\|Add0~10\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.811      0.058 FR  CELL  inst3\|inst1\|Add0~10\|cout " "    10.811      0.058 FR  CELL  inst3\|inst1\|Add0~10\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.811      0.000 RR    IC  inst3\|inst1\|Add0~12\|cin " "    10.811      0.000 RR    IC  inst3\|inst1\|Add0~12\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.869      0.058 RF  CELL  inst3\|inst1\|Add0~12\|cout " "    10.869      0.058 RF  CELL  inst3\|inst1\|Add0~12\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.869      0.000 FF    IC  inst3\|inst1\|Add0~14\|cin " "    10.869      0.000 FF    IC  inst3\|inst1\|Add0~14\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.927      0.058 FR  CELL  inst3\|inst1\|Add0~14\|cout " "    10.927      0.058 FR  CELL  inst3\|inst1\|Add0~14\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.927      0.000 RR    IC  inst3\|inst1\|Add0~16\|cin " "    10.927      0.000 RR    IC  inst3\|inst1\|Add0~16\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.410      0.483 RR  CELL  inst3\|inst1\|Add0~16\|combout " "    11.410      0.483 RR  CELL  inst3\|inst1\|Add0~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.992      0.582 RR    IC  inst3\|inst1\|Ov~0\|datac " "    11.992      0.582 RR    IC  inst3\|inst1\|Ov~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.257      0.265 RR  CELL  inst3\|inst1\|Ov~0\|combout " "    12.257      0.265 RR  CELL  inst3\|inst1\|Ov~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.257      0.000 RR    IC  inst4\|B\|my_dff\|q\|d " "    12.257      0.000 RR    IC  inst4\|B\|my_dff\|q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.337      0.080 RR  CELL  Flags:inst4\|register:B\|dffg:my_dff\|q " "    12.337      0.080 RR  CELL  Flags:inst4\|register:B\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.500      9.500           latch edge time " "     9.500      9.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.580      3.080  R        clock network delay " "    12.580      3.080  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.608      0.028           clock pessimism removed " "    12.608      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.588     -0.020           clock uncertainty " "    12.588     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.607      0.019     uTsu  Flags:inst4\|register:B\|dffg:my_dff\|q " "    12.607      0.019     uTsu  Flags:inst4\|register:B\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.337 " "Data Arrival Time  :    12.337" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.607 " "Data Required Time :    12.607" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.270  " "Slack              :     0.270 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610703 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770726610703 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.534 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.534" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770726610705 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.534  " "Path #1: Hold slack is 0.534 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DMEM:inst9\|dffg:inst\|q " "From Node    : DMEM:inst9\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DMEM:inst9\|reg_8_bit:inst16\|register:reg0\|dffg:my_dff\|q " "To Node      : DMEM:inst9\|reg_8_bit:inst16\|register:reg0\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.698      2.698  R        clock network delay " "     2.698      2.698  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.911      0.213     uTco  DMEM:inst9\|dffg:inst\|q " "     2.911      0.213     uTco  DMEM:inst9\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.911      0.000 RR  CELL  inst9\|inst\|q\|q " "     2.911      0.000 RR  CELL  inst9\|inst\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.161      0.250 RR    IC  inst9\|inst6\|Out\[0\]~7\|datac " "     3.161      0.250 RR    IC  inst9\|inst6\|Out\[0\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.413      0.252 RR  CELL  inst9\|inst6\|Out\[0\]~7\|combout " "     3.413      0.252 RR  CELL  inst9\|inst6\|Out\[0\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.413      0.000 RR    IC  inst9\|inst16\|reg0\|my_dff\|q\|d " "     3.413      0.000 RR    IC  inst9\|inst16\|reg0\|my_dff\|q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.475      0.062 RR  CELL  DMEM:inst9\|reg_8_bit:inst16\|register:reg0\|dffg:my_dff\|q " "     3.475      0.062 RR  CELL  DMEM:inst9\|reg_8_bit:inst16\|register:reg0\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.798      2.798  R        clock network delay " "     2.798      2.798  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.770     -0.028           clock pessimism removed " "     2.770     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.770      0.000           clock uncertainty " "     2.770      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.941      0.171      uTh  DMEM:inst9\|reg_8_bit:inst16\|register:reg0\|dffg:my_dff\|q " "     2.941      0.171      uTh  DMEM:inst9\|reg_8_bit:inst16\|register:reg0\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.475 " "Data Arrival Time  :     3.475" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.941 " "Data Required Time :     2.941" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.534  " "Slack              :     0.534 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610705 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770726610705 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770726610706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.967 " "Worst-case setup slack is 1.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.967               0.000 CLKT  " "    1.967               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770726610725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.264 " "Worst-case hold slack is 0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 CLKT  " "    0.264               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770726610728 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770726610731 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770726610734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.146 " "Worst-case minimum pulse width slack is 4.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.146               0.000 CLKT  " "    4.146               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770726610736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770726610736 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.967 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.967" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770726610754 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.967  " "Path #1: Setup slack is 1.967 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:inst5\|dffg:inst19\|q " "From Node    : PC:inst5\|dffg:inst19\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Flags:inst4\|register:B\|dffg:my_dff\|q " "To Node      : Flags:inst4\|register:B\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT (INVERTED) " "Launch Clock : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           launch edge time " "     4.750      4.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.801      2.051  F        clock network delay " "     6.801      2.051  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.906      0.105     uTco  PC:inst5\|dffg:inst19\|q " "     6.906      0.105     uTco  PC:inst5\|dffg:inst19\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.906      0.000 RR  CELL  inst5\|inst19\|q\|q " "     6.906      0.000 RR  CELL  inst5\|inst19\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.058      0.152 RR    IC  inst\|inst16\|F\[11\]~2\|datab " "     7.058      0.152 RR    IC  inst\|inst16\|F\[11\]~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.267      0.209 RF  CELL  inst\|inst16\|F\[11\]~2\|combout " "     7.267      0.209 RF  CELL  inst\|inst16\|F\[11\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.421      0.154 FF    IC  inst2\|ADD_SUB~0\|datab " "     7.421      0.154 FF    IC  inst2\|ADD_SUB~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.597      0.176 FF  CELL  inst2\|ADD_SUB~0\|combout " "     7.597      0.176 FF  CELL  inst2\|ADD_SUB~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.852      0.255 FF    IC  inst3\|inst1\|Yi\[0\]~7\|datad " "     7.852      0.255 FF    IC  inst3\|inst1\|Yi\[0\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.915      0.063 FF  CELL  inst3\|inst1\|Yi\[0\]~7\|combout " "     7.915      0.063 FF  CELL  inst3\|inst1\|Yi\[0\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.149      0.234 FF    IC  inst3\|inst1\|Add0~2\|dataa " "     8.149      0.234 FF    IC  inst3\|inst1\|Add0~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.399      0.250 FR  CELL  inst3\|inst1\|Add0~2\|cout " "     8.399      0.250 FR  CELL  inst3\|inst1\|Add0~2\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.399      0.000 RR    IC  inst3\|inst1\|Add0~4\|cin " "     8.399      0.000 RR    IC  inst3\|inst1\|Add0~4\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.433      0.034 RF  CELL  inst3\|inst1\|Add0~4\|cout " "     8.433      0.034 RF  CELL  inst3\|inst1\|Add0~4\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.433      0.000 FF    IC  inst3\|inst1\|Add0~6\|cin " "     8.433      0.000 FF    IC  inst3\|inst1\|Add0~6\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.467      0.034 FR  CELL  inst3\|inst1\|Add0~6\|cout " "     8.467      0.034 FR  CELL  inst3\|inst1\|Add0~6\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.467      0.000 RR    IC  inst3\|inst1\|Add0~8\|cin " "     8.467      0.000 RR    IC  inst3\|inst1\|Add0~8\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.501      0.034 RF  CELL  inst3\|inst1\|Add0~8\|cout " "     8.501      0.034 RF  CELL  inst3\|inst1\|Add0~8\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.501      0.000 FF    IC  inst3\|inst1\|Add0~10\|cin " "     8.501      0.000 FF    IC  inst3\|inst1\|Add0~10\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.535      0.034 FR  CELL  inst3\|inst1\|Add0~10\|cout " "     8.535      0.034 FR  CELL  inst3\|inst1\|Add0~10\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.535      0.000 RR    IC  inst3\|inst1\|Add0~12\|cin " "     8.535      0.000 RR    IC  inst3\|inst1\|Add0~12\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.569      0.034 RF  CELL  inst3\|inst1\|Add0~12\|cout " "     8.569      0.034 RF  CELL  inst3\|inst1\|Add0~12\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.569      0.000 FF    IC  inst3\|inst1\|Add0~14\|cin " "     8.569      0.000 FF    IC  inst3\|inst1\|Add0~14\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.603      0.034 FR  CELL  inst3\|inst1\|Add0~14\|cout " "     8.603      0.034 FR  CELL  inst3\|inst1\|Add0~14\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.603      0.000 RR    IC  inst3\|inst1\|Add0~16\|cin " "     8.603      0.000 RR    IC  inst3\|inst1\|Add0~16\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.837      0.234 RF  CELL  inst3\|inst1\|Add0~16\|combout " "     8.837      0.234 RF  CELL  inst3\|inst1\|Add0~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.146      0.309 FF    IC  inst3\|inst1\|Ov~0\|datac " "     9.146      0.309 FF    IC  inst3\|inst1\|Ov~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.279      0.133 FF  CELL  inst3\|inst1\|Ov~0\|combout " "     9.279      0.133 FF  CELL  inst3\|inst1\|Ov~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.279      0.000 FF    IC  inst4\|B\|my_dff\|q\|d " "     9.279      0.000 FF    IC  inst4\|B\|my_dff\|q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.329      0.050 FF  CELL  Flags:inst4\|register:B\|dffg:my_dff\|q " "     9.329      0.050 FF  CELL  Flags:inst4\|register:B\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.500      9.500           latch edge time " "     9.500      9.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.290      1.790  R        clock network delay " "    11.290      1.790  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.309      0.019           clock pessimism removed " "    11.309      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.289     -0.020           clock uncertainty " "    11.289     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.296      0.007     uTsu  Flags:inst4\|register:B\|dffg:my_dff\|q " "    11.296      0.007     uTsu  Flags:inst4\|register:B\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.329 " "Data Arrival Time  :     9.329" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.296 " "Data Required Time :    11.296" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.967  " "Slack              :     1.967 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610754 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770726610754 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.264 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.264" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770726610756 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.264  " "Path #1: Hold slack is 0.264 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DMEM:inst9\|dffg:inst\|q " "From Node    : DMEM:inst9\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DMEM:inst9\|reg_8_bit:inst16\|register:reg0\|dffg:my_dff\|q " "To Node      : DMEM:inst9\|reg_8_bit:inst16\|register:reg0\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.589      1.589  R        clock network delay " "     1.589      1.589  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.694      0.105     uTco  DMEM:inst9\|dffg:inst\|q " "     1.694      0.105     uTco  DMEM:inst9\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.694      0.000 RR  CELL  inst9\|inst\|q\|q " "     1.694      0.000 RR  CELL  inst9\|inst\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.822      0.128 RR    IC  inst9\|inst6\|Out\[0\]~7\|datac " "     1.822      0.128 RR    IC  inst9\|inst6\|Out\[0\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.947      0.125 RR  CELL  inst9\|inst6\|Out\[0\]~7\|combout " "     1.947      0.125 RR  CELL  inst9\|inst6\|Out\[0\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.947      0.000 RR    IC  inst9\|inst16\|reg0\|my_dff\|q\|d " "     1.947      0.000 RR    IC  inst9\|inst16\|reg0\|my_dff\|q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.978      0.031 RR  CELL  DMEM:inst9\|reg_8_bit:inst16\|register:reg0\|dffg:my_dff\|q " "     1.978      0.031 RR  CELL  DMEM:inst9\|reg_8_bit:inst16\|register:reg0\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.650      1.650  R        clock network delay " "     1.650      1.650  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.630     -0.020           clock pessimism removed " "     1.630     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.630      0.000           clock uncertainty " "     1.630      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.714      0.084      uTh  DMEM:inst9\|reg_8_bit:inst16\|register:reg0\|dffg:my_dff\|q " "     1.714      0.084      uTh  DMEM:inst9\|reg_8_bit:inst16\|register:reg0\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.978 " "Data Arrival Time  :     1.978" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.714 " "Data Required Time :     1.714" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.264  " "Slack              :     0.264 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770726610756 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770726610756 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770726611062 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770726611063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770726611125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 10 18:00:11 2026 " "Processing ended: Tue Feb 10 18:00:11 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770726611125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770726611125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770726611125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1770726611125 ""}
