
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000386                       # Number of seconds simulated (Second)
simTicks                                    386324622                       # Number of ticks simulated (Tick)
finalTick                                   386324622                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     30.59                       # Real time elapsed on the host (Second)
hostTickRate                                 12629007                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   11048616                       # Number of bytes of host memory used (Byte)
simInsts                                      1434081                       # Number of instructions simulated (Count)
simOps                                        2642858                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    46880                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      86395                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.cc_l3cache.demandHits::cache_hierarchy.l1dcaches0.prefetcher           93                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::cache_hierarchy.l2cache.prefetcher           11                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores0.core.data           41                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores0.core.cc_buffer       211565                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores1.core.cc_buffer        32941                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores2.core.cc_buffer        26460                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores3.core.cc_buffer        22145                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores4.core.cc_buffer        20623                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores5.core.cc_buffer        31777                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores6.core.cc_buffer        22225                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::processor.cores7.core.cc_buffer        28595                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.demandHits::total       396476                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::cache_hierarchy.l1dcaches0.prefetcher           93                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::cache_hierarchy.l2cache.prefetcher           11                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores0.core.data           41                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores0.core.cc_buffer       211565                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores1.core.cc_buffer        32941                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores2.core.cc_buffer        26460                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores3.core.cc_buffer        22145                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores4.core.cc_buffer        20623                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores5.core.cc_buffer        31777                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores6.core.cc_buffer        22225                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::processor.cores7.core.cc_buffer        28595                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.overallHits::total       396476                       # number of overall hits (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l1dcaches0.prefetcher         1666                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::cache_hierarchy.l2cache.prefetcher          481                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores0.core.inst         1720                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores0.core.data         1980                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores1.core.inst           19                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores1.core.data           24                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores2.core.inst            9                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores2.core.data            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores3.core.inst            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores3.core.data           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores4.core.inst            1                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores4.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores5.core.inst           15                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores5.core.data            7                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores6.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores7.core.inst            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores7.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores0.core.cc_buffer         3552                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores1.core.cc_buffer          160                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores2.core.cc_buffer           11                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores3.core.cc_buffer           11                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores4.core.cc_buffer           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores5.core.cc_buffer           11                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores6.core.cc_buffer           11                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::processor.cores7.core.cc_buffer           11                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.demandMisses::total         9748                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l1dcaches0.prefetcher         1666                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::cache_hierarchy.l2cache.prefetcher          481                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores0.core.inst         1720                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores0.core.data         1980                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores1.core.inst           19                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores1.core.data           24                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores2.core.inst            9                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores2.core.data            7                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores3.core.inst            7                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores3.core.data           10                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores4.core.inst            1                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores4.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores5.core.inst           15                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores5.core.data            7                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores6.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores7.core.inst            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores7.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores0.core.cc_buffer         3552                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores1.core.cc_buffer          160                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores2.core.cc_buffer           11                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores3.core.cc_buffer           11                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores4.core.cc_buffer           10                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores5.core.cc_buffer           11                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores6.core.cc_buffer           11                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::processor.cores7.core.cc_buffer           11                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.overallMisses::total         9748                       # number of overall misses (Count)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher    127800900                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l1dcaches1.prefetcher        88578                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::cache_hierarchy.l2cache.prefetcher     38253893                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores0.core.inst     93110130                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores0.core.data    114408810                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores1.core.inst       954045                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores1.core.data      1447551                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores2.core.inst       436230                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores2.core.data       417582                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores3.core.inst       351315                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores3.core.data       590076                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores4.core.inst        46287                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores4.core.data       384948                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores5.core.inst       763569                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores5.core.data       463536                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores6.core.data       351981                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores7.core.inst       334332                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::processor.cores7.core.data       318681                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMissLatency::total    380522444                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher    127800900                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l1dcaches1.prefetcher        88578                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::cache_hierarchy.l2cache.prefetcher     38253893                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores0.core.inst     93110130                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores0.core.data    114408810                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores1.core.inst       954045                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores1.core.data      1447551                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores2.core.inst       436230                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores2.core.data       417582                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores3.core.inst       351315                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores3.core.data       590076                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores4.core.inst        46287                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores4.core.data       384948                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores5.core.inst       763569                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores5.core.data       463536                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores6.core.data       351981                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores7.core.inst       334332                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::processor.cores7.core.data       318681                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMissLatency::total    380522444                       # number of overall miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher         1759                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::cache_hierarchy.l2cache.prefetcher          492                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores0.core.inst         1720                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores0.core.data         2021                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores1.core.inst           19                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores1.core.data           24                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores2.core.inst            9                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores2.core.data            7                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores3.core.inst            7                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores3.core.data           10                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores4.core.inst            1                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores4.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores5.core.inst           15                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores5.core.data            7                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores6.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores7.core.inst            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores7.core.data            6                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores0.core.cc_buffer       215117                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores1.core.cc_buffer        33101                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores2.core.cc_buffer        26471                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores3.core.cc_buffer        22156                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores4.core.cc_buffer        20633                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores5.core.cc_buffer        31788                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores6.core.cc_buffer        22236                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::processor.cores7.core.cc_buffer        28606                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandAccesses::total       406224                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher         1759                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::cache_hierarchy.l2cache.prefetcher          492                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores0.core.inst         1720                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores0.core.data         2021                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores1.core.inst           19                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores1.core.data           24                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores2.core.inst            9                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores2.core.data            7                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores3.core.inst            7                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores3.core.data           10                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores4.core.inst            1                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores4.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores5.core.inst           15                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores5.core.data            7                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores6.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores7.core.inst            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores7.core.data            6                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores0.core.cc_buffer       215117                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores1.core.cc_buffer        33101                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores2.core.cc_buffer        26471                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores3.core.cc_buffer        22156                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores4.core.cc_buffer        20633                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores5.core.cc_buffer        31788                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores6.core.cc_buffer        22236                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::processor.cores7.core.cc_buffer        28606                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.overallAccesses::total       406224                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.947129                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l1dcaches1.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::cache_hierarchy.l2cache.prefetcher     0.977642                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores0.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores0.core.data     0.979713                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores1.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores1.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores2.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores2.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores3.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores3.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores4.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores4.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores5.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores5.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores6.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores7.core.inst            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores7.core.data            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores0.core.cc_buffer     0.016512                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores1.core.cc_buffer     0.004834                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores2.core.cc_buffer     0.000416                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores3.core.cc_buffer     0.000496                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores4.core.cc_buffer     0.000485                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores5.core.cc_buffer     0.000346                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores6.core.cc_buffer     0.000495                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::processor.cores7.core.cc_buffer     0.000385                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMissRate::total     0.023997                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.947129                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l1dcaches1.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::cache_hierarchy.l2cache.prefetcher     0.977642                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores0.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores0.core.data     0.979713                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores1.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores1.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores2.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores2.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores3.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores3.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores4.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores4.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores5.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores5.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores6.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores7.core.inst            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores7.core.data            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores0.core.cc_buffer     0.016512                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores1.core.cc_buffer     0.004834                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores2.core.cc_buffer     0.000416                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores3.core.cc_buffer     0.000496                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores4.core.cc_buffer     0.000485                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores5.core.cc_buffer     0.000346                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores6.core.cc_buffer     0.000495                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::processor.cores7.core.cc_buffer     0.000385                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMissRate::total     0.023997                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 76711.224490                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher        88578                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::cache_hierarchy.l2cache.prefetcher 79529.923077                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores0.core.inst 54133.796512                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores0.core.data 57782.227273                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores1.core.inst 50212.894737                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores1.core.data 60314.625000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores2.core.inst        48470                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores2.core.data 59654.571429                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores3.core.inst 50187.857143                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores3.core.data 59007.600000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores4.core.inst        46287                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores4.core.data        64158                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores5.core.inst 50904.600000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores5.core.data 66219.428571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores6.core.data 58663.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores7.core.inst        55722                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::processor.cores7.core.data 53113.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMissLatency::total 39035.950349                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 76711.224490                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher        88578                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::cache_hierarchy.l2cache.prefetcher 79529.923077                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores0.core.inst 54133.796512                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores0.core.data 57782.227273                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores1.core.inst 50212.894737                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores1.core.data 60314.625000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores2.core.inst        48470                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores2.core.data 59654.571429                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores3.core.inst 50187.857143                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores3.core.data 59007.600000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores4.core.inst        46287                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores4.core.data        64158                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores5.core.inst 50904.600000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores5.core.data 66219.428571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores6.core.data 58663.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores7.core.inst        55722                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::processor.cores7.core.data 53113.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMissLatency::total 39035.950349                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.blockedCycles::no_mshrs          681                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.cc_l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.cc_l3cache.blockedCauses::no_mshrs           24                       # number of times access was blocked (Count)
board.cache_hierarchy.cc_l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.cc_l3cache.avgBlocked::no_mshrs    28.375000                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.cc_l3cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.cc_l3cache.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher           10                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::cache_hierarchy.l2cache.prefetcher           39                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrHits::total           49                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher           10                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::cache_hierarchy.l2cache.prefetcher           39                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.overallMshrHits::total           49                       # number of overall MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         1656                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::cache_hierarchy.l2cache.prefetcher          442                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores0.core.inst         1720                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores0.core.data         1980                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores1.core.inst           19                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores1.core.data           24                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores2.core.inst            9                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores2.core.data            7                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores3.core.inst            7                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores3.core.data           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores4.core.inst            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores4.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores5.core.inst           15                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores5.core.data            7                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores6.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores7.core.inst            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::processor.cores7.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMisses::total         5922                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.cc_l3cache.prefetcher          257                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         1656                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::cache_hierarchy.l2cache.prefetcher          442                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores0.core.inst         1720                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores0.core.data         1980                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores1.core.inst           19                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores1.core.data           24                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores2.core.inst            9                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores2.core.data            7                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores3.core.inst            7                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores3.core.data           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores4.core.inst            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores4.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores5.core.inst           15                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores5.core.data            7                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores6.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores7.core.inst            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::processor.cores7.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.overallMshrMisses::total         6179                       # number of overall MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    126804560                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        88245                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::cache_hierarchy.l2cache.prefetcher     36172989                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores0.core.inst     92537370                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores0.core.data    113749470                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores1.core.inst       947718                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores1.core.data      1439559                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores2.core.inst       433233                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores2.core.data       415251                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores3.core.inst       348984                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores3.core.data       586746                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores4.core.inst        45954                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores4.core.data       382950                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores5.core.inst       758574                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores5.core.data       461205                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores6.core.data       349983                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores7.core.inst       332334                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::processor.cores7.core.data       316683                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissLatency::total    376171808                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher     17118956                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    126804560                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        88245                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::cache_hierarchy.l2cache.prefetcher     36172989                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores0.core.inst     92537370                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores0.core.data    113749470                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores1.core.inst       947718                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores1.core.data      1439559                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores2.core.inst       433233                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores2.core.data       415251                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores3.core.inst       348984                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores3.core.data       586746                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores4.core.inst        45954                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores4.core.data       382950                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores5.core.inst       758574                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores5.core.data       461205                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores6.core.data       349983                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores7.core.inst       332334                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::processor.cores7.core.data       316683                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.overallMshrMissLatency::total    393290764                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.941444                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::cache_hierarchy.l2cache.prefetcher     0.898374                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores0.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores0.core.data     0.979713                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores1.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores2.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores2.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores3.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores3.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores4.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores4.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores5.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores5.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores6.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores7.core.inst            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::processor.cores7.core.data            1                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandMshrMissRate::total     0.014578                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.cc_l3cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.941444                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::cache_hierarchy.l2cache.prefetcher     0.898374                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores0.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores0.core.data     0.979713                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores1.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores1.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores2.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores2.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores3.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores3.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores4.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores4.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores5.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores5.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores6.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores7.core.inst            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::processor.cores7.core.data            1                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.overallMshrMissRate::total     0.015211                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 76572.801932                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        88245                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 81839.341629                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores0.core.inst 53800.796512                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores0.core.data 57449.227273                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores1.core.inst 49879.894737                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores1.core.data 59981.625000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores2.core.inst        48137                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores2.core.data 59321.571429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores3.core.inst 49854.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores3.core.data 58674.600000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores4.core.inst        45954                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores4.core.data        63825                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores5.core.inst 50571.600000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores5.core.data 65886.428571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores6.core.data 58330.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores7.core.inst        55389                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::processor.cores7.core.data 52780.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.demandAvgMshrMissLatency::total 63521.075312                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher 66610.723735                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 76572.801932                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        88245                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 81839.341629                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores0.core.inst 53800.796512                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores0.core.data 57449.227273                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores1.core.inst 49879.894737                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores1.core.data 59981.625000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores2.core.inst        48137                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores2.core.data 59321.571429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores3.core.inst 49854.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores3.core.data 58674.600000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores4.core.inst        45954                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores4.core.data        63825                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores5.core.inst 50571.600000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores5.core.data 65886.428571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores6.core.data 58330.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores7.core.inst        55389                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::processor.cores7.core.data 52780.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.overallAvgMshrMissLatency::total 63649.581486                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMisses::cache_hierarchy.cc_l3cache.prefetcher          257                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMisses::total          257                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher     17118956                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissLatency::total     17118956                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissRate::cache_hierarchy.cc_l3cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.cc_l3cache.prefetcher 66610.723735                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.HardPFReq.avgMshrMissLatency::total 66610.723735                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.hits::processor.cores0.core.data           25                       # number of ReadExReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.hits::total           25                       # number of ReadExReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores0.core.data          664                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores1.core.data           16                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores2.core.data            6                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores3.core.data            6                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores4.core.data            6                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores5.core.data            6                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores6.core.data            6                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::processor.cores7.core.data            6                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.misses::total          716                       # number of ReadExReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores0.core.data     37602693                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores1.core.data       942390                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores2.core.data       361971                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores3.core.data       319014                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores4.core.data       384948                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores5.core.data       403596                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores6.core.data       351981                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::processor.cores7.core.data       318681                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.missLatency::total     40685274                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores0.core.data          689                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores1.core.data           16                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores2.core.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores3.core.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores4.core.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores5.core.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores6.core.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::processor.cores7.core.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.accesses::total          741                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores0.core.data     0.963716                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores1.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores2.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores3.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores4.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores5.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores6.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::processor.cores7.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.missRate::total     0.966262                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores0.core.data 56630.561747                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores1.core.data 58899.375000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores2.core.data 60328.500000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores3.core.data        53169                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores4.core.data        64158                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores5.core.data        67266                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores6.core.data 58663.500000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::processor.cores7.core.data 53113.500000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMissLatency::total 56823.008380                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores0.core.data          664                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores1.core.data           16                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores2.core.data            6                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores3.core.data            6                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores4.core.data            6                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores5.core.data            6                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores6.core.data            6                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::processor.cores7.core.data            6                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMisses::total          716                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores0.core.data     37381581                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores1.core.data       937062                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores2.core.data       359973                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores3.core.data       317016                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores4.core.data       382950                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores5.core.data       401598                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores6.core.data       349983                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::processor.cores7.core.data       316683                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissLatency::total     40446846                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.963716                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores4.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores5.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores6.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::processor.cores7.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.mshrMissRate::total     0.966262                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 56297.561747                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 58566.375000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores2.core.data 59995.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores3.core.data        52836                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores4.core.data        63825                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores5.core.data        66933                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores6.core.data 58330.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::processor.cores7.core.data 52780.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadExReq.avgMshrMissLatency::total 56490.008380                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadReq.hits::processor.cores0.core.cc_buffer       147342                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::processor.cores1.core.cc_buffer        27373                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::processor.cores2.core.cc_buffer        21065                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::processor.cores3.core.cc_buffer        16727                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::processor.cores4.core.cc_buffer        15216                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::processor.cores5.core.cc_buffer        26420                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::processor.cores6.core.cc_buffer        16806                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::processor.cores7.core.cc_buffer        23271                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.hits::total       294220                       # number of ReadReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::processor.cores0.core.cc_buffer          112                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::processor.cores1.core.cc_buffer           24                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::processor.cores2.core.cc_buffer            1                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::processor.cores3.core.cc_buffer            1                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::processor.cores4.core.cc_buffer            1                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::processor.cores5.core.cc_buffer            1                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::processor.cores6.core.cc_buffer            1                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::processor.cores7.core.cc_buffer            1                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.misses::total          142                       # number of ReadReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::processor.cores0.core.cc_buffer       147454                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::processor.cores1.core.cc_buffer        27397                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::processor.cores2.core.cc_buffer        21066                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::processor.cores3.core.cc_buffer        16728                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::processor.cores4.core.cc_buffer        15217                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::processor.cores5.core.cc_buffer        26421                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::processor.cores6.core.cc_buffer        16807                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::processor.cores7.core.cc_buffer        23272                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.accesses::total       294362                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::processor.cores0.core.cc_buffer     0.000760                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::processor.cores1.core.cc_buffer     0.000876                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::processor.cores2.core.cc_buffer     0.000047                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::processor.cores3.core.cc_buffer     0.000060                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::processor.cores4.core.cc_buffer     0.000066                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::processor.cores5.core.cc_buffer     0.000038                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::processor.cores6.core.cc_buffer     0.000059                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::processor.cores7.core.cc_buffer     0.000043                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadReq.missRate::total     0.000482                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher           93                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::cache_hierarchy.l2cache.prefetcher           11                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::processor.cores0.core.data           16                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.hits::total          120                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher         1666                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::cache_hierarchy.l2cache.prefetcher          481                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores0.core.inst         1720                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores0.core.data         1316                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores1.core.inst           19                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores1.core.data            8                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores2.core.inst            9                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores2.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores3.core.inst            7                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores3.core.data            4                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores4.core.inst            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores5.core.inst           15                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores5.core.data            1                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::processor.cores7.core.inst            6                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.misses::total         5255                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher    127800900                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches1.prefetcher        88578                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::cache_hierarchy.l2cache.prefetcher     38253893                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores0.core.inst     93110130                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores0.core.data     76806117                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores1.core.inst       954045                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores1.core.data       505161                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores2.core.inst       436230                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores2.core.data        55611                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores3.core.inst       351315                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores3.core.data       271062                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores4.core.inst        46287                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores5.core.inst       763569                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores5.core.data        59940                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::processor.cores7.core.inst       334332                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missLatency::total    339837170                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher         1759                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::cache_hierarchy.l2cache.prefetcher          492                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores0.core.inst         1720                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores0.core.data         1332                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores1.core.inst           19                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores1.core.data            8                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores2.core.inst            9                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores2.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores3.core.inst            7                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores3.core.data            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores4.core.inst            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores5.core.inst           15                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores5.core.data            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::processor.cores7.core.inst            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.accesses::total         5375                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.947129                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches1.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::cache_hierarchy.l2cache.prefetcher     0.977642                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores0.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores0.core.data     0.987988                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores1.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores1.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores2.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores2.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores3.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores3.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores4.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores5.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores5.core.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::processor.cores7.core.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.missRate::total     0.977674                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 76711.224490                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches1.prefetcher        88578                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l2cache.prefetcher 79529.923077                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 54133.796512                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 58363.310790                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 50212.894737                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores1.core.data 63145.125000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores2.core.inst        48470                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores2.core.data        55611                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores3.core.inst 50187.857143                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores3.core.data 67765.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores4.core.inst        46287                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores5.core.inst 50904.600000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores5.core.data        59940                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::processor.cores7.core.inst        55722                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMissLatency::total 64669.299715                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher           10                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::cache_hierarchy.l2cache.prefetcher           39                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrHits::total           49                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher         1656                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::cache_hierarchy.l2cache.prefetcher          442                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst         1720                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores0.core.data         1316                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores1.core.inst           19                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores1.core.data            8                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores2.core.inst            9                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores2.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores3.core.inst            7                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores3.core.data            4                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores4.core.inst            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores5.core.inst           15                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores5.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::processor.cores7.core.inst            6                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMisses::total         5206                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    126804560                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        88245                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l2cache.prefetcher     36172989                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst     92537370                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data     76367889                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst       947718                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.data       502497                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.inst       433233                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.data        55278                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.inst       348984                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.data       269730                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores4.core.inst        45954                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores5.core.inst       758574                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores5.core.data        59607                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.inst       332334                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissLatency::total    335724962                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.941444                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l2cache.prefetcher     0.898374                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.987988                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores1.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores1.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores2.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores3.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores4.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores5.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores5.core.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::processor.cores7.core.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.mshrMissRate::total     0.968558                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 76572.801932                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        88245                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 81839.341629                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 53800.796512                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 58030.310790                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 49879.894737                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data 62812.125000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.inst        48137                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.data        55278                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.inst 49854.857143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.data 67432.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores4.core.inst        45954                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores5.core.inst 50571.600000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores5.core.data        59607                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.inst        55389                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.ReadSharedReq.avgMshrMissLatency::total 64488.083365                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.cc_l3cache.WriteReq.hits::processor.cores0.core.cc_buffer        64223                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::processor.cores1.core.cc_buffer         5568                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::processor.cores2.core.cc_buffer         5395                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::processor.cores3.core.cc_buffer         5418                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::processor.cores4.core.cc_buffer         5407                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::processor.cores5.core.cc_buffer         5357                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::processor.cores6.core.cc_buffer         5419                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::processor.cores7.core.cc_buffer         5324                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.hits::total       102111                       # number of WriteReq hits (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::processor.cores0.core.cc_buffer         3440                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::processor.cores1.core.cc_buffer          136                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::processor.cores2.core.cc_buffer           10                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::processor.cores3.core.cc_buffer           10                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::processor.cores4.core.cc_buffer            9                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::processor.cores5.core.cc_buffer           10                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::processor.cores6.core.cc_buffer           10                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::processor.cores7.core.cc_buffer           10                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.misses::total         3635                       # number of WriteReq misses (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::processor.cores0.core.cc_buffer        67663                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::processor.cores1.core.cc_buffer         5704                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::processor.cores2.core.cc_buffer         5405                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::processor.cores3.core.cc_buffer         5428                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::processor.cores4.core.cc_buffer         5416                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::processor.cores5.core.cc_buffer         5367                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::processor.cores6.core.cc_buffer         5429                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::processor.cores7.core.cc_buffer         5334                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.accesses::total       105746                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::processor.cores0.core.cc_buffer     0.050840                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::processor.cores1.core.cc_buffer     0.023843                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::processor.cores2.core.cc_buffer     0.001850                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::processor.cores3.core.cc_buffer     0.001842                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::processor.cores4.core.cc_buffer     0.001662                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::processor.cores5.core.cc_buffer     0.001863                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::processor.cores6.core.cc_buffer     0.001842                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::processor.cores7.core.cc_buffer     0.001875                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.WriteReq.missRate::total     0.034375                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.cc_l3cache.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.cc_l3cache.prefetcher.demandMshrMisses         5922                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfIssued          409                       # number of hwpf issued (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfUseful          145                       # number of useful prefetch (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.accuracy     0.354523                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.coverage     0.023900                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfHitInCache           28                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfHitInMSHR          124                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfLate          152                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfIdentified          644                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfBufferHit          127                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfRemovedDemand           51                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfSpanPage          204                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.cc_l3cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.cc_l3cache.tags.tagsInUse  4275.455564                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.cc_l3cache.tags.totalRefs       402655                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.cc_l3cache.tags.sampledRefs         6179                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.cc_l3cache.tags.avgRefs    65.165075                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.cc_l3cache.tags.warmupTick        69597                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.cc_l3cache.prefetcher   191.631850                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher  1174.140642                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher     0.347528                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::cache_hierarchy.l2cache.prefetcher   320.012186                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores0.core.inst  1127.118030                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores0.core.data  1423.037409                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores1.core.inst     6.507905                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores1.core.data     8.239694                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores2.core.inst     2.098328                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores2.core.data     2.339116                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores3.core.inst     1.853042                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores3.core.data     3.179690                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores4.core.inst     0.335111                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores4.core.data     1.987709                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores5.core.inst     4.548056                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores5.core.data     2.247334                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores6.core.data     1.954866                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores7.core.inst     1.936124                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupancies::processor.cores7.core.data     1.940943                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.cc_l3cache.prefetcher     0.005848                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.035832                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.000011                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::cache_hierarchy.l2cache.prefetcher     0.009766                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores0.core.inst     0.034397                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores0.core.data     0.043428                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores1.core.inst     0.000199                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores1.core.data     0.000251                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores2.core.inst     0.000064                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores2.core.data     0.000071                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores3.core.inst     0.000057                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores3.core.data     0.000097                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores4.core.inst     0.000010                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores4.core.data     0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores5.core.inst     0.000139                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores5.core.data     0.000069                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores6.core.data     0.000060                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores7.core.inst     0.000059                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::processor.cores7.core.data     0.000059                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.avgOccs::total     0.130477                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.cc_l3cache.tags.occupanciesTaskId::1022         2356                       # Occupied blocks per task id (Count)
board.cache_hierarchy.cc_l3cache.tags.occupanciesTaskId::1024         3823                       # Occupied blocks per task id (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1022::0           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1022::2         2344                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1024::0          172                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1024::1           34                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ageTaskId_1024::2         3617                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.cc_l3cache.tags.ratioOccsTaskId::1022     0.071899                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.cc_l3cache.tags.ratioOccsTaskId::1024     0.116669                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.cc_l3cache.tags.tagAccesses      6505763                       # Number of tag accesses (Count)
board.cache_hierarchy.cc_l3cache.tags.dataAccesses      6505763                       # Number of data accesses (Count)
board.cache_hierarchy.cc_l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches2.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches3.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches4.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches5.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches6.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches7.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches0.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches0.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches0.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches0.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches0.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches0.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches1.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches1.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches1.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches1.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches1.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches2.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches2.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches2.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches2.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches2.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches2.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches2.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches2.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches3.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches3.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches3.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches3.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches3.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches3.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches3.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches3.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches4.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches4.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches4.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches4.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches4.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches4.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches4.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches4.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches5.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches5.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches5.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches5.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches5.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches5.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches5.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches5.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches6.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches6.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches6.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches6.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches6.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches6.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches6.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches6.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches7.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches7.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches7.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches7.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches7.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches7.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches7.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches7.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.demandHits::processor.cores0.core.data       199626                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.demandHits::total       199626                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::processor.cores0.core.data       199626                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.overallHits::total       199626                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::processor.cores0.core.data        14218                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.demandMisses::total        14218                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::processor.cores0.core.data        14218                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.overallMisses::total        14218                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches0.demandMissLatency::processor.cores0.core.data    414707877                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMissLatency::total    414707877                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::processor.cores0.core.data    414707877                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMissLatency::total    414707877                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandAccesses::processor.cores0.core.data       213844                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandAccesses::total       213844                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::processor.cores0.core.data       213844                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.overallAccesses::total       213844                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches0.demandMissRate::processor.cores0.core.data     0.066488                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMissRate::total     0.066488                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::processor.cores0.core.data     0.066488                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMissRate::total     0.066488                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::processor.cores0.core.data 29167.806794                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMissLatency::total 29167.806794                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::processor.cores0.core.data 29167.806794                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMissLatency::total 29167.806794                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches0.writebacks::writebacks         1584                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.writebacks::total         1584                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::processor.cores0.core.data         8705                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrHits::total         8705                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::processor.cores0.core.data         8705                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.overallMshrHits::total         8705                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::processor.cores0.core.data         5513                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMisses::total         5513                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         2227                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::processor.cores0.core.data         5513                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.overallMshrMisses::total         7740                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::processor.cores0.core.data    134790075                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissLatency::total    134790075                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    146553946                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::processor.cores0.core.data    134790075                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.overallMshrMissLatency::total    281344021                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::processor.cores0.core.data     0.025780                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandMshrMissRate::total     0.025780                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::processor.cores0.core.data     0.025780                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.overallMshrMissRate::total     0.036195                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::processor.cores0.core.data 24449.496644                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.demandAvgMshrMissLatency::total 24449.496644                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 65807.788954                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::processor.cores0.core.data 24449.496644                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.overallAvgMshrMissLatency::total 36349.356718                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.replacements         5262                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher         2227                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMisses::total         2227                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    146553946                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissLatency::total    146553946                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 65807.788954                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.HardPFReq.avgMshrMissLatency::total 65807.788954                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.hits::processor.cores0.core.data          183                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.hits::total          183                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.misses::processor.cores0.core.data         1118                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.misses::total         1118                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missLatency::processor.cores0.core.data      2199798                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missLatency::total      2199798                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.accesses::processor.cores0.core.data         1301                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.accesses::total         1301                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missRate::processor.cores0.core.data     0.859339                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.missRate::total     0.859339                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMissLatency::processor.cores0.core.data  1967.618962                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMissLatency::total  1967.618962                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMisses::processor.cores0.core.data         1118                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMisses::total         1118                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissLatency::processor.cores0.core.data      6629031                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissLatency::total      6629031                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissRate::processor.cores0.core.data     0.859339                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.mshrMissRate::total     0.859339                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMshrMissLatency::processor.cores0.core.data  5929.365832                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWReadReq.avgMshrMissLatency::total  5929.365832                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.hits::processor.cores0.core.data         1301                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.hits::total         1301                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.accesses::processor.cores0.core.data         1301                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.LockedRMWWriteReq.accesses::total         1301                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::processor.cores0.core.data       135100                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.hits::total       135100                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::processor.cores0.core.data        12376                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.misses::total        12376                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::processor.cores0.core.data    369522774                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.missLatency::total    369522774                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::processor.cores0.core.data       147476                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.accesses::total       147476                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::processor.cores0.core.data     0.083919                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.missRate::total     0.083919                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::processor.cores0.core.data 29858.013413                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMissLatency::total 29858.013413                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::processor.cores0.core.data         8654                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrHits::total         8654                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::processor.cores0.core.data         3722                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMisses::total         3722                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::processor.cores0.core.data     91324917                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissLatency::total     91324917                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::processor.cores0.core.data     0.025238                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.mshrMissRate::total     0.025238                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.data 24536.517195                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.ReadReq.avgMshrMissLatency::total 24536.517195                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.hits::processor.cores0.core.data        64526                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.hits::total        64526                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::processor.cores0.core.data         1842                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.misses::total         1842                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::processor.cores0.core.data     45185103                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.missLatency::total     45185103                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::processor.cores0.core.data        66368                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.accesses::total        66368                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::processor.cores0.core.data     0.027754                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.missRate::total     0.027754                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::processor.cores0.core.data 24530.457655                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMissLatency::total 24530.457655                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::processor.cores0.core.data           51                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrHits::total           51                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::processor.cores0.core.data         1791                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMisses::total         1791                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::processor.cores0.core.data     43465158                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissLatency::total     43465158                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::processor.cores0.core.data     0.026986                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.mshrMissRate::total     0.026986                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::processor.cores0.core.data 24268.653266                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.WriteReq.avgMshrMissLatency::total 24268.653266                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches0.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.prefetcher.demandMshrMisses         5513                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIssued         9596                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUnused          481                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUseful         1309                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulButMiss            1                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.accuracy     0.136411                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.coverage     0.191879                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInCache         2419                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInMSHR         4950                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfLate         7369                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfIdentified        14933                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfBufferHit         4104                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedDemand           89                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfSpanPage         1327                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches0.tags.tagsInUse   470.845483                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches0.tags.totalRefs       209968                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.sampledRefs         7944                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches0.tags.avgRefs    26.431017                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches0.tags.warmupTick       139860                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches0.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher   118.938486                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupancies::processor.cores0.core.data   351.906996                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.232302                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::processor.cores0.core.data     0.687318                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.avgOccs::total     0.919620                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1022           31                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.occupanciesTaskId::1024          468                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::0            7                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::1            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1022::2           19                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::0          130                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::1           56                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ageTaskId_1024::2          282                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1022     0.060547                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.ratioOccsTaskId::1024     0.914062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches0.tags.tagAccesses      1739512                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.dataAccesses      1739512                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.demandHits::processor.cores1.core.data        31556                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.demandHits::total        31556                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::processor.cores1.core.data        31556                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.overallHits::total        31556                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::processor.cores1.core.data         3958                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.demandMisses::total         3958                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::processor.cores1.core.data         3958                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.overallMisses::total         3958                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches1.demandMissLatency::processor.cores1.core.data     10596060                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMissLatency::total     10596060                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMissLatency::processor.cores1.core.data     10596060                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMissLatency::total     10596060                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandAccesses::processor.cores1.core.data        35514                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandAccesses::total        35514                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::processor.cores1.core.data        35514                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.overallAccesses::total        35514                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches1.demandMissRate::processor.cores1.core.data     0.111449                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMissRate::total     0.111449                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::processor.cores1.core.data     0.111449                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMissRate::total     0.111449                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandAvgMissLatency::processor.cores1.core.data  2677.124811                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches1.demandAvgMissLatency::total  2677.124811                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMissLatency::processor.cores1.core.data  2677.124811                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMissLatency::total  2677.124811                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches1.demandMshrHits::processor.cores1.core.data         1880                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.demandMshrHits::total         1880                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.overallMshrHits::processor.cores1.core.data         1880                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.overallMshrHits::total         1880                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMisses::processor.cores1.core.data         2078                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMisses::total         2078                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::processor.cores1.core.data         2078                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.overallMshrMisses::total         2083                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.demandMshrMissLatency::processor.cores1.core.data      4900428                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMshrMissLatency::total      4900428                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher       316345                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::processor.cores1.core.data      4900428                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.overallMshrMissLatency::total      5216773                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.demandMshrMissRate::processor.cores1.core.data     0.058512                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandMshrMissRate::total     0.058512                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::processor.cores1.core.data     0.058512                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.overallMshrMissRate::total     0.058653                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches1.demandAvgMshrMissLatency::processor.cores1.core.data  2358.242541                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.demandAvgMshrMissLatency::total  2358.242541                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        63269                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::processor.cores1.core.data  2358.242541                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.overallAvgMshrMissLatency::total  2504.451752                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher            5                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMisses::total            5                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher       316345                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissLatency::total       316345                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        63269                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.HardPFReq.avgMshrMissLatency::total        63269                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.hits::processor.cores1.core.data           45                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.hits::total           45                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.misses::processor.cores1.core.data         1150                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.misses::total         1150                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missLatency::processor.cores1.core.data      2260404                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missLatency::total      2260404                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.accesses::processor.cores1.core.data         1195                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.accesses::total         1195                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missRate::processor.cores1.core.data     0.962343                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.missRate::total     0.962343                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMissLatency::processor.cores1.core.data  1965.568696                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMissLatency::total  1965.568696                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMisses::processor.cores1.core.data         1150                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMisses::total         1150                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissLatency::processor.cores1.core.data      6480180                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissLatency::total      6480180                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissRate::processor.cores1.core.data     0.962343                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.mshrMissRate::total     0.962343                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMshrMissLatency::processor.cores1.core.data  5634.939130                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWReadReq.avgMshrMissLatency::total  5634.939130                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.hits::processor.cores1.core.data         1195                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.hits::total         1195                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.accesses::processor.cores1.core.data         1195                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.LockedRMWWriteReq.accesses::total         1195                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.hits::processor.cores1.core.data        27930                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.hits::total        27930                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::processor.cores1.core.data         3075                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.misses::total         3075                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missLatency::processor.cores1.core.data      8089902                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.missLatency::total      8089902                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::processor.cores1.core.data        31005                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.accesses::total        31005                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::processor.cores1.core.data     0.099178                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.missRate::total     0.099178                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.avgMissLatency::processor.cores1.core.data  2630.862439                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMissLatency::total  2630.862439                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.mshrHits::processor.cores1.core.data         1879                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrHits::total         1879                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMisses::processor.cores1.core.data         1196                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMisses::total         1196                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissLatency::processor.cores1.core.data      2692305                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissLatency::total      2692305                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissRate::processor.cores1.core.data     0.038574                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.mshrMissRate::total     0.038574                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrMissLatency::processor.cores1.core.data  2251.091137                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.ReadReq.avgMshrMissLatency::total  2251.091137                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.hits::processor.cores1.core.data         3626                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.hits::total         3626                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::processor.cores1.core.data          883                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.misses::total          883                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missLatency::processor.cores1.core.data      2506158                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.missLatency::total      2506158                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::processor.cores1.core.data         4509                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.accesses::total         4509                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::processor.cores1.core.data     0.195831                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.missRate::total     0.195831                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.avgMissLatency::processor.cores1.core.data  2838.231031                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.avgMissLatency::total  2838.231031                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.mshrHits::processor.cores1.core.data            1                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMisses::processor.cores1.core.data          882                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMisses::total          882                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissLatency::processor.cores1.core.data      2208123                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissLatency::total      2208123                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissRate::processor.cores1.core.data     0.195609                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.mshrMissRate::total     0.195609                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches1.WriteReq.avgMshrMissLatency::processor.cores1.core.data  2503.540816                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.WriteReq.avgMshrMissLatency::total  2503.540816                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches1.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.prefetcher.demandMshrMisses         2078                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIssued            9                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUseful            4                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.accuracy     0.444444                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.coverage     0.001921                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInCache            4                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfLate            4                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfIdentified            9                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfSpanPage            7                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches1.tags.tagsInUse    70.702379                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches1.tags.totalRefs        36031                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.sampledRefs         2330                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches1.tags.avgRefs    15.463948                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches1.tags.warmupTick    251500914                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches1.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher     1.736861                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupancies::processor.cores1.core.data    68.965518                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.003392                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::processor.cores1.core.data     0.134698                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.avgOccs::total     0.138091                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1022            5                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.occupanciesTaskId::1024          212                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1022::2            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::1           50                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ageTaskId_1024::2          162                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1022     0.009766                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.ratioOccsTaskId::1024     0.414062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches1.tags.tagAccesses       305562                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.dataAccesses       305562                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.demandHits::processor.cores2.core.data        25076                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches2.demandHits::total        25076                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches2.overallHits::processor.cores2.core.data        25076                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches2.overallHits::total        25076                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches2.demandMisses::processor.cores2.core.data         3708                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches2.demandMisses::total         3708                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches2.overallMisses::processor.cores2.core.data         3708                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches2.overallMisses::total         3708                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches2.demandMissLatency::processor.cores2.core.data      8128530                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandMissLatency::total      8128530                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMissLatency::processor.cores2.core.data      8128530                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMissLatency::total      8128530                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandAccesses::processor.cores2.core.data        28784                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.demandAccesses::total        28784                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.overallAccesses::processor.cores2.core.data        28784                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.overallAccesses::total        28784                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches2.demandMissRate::processor.cores2.core.data     0.128822                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandMissRate::total     0.128822                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMissRate::processor.cores2.core.data     0.128822                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMissRate::total     0.128822                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandAvgMissLatency::processor.cores2.core.data  2192.160194                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches2.demandAvgMissLatency::total  2192.160194                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMissLatency::processor.cores2.core.data  2192.160194                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMissLatency::total  2192.160194                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches2.demandMshrHits::processor.cores2.core.data         1761                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.demandMshrHits::total         1761                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.overallMshrHits::processor.cores2.core.data         1761                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.overallMshrHits::total         1761                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.demandMshrMisses::processor.cores2.core.data         1947                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.demandMshrMisses::total         1947                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrMisses::processor.cores2.core.data         1947                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.overallMshrMisses::total         1947                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.demandMshrMissLatency::processor.cores2.core.data      3526470                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandMshrMissLatency::total      3526470                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrMissLatency::processor.cores2.core.data      3526470                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.overallMshrMissLatency::total      3526470                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.demandMshrMissRate::processor.cores2.core.data     0.067642                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandMshrMissRate::total     0.067642                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMshrMissRate::processor.cores2.core.data     0.067642                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.overallMshrMissRate::total     0.067642                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches2.demandAvgMshrMissLatency::processor.cores2.core.data  1811.232666                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.demandAvgMshrMissLatency::total  1811.232666                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrMissLatency::processor.cores2.core.data  1811.232666                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.overallAvgMshrMissLatency::total  1811.232666                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.hits::processor.cores2.core.data           86                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.hits::total           86                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.misses::processor.cores2.core.data         1128                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.misses::total         1128                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missLatency::processor.cores2.core.data      2289375                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missLatency::total      2289375                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.accesses::processor.cores2.core.data         1214                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.accesses::total         1214                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missRate::processor.cores2.core.data     0.929160                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.missRate::total     0.929160                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMissLatency::processor.cores2.core.data  2029.587766                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMissLatency::total  2029.587766                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMisses::processor.cores2.core.data         1128                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMisses::total         1128                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissLatency::processor.cores2.core.data      6655671                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissLatency::total      6655671                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissRate::processor.cores2.core.data     0.929160                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.mshrMissRate::total     0.929160                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMshrMissLatency::processor.cores2.core.data  5900.417553                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWReadReq.avgMshrMissLatency::total  5900.417553                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.hits::processor.cores2.core.data         1214                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.hits::total         1214                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.accesses::processor.cores2.core.data         1214                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.LockedRMWWriteReq.accesses::total         1214                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.hits::processor.cores2.core.data        21739                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.hits::total        21739                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.misses::processor.cores2.core.data         2854                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.misses::total         2854                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.missLatency::processor.cores2.core.data      6293367                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.missLatency::total      6293367                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.accesses::processor.cores2.core.data        24593                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.accesses::total        24593                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.missRate::processor.cores2.core.data     0.116049                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.missRate::total     0.116049                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.avgMissLatency::processor.cores2.core.data  2205.104064                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.avgMissLatency::total  2205.104064                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.mshrHits::processor.cores2.core.data         1761                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrHits::total         1761                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMisses::processor.cores2.core.data         1093                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMisses::total         1093                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissLatency::processor.cores2.core.data      1975689                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissLatency::total      1975689                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissRate::processor.cores2.core.data     0.044444                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.mshrMissRate::total     0.044444                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.ReadReq.avgMshrMissLatency::processor.cores2.core.data  1807.583715                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.ReadReq.avgMshrMissLatency::total  1807.583715                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.hits::processor.cores2.core.data         3337                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.hits::total         3337                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.misses::processor.cores2.core.data          854                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.misses::total          854                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.missLatency::processor.cores2.core.data      1835163                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.missLatency::total      1835163                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.accesses::processor.cores2.core.data         4191                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.accesses::total         4191                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.missRate::processor.cores2.core.data     0.203770                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.missRate::total     0.203770                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.avgMissLatency::processor.cores2.core.data  2148.902810                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.avgMissLatency::total  2148.902810                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMisses::processor.cores2.core.data          854                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMisses::total          854                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissLatency::processor.cores2.core.data      1550781                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissLatency::total      1550781                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissRate::processor.cores2.core.data     0.203770                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.mshrMissRate::total     0.203770                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches2.WriteReq.avgMshrMissLatency::processor.cores2.core.data  1815.902810                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.WriteReq.avgMshrMissLatency::total  1815.902810                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches2.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.prefetcher.demandMshrMisses         1947                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches2.tags.tagsInUse    34.080069                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches2.tags.totalRefs        29451                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches2.tags.sampledRefs         2203                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches2.tags.avgRefs    13.368588                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches2.tags.warmupTick    253409337                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches2.tags.occupancies::processor.cores2.core.data    34.080069                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::processor.cores2.core.data     0.066563                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.avgOccs::total     0.066563                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches2.tags.occupanciesTaskId::1024          139                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1024::1           72                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ageTaskId_1024::2           67                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches2.tags.ratioOccsTaskId::1024     0.271484                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches2.tags.tagAccesses       251899                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches2.tags.dataAccesses       251899                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.demandHits::processor.cores3.core.data        20851                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches3.demandHits::total        20851                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches3.overallHits::processor.cores3.core.data        20851                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches3.overallHits::total        20851                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches3.demandMisses::processor.cores3.core.data         3838                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches3.demandMisses::total         3838                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches3.overallMisses::processor.cores3.core.data         3838                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches3.overallMisses::total         3838                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches3.demandMissLatency::processor.cores3.core.data      8388603                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandMissLatency::total      8388603                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMissLatency::processor.cores3.core.data      8388603                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMissLatency::total      8388603                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandAccesses::processor.cores3.core.data        24689                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.demandAccesses::total        24689                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.overallAccesses::processor.cores3.core.data        24689                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.overallAccesses::total        24689                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches3.demandMissRate::processor.cores3.core.data     0.155454                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandMissRate::total     0.155454                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMissRate::processor.cores3.core.data     0.155454                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMissRate::total     0.155454                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandAvgMissLatency::processor.cores3.core.data  2185.670401                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches3.demandAvgMissLatency::total  2185.670401                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMissLatency::processor.cores3.core.data  2185.670401                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMissLatency::total  2185.670401                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches3.demandMshrHits::processor.cores3.core.data         1832                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.demandMshrHits::total         1832                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.overallMshrHits::processor.cores3.core.data         1832                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.overallMshrHits::total         1832                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.demandMshrMisses::processor.cores3.core.data         2006                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.demandMshrMisses::total         2006                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrMisses::processor.cores3.core.data         2006                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.overallMshrMisses::total         2006                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.demandMshrMissLatency::processor.cores3.core.data      3592071                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandMshrMissLatency::total      3592071                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMshrMissLatency::processor.cores3.core.data      3592071                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.overallMshrMissLatency::total      3592071                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.demandMshrMissRate::processor.cores3.core.data     0.081251                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandMshrMissRate::total     0.081251                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMshrMissRate::processor.cores3.core.data     0.081251                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.overallMshrMissRate::total     0.081251                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches3.demandAvgMshrMissLatency::processor.cores3.core.data  1790.663509                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.demandAvgMshrMissLatency::total  1790.663509                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMshrMissLatency::processor.cores3.core.data  1790.663509                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.overallAvgMshrMissLatency::total  1790.663509                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.hits::processor.cores3.core.data           48                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.hits::total           48                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.misses::processor.cores3.core.data         1173                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.misses::total         1173                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missLatency::processor.cores3.core.data      2297700                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missLatency::total      2297700                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.accesses::processor.cores3.core.data         1221                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.accesses::total         1221                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missRate::processor.cores3.core.data     0.960688                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.missRate::total     0.960688                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMissLatency::processor.cores3.core.data  1958.823529                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMissLatency::total  1958.823529                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMisses::processor.cores3.core.data         1173                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMisses::total         1173                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissLatency::processor.cores3.core.data      6643683                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissLatency::total      6643683                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissRate::processor.cores3.core.data     0.960688                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.mshrMissRate::total     0.960688                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMshrMissLatency::processor.cores3.core.data  5663.838875                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWReadReq.avgMshrMissLatency::total  5663.838875                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.hits::processor.cores3.core.data         1221                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.hits::total         1221                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.accesses::processor.cores3.core.data         1221                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.LockedRMWWriteReq.accesses::total         1221                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.hits::processor.cores3.core.data        17517                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.hits::total        17517                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.misses::processor.cores3.core.data         2965                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.misses::total         2965                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.missLatency::processor.cores3.core.data      6571089                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.missLatency::total      6571089                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.accesses::processor.cores3.core.data        20482                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.accesses::total        20482                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.missRate::processor.cores3.core.data     0.144761                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.missRate::total     0.144761                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.avgMissLatency::processor.cores3.core.data  2216.218887                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.avgMissLatency::total  2216.218887                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.mshrHits::processor.cores3.core.data         1832                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrHits::total         1832                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMisses::processor.cores3.core.data         1133                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMisses::total         1133                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissLatency::processor.cores3.core.data      2065266                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissLatency::total      2065266                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissRate::processor.cores3.core.data     0.055317                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.mshrMissRate::total     0.055317                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.ReadReq.avgMshrMissLatency::processor.cores3.core.data  1822.829656                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.ReadReq.avgMshrMissLatency::total  1822.829656                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.hits::processor.cores3.core.data         3334                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.hits::total         3334                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.misses::processor.cores3.core.data          873                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.misses::total          873                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.missLatency::processor.cores3.core.data      1817514                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.missLatency::total      1817514                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.accesses::processor.cores3.core.data         4207                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.accesses::total         4207                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.missRate::processor.cores3.core.data     0.207511                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.missRate::total     0.207511                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.avgMissLatency::processor.cores3.core.data  2081.917526                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.avgMissLatency::total  2081.917526                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMisses::processor.cores3.core.data          873                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMisses::total          873                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissLatency::processor.cores3.core.data      1526805                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissLatency::total      1526805                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissRate::processor.cores3.core.data     0.207511                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.mshrMissRate::total     0.207511                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches3.WriteReq.avgMshrMissLatency::processor.cores3.core.data  1748.917526                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.WriteReq.avgMshrMissLatency::total  1748.917526                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches3.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.prefetcher.demandMshrMisses         2006                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches3.tags.tagsInUse    34.555056                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches3.tags.totalRefs        25300                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches3.tags.sampledRefs         2273                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches3.tags.avgRefs    11.130664                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches3.tags.warmupTick    254914164                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches3.tags.occupancies::processor.cores3.core.data    34.555056                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::processor.cores3.core.data     0.067490                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.avgOccs::total     0.067490                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches3.tags.occupanciesTaskId::1024          127                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1024::1           61                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ageTaskId_1024::2           66                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches3.tags.ratioOccsTaskId::1024     0.248047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches3.tags.tagAccesses       219321                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches3.tags.dataAccesses       219321                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.demandHits::processor.cores4.core.data        19267                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches4.demandHits::total        19267                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches4.overallHits::processor.cores4.core.data        19267                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches4.overallHits::total        19267                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches4.demandMisses::processor.cores4.core.data         3839                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches4.demandMisses::total         3839                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches4.overallMisses::processor.cores4.core.data         3839                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches4.overallMisses::total         3839                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches4.demandMissLatency::processor.cores4.core.data      8103888                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandMissLatency::total      8103888                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMissLatency::processor.cores4.core.data      8103888                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMissLatency::total      8103888                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandAccesses::processor.cores4.core.data        23106                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.demandAccesses::total        23106                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.overallAccesses::processor.cores4.core.data        23106                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.overallAccesses::total        23106                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches4.demandMissRate::processor.cores4.core.data     0.166147                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandMissRate::total     0.166147                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMissRate::processor.cores4.core.data     0.166147                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMissRate::total     0.166147                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandAvgMissLatency::processor.cores4.core.data  2110.937223                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches4.demandAvgMissLatency::total  2110.937223                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMissLatency::processor.cores4.core.data  2110.937223                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMissLatency::total  2110.937223                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches4.demandMshrHits::processor.cores4.core.data         1831                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.demandMshrHits::total         1831                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.overallMshrHits::processor.cores4.core.data         1831                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.overallMshrHits::total         1831                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.demandMshrMisses::processor.cores4.core.data         2008                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.demandMshrMisses::total         2008                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.overallMshrMisses::cache_hierarchy.l1dcaches4.prefetcher            5                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.overallMshrMisses::processor.cores4.core.data         2008                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.overallMshrMisses::total         2013                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.demandMshrMissLatency::processor.cores4.core.data      3397599                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandMshrMissLatency::total      3397599                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher        14981                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMshrMissLatency::processor.cores4.core.data      3397599                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.overallMshrMissLatency::total      3412580                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.demandMshrMissRate::processor.cores4.core.data     0.086904                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandMshrMissRate::total     0.086904                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMshrMissRate::cache_hierarchy.l1dcaches4.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMshrMissRate::processor.cores4.core.data     0.086904                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.overallMshrMissRate::total     0.087120                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches4.demandAvgMshrMissLatency::processor.cores4.core.data  1692.031375                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.demandAvgMshrMissLatency::total  1692.031375                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher  2996.200000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMshrMissLatency::processor.cores4.core.data  1692.031375                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.overallAvgMshrMissLatency::total  1695.270740                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches4.prefetcher            5                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMisses::total            5                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher        14981                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissLatency::total        14981                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches4.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches4.prefetcher  2996.200000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.HardPFReq.avgMshrMissLatency::total  2996.200000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.hits::processor.cores4.core.data           58                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.hits::total           58                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.misses::processor.cores4.core.data         1185                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.misses::total         1185                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missLatency::processor.cores4.core.data      2340990                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missLatency::total      2340990                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.accesses::processor.cores4.core.data         1243                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.accesses::total         1243                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missRate::processor.cores4.core.data     0.953339                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.missRate::total     0.953339                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMissLatency::processor.cores4.core.data  1975.518987                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMissLatency::total  1975.518987                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMisses::processor.cores4.core.data         1185                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMisses::total         1185                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissLatency::processor.cores4.core.data      6746913                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissLatency::total      6746913                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissRate::processor.cores4.core.data     0.953339                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.mshrMissRate::total     0.953339                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMshrMissLatency::processor.cores4.core.data  5693.597468                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWReadReq.avgMshrMissLatency::total  5693.597468                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.hits::processor.cores4.core.data         1243                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.hits::total         1243                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.accesses::processor.cores4.core.data         1243                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.LockedRMWWriteReq.accesses::total         1243                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.hits::processor.cores4.core.data        15969                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.hits::total        15969                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.misses::processor.cores4.core.data         2964                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.misses::total         2964                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.missLatency::processor.cores4.core.data      6197796                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.missLatency::total      6197796                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.accesses::processor.cores4.core.data        18933                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.accesses::total        18933                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.missRate::processor.cores4.core.data     0.156552                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.missRate::total     0.156552                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.avgMissLatency::processor.cores4.core.data  2091.024291                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.ReadReq.avgMissLatency::total  2091.024291                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.ReadReq.mshrHits::processor.cores4.core.data         1831                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrHits::total         1831                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMisses::processor.cores4.core.data         1133                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMisses::total         1133                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissLatency::processor.cores4.core.data      1782882                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissLatency::total      1782882                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissRate::processor.cores4.core.data     0.059843                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.mshrMissRate::total     0.059843                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.ReadReq.avgMshrMissLatency::processor.cores4.core.data  1573.593998                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.ReadReq.avgMshrMissLatency::total  1573.593998                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.hits::processor.cores4.core.data         3298                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.hits::total         3298                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.misses::processor.cores4.core.data          875                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.misses::total          875                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.missLatency::processor.cores4.core.data      1906092                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.missLatency::total      1906092                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.accesses::processor.cores4.core.data         4173                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.accesses::total         4173                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.missRate::processor.cores4.core.data     0.209681                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.missRate::total     0.209681                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.avgMissLatency::processor.cores4.core.data  2178.390857                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.avgMissLatency::total  2178.390857                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMisses::processor.cores4.core.data          875                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMisses::total          875                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissLatency::processor.cores4.core.data      1614717                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissLatency::total      1614717                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissRate::processor.cores4.core.data     0.209681                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.mshrMissRate::total     0.209681                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches4.WriteReq.avgMshrMissLatency::processor.cores4.core.data  1845.390857                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.WriteReq.avgMshrMissLatency::total  1845.390857                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches4.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.prefetcher.demandMshrMisses         2008                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfIssued            8                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUnused            1                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInCache            3                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfLate            3                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfIdentified            8                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches4.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches4.tags.tagsInUse    36.719716                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches4.tags.totalRefs        23766                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches4.tags.sampledRefs         2286                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches4.tags.avgRefs    10.396325                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches4.tags.warmupTick    256462947                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches4.tags.occupancies::cache_hierarchy.l1dcaches4.prefetcher     1.260682                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches4.tags.occupancies::processor.cores4.core.data    35.459034                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches4.tags.avgOccs::cache_hierarchy.l1dcaches4.prefetcher     0.002462                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches4.tags.avgOccs::processor.cores4.core.data     0.069256                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches4.tags.avgOccs::total     0.071718                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches4.tags.occupanciesTaskId::1022            4                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches4.tags.occupanciesTaskId::1024          133                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1022::2            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1024::1           65                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ageTaskId_1024::2           68                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches4.tags.ratioOccsTaskId::1022     0.007812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches4.tags.ratioOccsTaskId::1024     0.259766                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches4.tags.tagAccesses       207022                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches4.tags.dataAccesses       207022                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.demandHits::processor.cores5.core.data        30299                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches5.demandHits::total        30299                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches5.overallHits::processor.cores5.core.data        30299                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches5.overallHits::total        30299                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches5.demandMisses::processor.cores5.core.data         3818                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches5.demandMisses::total         3818                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches5.overallMisses::processor.cores5.core.data         3818                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches5.overallMisses::total         3818                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches5.demandMissLatency::processor.cores5.core.data      8207784                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandMissLatency::total      8207784                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMissLatency::processor.cores5.core.data      8207784                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMissLatency::total      8207784                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandAccesses::processor.cores5.core.data        34117                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.demandAccesses::total        34117                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.overallAccesses::processor.cores5.core.data        34117                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.overallAccesses::total        34117                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches5.demandMissRate::processor.cores5.core.data     0.111909                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandMissRate::total     0.111909                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMissRate::processor.cores5.core.data     0.111909                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMissRate::total     0.111909                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandAvgMissLatency::processor.cores5.core.data  2149.760084                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches5.demandAvgMissLatency::total  2149.760084                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMissLatency::processor.cores5.core.data  2149.760084                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMissLatency::total  2149.760084                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches5.demandMshrHits::processor.cores5.core.data         1840                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.demandMshrHits::total         1840                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.overallMshrHits::processor.cores5.core.data         1840                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.overallMshrHits::total         1840                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.demandMshrMisses::processor.cores5.core.data         1978                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.demandMshrMisses::total         1978                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.overallMshrMisses::cache_hierarchy.l1dcaches5.prefetcher           11                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.overallMshrMisses::processor.cores5.core.data         1978                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.overallMshrMisses::total         1989                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.demandMshrMissLatency::processor.cores5.core.data      3506823                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandMshrMissLatency::total      3506823                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher        34280                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMshrMissLatency::processor.cores5.core.data      3506823                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.overallMshrMissLatency::total      3541103                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.demandMshrMissRate::processor.cores5.core.data     0.057977                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandMshrMissRate::total     0.057977                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMshrMissRate::cache_hierarchy.l1dcaches5.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMshrMissRate::processor.cores5.core.data     0.057977                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.overallMshrMissRate::total     0.058299                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches5.demandAvgMshrMissLatency::processor.cores5.core.data  1772.913549                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.demandAvgMshrMissLatency::total  1772.913549                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher  3116.363636                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMshrMissLatency::processor.cores5.core.data  1772.913549                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.overallAvgMshrMissLatency::total  1780.343389                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches5.prefetcher           11                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMisses::total           11                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher        34280                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissLatency::total        34280                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches5.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches5.prefetcher  3116.363636                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.HardPFReq.avgMshrMissLatency::total  3116.363636                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.hits::processor.cores5.core.data           57                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.hits::total           57                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.misses::processor.cores5.core.data         1116                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.misses::total         1116                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missLatency::processor.cores5.core.data      2247750                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missLatency::total      2247750                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.accesses::processor.cores5.core.data         1173                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.accesses::total         1173                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missRate::processor.cores5.core.data     0.951407                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.missRate::total     0.951407                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMissLatency::processor.cores5.core.data  2014.112903                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMissLatency::total  2014.112903                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMisses::processor.cores5.core.data         1116                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMisses::total         1116                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissLatency::processor.cores5.core.data      6537789                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissLatency::total      6537789                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissRate::processor.cores5.core.data     0.951407                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.mshrMissRate::total     0.951407                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMshrMissLatency::processor.cores5.core.data  5858.233871                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWReadReq.avgMshrMissLatency::total  5858.233871                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.hits::processor.cores5.core.data         1173                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.hits::total         1173                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.accesses::processor.cores5.core.data         1173                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.LockedRMWWriteReq.accesses::total         1173                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.hits::processor.cores5.core.data        26974                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.hits::total        26974                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.misses::processor.cores5.core.data         2949                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.misses::total         2949                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.missLatency::processor.cores5.core.data      6283710                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.missLatency::total      6283710                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.accesses::processor.cores5.core.data        29923                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.accesses::total        29923                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.missRate::processor.cores5.core.data     0.098553                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.missRate::total     0.098553                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.avgMissLatency::processor.cores5.core.data  2130.793489                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.ReadReq.avgMissLatency::total  2130.793489                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.ReadReq.mshrHits::processor.cores5.core.data         1840                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrHits::total         1840                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMisses::processor.cores5.core.data         1109                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMisses::total         1109                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissLatency::processor.cores5.core.data      1872126                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissLatency::total      1872126                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissRate::processor.cores5.core.data     0.037062                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.mshrMissRate::total     0.037062                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.ReadReq.avgMshrMissLatency::processor.cores5.core.data  1688.120830                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.ReadReq.avgMshrMissLatency::total  1688.120830                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.hits::processor.cores5.core.data         3325                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.hits::total         3325                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.misses::processor.cores5.core.data          869                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.misses::total          869                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.missLatency::processor.cores5.core.data      1924074                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.missLatency::total      1924074                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.accesses::processor.cores5.core.data         4194                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.accesses::total         4194                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.missRate::processor.cores5.core.data     0.207201                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.missRate::total     0.207201                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.avgMissLatency::processor.cores5.core.data  2214.124281                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.avgMissLatency::total  2214.124281                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMisses::processor.cores5.core.data          869                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMisses::total          869                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissLatency::processor.cores5.core.data      1634697                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissLatency::total      1634697                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissRate::processor.cores5.core.data     0.207201                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.mshrMissRate::total     0.207201                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches5.WriteReq.avgMshrMissLatency::processor.cores5.core.data  1881.124281                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.WriteReq.avgMshrMissLatency::total  1881.124281                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches5.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.prefetcher.demandMshrMisses         1978                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfIssued          142                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUnused            1                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInCache          128                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInMSHR            3                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfLate          131                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfIdentified          196                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfBufferHit           42                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches5.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches5.tags.tagsInUse    37.066118                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches5.tags.totalRefs        34636                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches5.tags.sampledRefs         2196                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches5.tags.avgRefs    15.772313                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches5.tags.warmupTick    258221520                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches5.tags.occupancies::cache_hierarchy.l1dcaches5.prefetcher     2.222379                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches5.tags.occupancies::processor.cores5.core.data    34.843739                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches5.tags.avgOccs::cache_hierarchy.l1dcaches5.prefetcher     0.004341                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches5.tags.avgOccs::processor.cores5.core.data     0.068054                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches5.tags.avgOccs::total     0.072395                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches5.tags.occupanciesTaskId::1022           10                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches5.tags.occupanciesTaskId::1024          116                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1022::1           10                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1024::1           47                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ageTaskId_1024::2           69                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches5.tags.ratioOccsTaskId::1022     0.019531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches5.tags.ratioOccsTaskId::1024     0.226562                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches5.tags.tagAccesses       293900                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches5.tags.dataAccesses       293900                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.demandHits::processor.cores6.core.data        20676                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches6.demandHits::total        20676                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches6.overallHits::processor.cores6.core.data        20676                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches6.overallHits::total        20676                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches6.demandMisses::processor.cores6.core.data         3837                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches6.demandMisses::total         3837                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches6.overallMisses::processor.cores6.core.data         3837                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches6.overallMisses::total         3837                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches6.demandMissLatency::processor.cores6.core.data      8026299                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandMissLatency::total      8026299                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMissLatency::processor.cores6.core.data      8026299                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMissLatency::total      8026299                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandAccesses::processor.cores6.core.data        24513                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.demandAccesses::total        24513                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.overallAccesses::processor.cores6.core.data        24513                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.overallAccesses::total        24513                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches6.demandMissRate::processor.cores6.core.data     0.156529                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandMissRate::total     0.156529                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMissRate::processor.cores6.core.data     0.156529                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMissRate::total     0.156529                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandAvgMissLatency::processor.cores6.core.data  2091.816263                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches6.demandAvgMissLatency::total  2091.816263                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMissLatency::processor.cores6.core.data  2091.816263                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMissLatency::total  2091.816263                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches6.demandMshrHits::processor.cores6.core.data         1839                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.demandMshrHits::total         1839                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.overallMshrHits::processor.cores6.core.data         1839                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.overallMshrHits::total         1839                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.demandMshrMisses::processor.cores6.core.data         1998                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.demandMshrMisses::total         1998                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.overallMshrMisses::cache_hierarchy.l1dcaches6.prefetcher            4                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.overallMshrMisses::processor.cores6.core.data         1998                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.overallMshrMisses::total         2002                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.demandMshrMissLatency::processor.cores6.core.data      3308022                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandMshrMissLatency::total      3308022                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher        11651                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMshrMissLatency::processor.cores6.core.data      3308022                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.overallMshrMissLatency::total      3319673                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.demandMshrMissRate::processor.cores6.core.data     0.081508                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandMshrMissRate::total     0.081508                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMshrMissRate::cache_hierarchy.l1dcaches6.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMshrMissRate::processor.cores6.core.data     0.081508                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.overallMshrMissRate::total     0.081671                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches6.demandAvgMshrMissLatency::processor.cores6.core.data  1655.666667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.demandAvgMshrMissLatency::total  1655.666667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher  2912.750000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMshrMissLatency::processor.cores6.core.data  1655.666667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.overallAvgMshrMissLatency::total  1658.178322                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches6.prefetcher            4                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMisses::total            4                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher        11651                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissLatency::total        11651                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches6.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches6.prefetcher  2912.750000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.HardPFReq.avgMshrMissLatency::total  2912.750000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.hits::processor.cores6.core.data           57                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.hits::total           57                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.misses::processor.cores6.core.data         1185                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.misses::total         1185                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missLatency::processor.cores6.core.data      2367297                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missLatency::total      2367297                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.accesses::processor.cores6.core.data         1242                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.accesses::total         1242                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missRate::processor.cores6.core.data     0.954106                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.missRate::total     0.954106                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMissLatency::processor.cores6.core.data  1997.718987                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMissLatency::total  1997.718987                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMisses::processor.cores6.core.data         1185                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMisses::total         1185                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissLatency::processor.cores6.core.data      6805854                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissLatency::total      6805854                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissRate::processor.cores6.core.data     0.954106                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.mshrMissRate::total     0.954106                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMshrMissLatency::processor.cores6.core.data  5743.336709                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWReadReq.avgMshrMissLatency::total  5743.336709                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.hits::processor.cores6.core.data         1242                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.hits::total         1242                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.accesses::processor.cores6.core.data         1242                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.LockedRMWWriteReq.accesses::total         1242                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.hits::processor.cores6.core.data        17359                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.hits::total        17359                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.misses::processor.cores6.core.data         2967                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.misses::total         2967                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.missLatency::processor.cores6.core.data      6188472                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.missLatency::total      6188472                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.accesses::processor.cores6.core.data        20326                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.accesses::total        20326                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.missRate::processor.cores6.core.data     0.145971                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.missRate::total     0.145971                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.avgMissLatency::processor.cores6.core.data  2085.767442                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.ReadReq.avgMissLatency::total  2085.767442                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.ReadReq.mshrHits::processor.cores6.core.data         1839                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrHits::total         1839                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMisses::processor.cores6.core.data         1128                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMisses::total         1128                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissLatency::processor.cores6.core.data      1759905                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissLatency::total      1759905                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissRate::processor.cores6.core.data     0.055495                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.mshrMissRate::total     0.055495                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.ReadReq.avgMshrMissLatency::processor.cores6.core.data  1560.199468                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.ReadReq.avgMshrMissLatency::total  1560.199468                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.hits::processor.cores6.core.data         3317                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.hits::total         3317                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.misses::processor.cores6.core.data          870                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.misses::total          870                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.missLatency::processor.cores6.core.data      1837827                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.missLatency::total      1837827                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.accesses::processor.cores6.core.data         4187                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.accesses::total         4187                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.missRate::processor.cores6.core.data     0.207786                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.missRate::total     0.207786                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.avgMissLatency::processor.cores6.core.data  2112.444828                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.avgMissLatency::total  2112.444828                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMisses::processor.cores6.core.data          870                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMisses::total          870                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissLatency::processor.cores6.core.data      1548117                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissLatency::total      1548117                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissRate::processor.cores6.core.data     0.207786                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.mshrMissRate::total     0.207786                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches6.WriteReq.avgMshrMissLatency::processor.cores6.core.data  1779.444828                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.WriteReq.avgMshrMissLatency::total  1779.444828                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches6.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.prefetcher.demandMshrMisses         1998                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfIssued            8                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInCache            3                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInMSHR            1                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfLate            4                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfIdentified           12                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfBufferHit            3                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches6.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches6.tags.tagsInUse    34.716429                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches6.tags.totalRefs        25162                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches6.tags.sampledRefs         2283                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches6.tags.avgRefs    11.021463                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches6.tags.warmupTick    259657083                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches6.tags.occupancies::cache_hierarchy.l1dcaches6.prefetcher     0.853538                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches6.tags.occupancies::processor.cores6.core.data    33.862891                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches6.tags.avgOccs::cache_hierarchy.l1dcaches6.prefetcher     0.001667                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches6.tags.avgOccs::processor.cores6.core.data     0.066138                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches6.tags.avgOccs::total     0.067806                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches6.tags.occupanciesTaskId::1022            4                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches6.tags.occupanciesTaskId::1024          131                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches6.tags.ageTaskId_1022::1            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches6.tags.ageTaskId_1024::1           64                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches6.tags.ageTaskId_1024::2           67                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches6.tags.ratioOccsTaskId::1022     0.007812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches6.tags.ratioOccsTaskId::1024     0.255859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches6.tags.tagAccesses       218259                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches6.tags.dataAccesses       218259                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.demandHits::processor.cores7.core.data        27102                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches7.demandHits::total        27102                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches7.overallHits::processor.cores7.core.data        27102                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches7.overallHits::total        27102                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches7.demandMisses::processor.cores7.core.data         3807                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches7.demandMisses::total         3807                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches7.overallMisses::processor.cores7.core.data         3807                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches7.overallMisses::total         3807                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches7.demandMissLatency::processor.cores7.core.data      7908417                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandMissLatency::total      7908417                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMissLatency::processor.cores7.core.data      7908417                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMissLatency::total      7908417                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandAccesses::processor.cores7.core.data        30909                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.demandAccesses::total        30909                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.overallAccesses::processor.cores7.core.data        30909                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.overallAccesses::total        30909                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches7.demandMissRate::processor.cores7.core.data     0.123168                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandMissRate::total     0.123168                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMissRate::processor.cores7.core.data     0.123168                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMissRate::total     0.123168                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandAvgMissLatency::processor.cores7.core.data  2077.335697                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches7.demandAvgMissLatency::total  2077.335697                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMissLatency::processor.cores7.core.data  2077.335697                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMissLatency::total  2077.335697                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches7.demandMshrHits::processor.cores7.core.data         1801                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.demandMshrHits::total         1801                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.overallMshrHits::processor.cores7.core.data         1801                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.overallMshrHits::total         1801                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.demandMshrMisses::processor.cores7.core.data         2006                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.demandMshrMisses::total         2006                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.overallMshrMisses::cache_hierarchy.l1dcaches7.prefetcher            8                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.overallMshrMisses::processor.cores7.core.data         2006                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.overallMshrMisses::total         2014                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.demandMshrMissLatency::processor.cores7.core.data      3273723                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandMshrMissLatency::total      3273723                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        20301                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMshrMissLatency::processor.cores7.core.data      3273723                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.overallMshrMissLatency::total      3294024                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.demandMshrMissRate::processor.cores7.core.data     0.064900                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandMshrMissRate::total     0.064900                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMshrMissRate::cache_hierarchy.l1dcaches7.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMshrMissRate::processor.cores7.core.data     0.064900                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.overallMshrMissRate::total     0.065159                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches7.demandAvgMshrMissLatency::processor.cores7.core.data  1631.965603                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.demandAvgMshrMissLatency::total  1631.965603                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher  2537.625000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMshrMissLatency::processor.cores7.core.data  1631.965603                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.overallAvgMshrMissLatency::total  1635.563059                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches7.prefetcher            8                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMisses::total            8                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher        20301                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissLatency::total        20301                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches7.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches7.prefetcher  2537.625000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.HardPFReq.avgMshrMissLatency::total  2537.625000                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.hits::processor.cores7.core.data           50                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.hits::total           50                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.misses::processor.cores7.core.data         1149                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.misses::total         1149                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missLatency::processor.cores7.core.data      2300364                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missLatency::total      2300364                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.accesses::processor.cores7.core.data         1199                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.accesses::total         1199                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missRate::processor.cores7.core.data     0.958299                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.missRate::total     0.958299                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMissLatency::processor.cores7.core.data  2002.057441                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMissLatency::total  2002.057441                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMisses::processor.cores7.core.data         1149                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMisses::total         1149                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissLatency::processor.cores7.core.data      6586740                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissLatency::total      6586740                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissRate::processor.cores7.core.data     0.958299                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.mshrMissRate::total     0.958299                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMshrMissLatency::processor.cores7.core.data  5732.584856                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWReadReq.avgMshrMissLatency::total  5732.584856                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.hits::processor.cores7.core.data         1199                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.hits::total         1199                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.accesses::processor.cores7.core.data         1199                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.LockedRMWWriteReq.accesses::total         1199                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.hits::processor.cores7.core.data        23836                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.hits::total        23836                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.misses::processor.cores7.core.data         2938                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.misses::total         2938                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.missLatency::processor.cores7.core.data      6087573                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.missLatency::total      6087573                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.accesses::processor.cores7.core.data        26774                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.accesses::total        26774                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.missRate::processor.cores7.core.data     0.109733                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.missRate::total     0.109733                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.avgMissLatency::processor.cores7.core.data  2072.012594                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.ReadReq.avgMissLatency::total  2072.012594                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.ReadReq.mshrHits::processor.cores7.core.data         1801                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrHits::total         1801                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMisses::processor.cores7.core.data         1137                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMisses::total         1137                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissLatency::processor.cores7.core.data      1742256                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissLatency::total      1742256                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissRate::processor.cores7.core.data     0.042467                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.mshrMissRate::total     0.042467                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.ReadReq.avgMshrMissLatency::processor.cores7.core.data  1532.327177                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.ReadReq.avgMshrMissLatency::total  1532.327177                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.hits::processor.cores7.core.data         3266                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.hits::total         3266                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.misses::processor.cores7.core.data          869                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.misses::total          869                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.missLatency::processor.cores7.core.data      1820844                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.missLatency::total      1820844                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.accesses::processor.cores7.core.data         4135                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.accesses::total         4135                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.missRate::processor.cores7.core.data     0.210157                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.missRate::total     0.210157                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.avgMissLatency::processor.cores7.core.data  2095.332566                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.avgMissLatency::total  2095.332566                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMisses::processor.cores7.core.data          869                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMisses::total          869                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissLatency::processor.cores7.core.data      1531467                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissLatency::total      1531467                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissRate::processor.cores7.core.data     0.210157                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.mshrMissRate::total     0.210157                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches7.WriteReq.avgMshrMissLatency::processor.cores7.core.data  1762.332566                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.WriteReq.avgMshrMissLatency::total  1762.332566                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches7.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.prefetcher.demandMshrMisses         2006                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfIssued           52                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.accuracy            0                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInCache           43                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInMSHR            1                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfLate           44                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfIdentified           52                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches7.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches7.tags.tagsInUse    35.206934                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches7.tags.totalRefs        31514                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches7.tags.sampledRefs         2239                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches7.tags.avgRefs    14.075033                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches7.tags.warmupTick    261014724                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches7.tags.occupancies::cache_hierarchy.l1dcaches7.prefetcher     0.814233                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches7.tags.occupancies::processor.cores7.core.data    34.392701                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches7.tags.avgOccs::cache_hierarchy.l1dcaches7.prefetcher     0.001590                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches7.tags.avgOccs::processor.cores7.core.data     0.067173                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches7.tags.avgOccs::total     0.068764                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches7.tags.occupanciesTaskId::1022            8                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches7.tags.occupanciesTaskId::1024          124                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches7.tags.ageTaskId_1022::1            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches7.tags.ageTaskId_1024::1           56                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches7.tags.ageTaskId_1024::2           68                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches7.tags.ratioOccsTaskId::1022     0.015625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches7.tags.ratioOccsTaskId::1024     0.242188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches7.tags.tagAccesses       268695                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches7.tags.dataAccesses       268695                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.demandHits::processor.cores0.core.inst       141484                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.demandHits::total       141484                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::processor.cores0.core.inst       141484                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.overallHits::total       141484                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches0.demandMisses::processor.cores0.core.inst         2566                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.demandMisses::total         2566                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::processor.cores0.core.inst         2566                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.overallMisses::total         2566                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches0.demandMissLatency::processor.cores0.core.inst    135258606                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMissLatency::total    135258606                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::processor.cores0.core.inst    135258606                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMissLatency::total    135258606                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandAccesses::processor.cores0.core.inst       144050                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandAccesses::total       144050                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::processor.cores0.core.inst       144050                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.overallAccesses::total       144050                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches0.demandMissRate::processor.cores0.core.inst     0.017813                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMissRate::total     0.017813                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::processor.cores0.core.inst     0.017813                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMissRate::total     0.017813                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::processor.cores0.core.inst 52711.849571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMissLatency::total 52711.849571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::processor.cores0.core.inst 52711.849571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMissLatency::total 52711.849571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches0.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches0.demandMshrHits::processor.cores0.core.inst          622                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrHits::total          622                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::processor.cores0.core.inst          622                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.overallMshrHits::total          622                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::processor.cores0.core.inst         1944                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMisses::total         1944                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::processor.cores0.core.inst         1944                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.overallMshrMisses::total         1944                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::processor.cores0.core.inst    103332897                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissLatency::total    103332897                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::processor.cores0.core.inst    103332897                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.overallMshrMissLatency::total    103332897                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::processor.cores0.core.inst     0.013495                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandMshrMissRate::total     0.013495                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::processor.cores0.core.inst     0.013495                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.overallMshrMissRate::total     0.013495                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::processor.cores0.core.inst 53154.782407                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.demandAvgMshrMissLatency::total 53154.782407                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::processor.cores0.core.inst 53154.782407                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.overallAvgMshrMissLatency::total 53154.782407                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.replacements         1430                       # number of replacements (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::processor.cores0.core.inst       141484                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.hits::total       141484                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::processor.cores0.core.inst         2566                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.misses::total         2566                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::processor.cores0.core.inst    135258606                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.missLatency::total    135258606                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::processor.cores0.core.inst       144050                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.accesses::total       144050                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::processor.cores0.core.inst     0.017813                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.missRate::total     0.017813                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::processor.cores0.core.inst 52711.849571                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMissLatency::total 52711.849571                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::processor.cores0.core.inst          622                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrHits::total          622                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::processor.cores0.core.inst         1944                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMisses::total         1944                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::processor.cores0.core.inst    103332897                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissLatency::total    103332897                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::processor.cores0.core.inst     0.013495                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.mshrMissRate::total     0.013495                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::processor.cores0.core.inst 53154.782407                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.ReadReq.avgMshrMissLatency::total 53154.782407                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches0.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.prefetcher.demandMshrMisses         1944                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches0.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches0.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches0.tags.tagsInUse   491.058533                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches0.tags.totalRefs       143427                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.sampledRefs         1943                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches0.tags.avgRefs    73.817293                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches0.tags.warmupTick        70929                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches0.tags.occupancies::processor.cores0.core.inst   491.058533                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::processor.cores0.core.inst     0.959099                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.avgOccs::total     0.959099                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches0.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::0          235                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::1           37                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ageTaskId_1024::2          240                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches0.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches0.tags.tagAccesses      1154343                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches0.tags.dataAccesses      1154343                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches0.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.demandHits::processor.cores1.core.inst        33076                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.demandHits::total        33076                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::processor.cores1.core.inst        33076                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.overallHits::total        33076                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches1.demandMisses::processor.cores1.core.inst          158                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.demandMisses::total          158                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::processor.cores1.core.inst          158                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.overallMisses::total          158                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches1.demandMissLatency::processor.cores1.core.inst      2948382                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMissLatency::total      2948382                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMissLatency::processor.cores1.core.inst      2948382                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMissLatency::total      2948382                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandAccesses::processor.cores1.core.inst        33234                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandAccesses::total        33234                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::processor.cores1.core.inst        33234                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.overallAccesses::total        33234                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches1.demandMissRate::processor.cores1.core.inst     0.004754                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMissRate::total     0.004754                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::processor.cores1.core.inst     0.004754                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMissRate::total     0.004754                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandAvgMissLatency::processor.cores1.core.inst 18660.645570                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches1.demandAvgMissLatency::total 18660.645570                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMissLatency::processor.cores1.core.inst 18660.645570                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMissLatency::total 18660.645570                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches1.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches1.demandMshrHits::processor.cores1.core.inst           22                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches1.demandMshrHits::total           22                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches1.overallMshrHits::processor.cores1.core.inst           22                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches1.overallMshrHits::total           22                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches1.demandMshrMisses::processor.cores1.core.inst          136                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches1.demandMshrMisses::total          136                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches1.overallMshrMisses::processor.cores1.core.inst          136                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches1.overallMshrMisses::total          136                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches1.demandMshrMissLatency::processor.cores1.core.inst      2406924                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMshrMissLatency::total      2406924                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMshrMissLatency::processor.cores1.core.inst      2406924                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.overallMshrMissLatency::total      2406924                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.demandMshrMissRate::processor.cores1.core.inst     0.004092                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandMshrMissRate::total     0.004092                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMshrMissRate::processor.cores1.core.inst     0.004092                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.overallMshrMissRate::total     0.004092                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches1.demandAvgMshrMissLatency::processor.cores1.core.inst 17697.970588                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.demandAvgMshrMissLatency::total 17697.970588                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMshrMissLatency::processor.cores1.core.inst 17697.970588                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.overallAvgMshrMissLatency::total 17697.970588                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::processor.cores1.core.inst        33076                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.hits::total        33076                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::processor.cores1.core.inst          158                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.misses::total          158                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missLatency::processor.cores1.core.inst      2948382                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.missLatency::total      2948382                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::processor.cores1.core.inst        33234                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.accesses::total        33234                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::processor.cores1.core.inst     0.004754                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.missRate::total     0.004754                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.avgMissLatency::processor.cores1.core.inst 18660.645570                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.avgMissLatency::total 18660.645570                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.mshrHits::processor.cores1.core.inst           22                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrHits::total           22                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMisses::processor.cores1.core.inst          136                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMisses::total          136                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissLatency::processor.cores1.core.inst      2406924                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissLatency::total      2406924                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissRate::processor.cores1.core.inst     0.004092                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.mshrMissRate::total     0.004092                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches1.ReadReq.avgMshrMissLatency::processor.cores1.core.inst 17697.970588                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.ReadReq.avgMshrMissLatency::total 17697.970588                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches1.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.prefetcher.demandMshrMisses          136                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches1.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches1.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches1.tags.tagsInUse    44.543098                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches1.tags.totalRefs        33212                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.sampledRefs          136                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches1.tags.avgRefs   244.205882                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches1.tags.warmupTick    251496585                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches1.tags.occupancies::processor.cores1.core.inst    44.543098                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::processor.cores1.core.inst     0.086998                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.avgOccs::total     0.086998                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches1.tags.occupanciesTaskId::1024          136                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ageTaskId_1024::2          131                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches1.tags.ratioOccsTaskId::1024     0.265625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches1.tags.tagAccesses       266008                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches1.tags.dataAccesses       266008                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches1.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.demandHits::processor.cores2.core.inst        34253                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches2.demandHits::total        34253                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches2.overallHits::processor.cores2.core.inst        34253                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches2.overallHits::total        34253                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches2.demandMisses::processor.cores2.core.inst          109                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches2.demandMisses::total          109                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches2.overallMisses::processor.cores2.core.inst          109                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches2.overallMisses::total          109                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches2.demandMissLatency::processor.cores2.core.inst      2206791                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandMissLatency::total      2206791                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMissLatency::processor.cores2.core.inst      2206791                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMissLatency::total      2206791                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandAccesses::processor.cores2.core.inst        34362                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.demandAccesses::total        34362                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.overallAccesses::processor.cores2.core.inst        34362                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.overallAccesses::total        34362                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches2.demandMissRate::processor.cores2.core.inst     0.003172                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandMissRate::total     0.003172                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMissRate::processor.cores2.core.inst     0.003172                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMissRate::total     0.003172                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandAvgMissLatency::processor.cores2.core.inst 20245.788991                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches2.demandAvgMissLatency::total 20245.788991                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMissLatency::processor.cores2.core.inst 20245.788991                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMissLatency::total 20245.788991                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches2.demandMshrHits::processor.cores2.core.inst           18                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches2.demandMshrHits::total           18                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches2.overallMshrHits::processor.cores2.core.inst           18                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches2.overallMshrHits::total           18                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches2.demandMshrMisses::processor.cores2.core.inst           91                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches2.demandMshrMisses::total           91                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches2.overallMshrMisses::processor.cores2.core.inst           91                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches2.overallMshrMisses::total           91                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches2.demandMshrMissLatency::processor.cores2.core.inst      1702296                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandMshrMissLatency::total      1702296                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMshrMissLatency::processor.cores2.core.inst      1702296                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.overallMshrMissLatency::total      1702296                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.demandMshrMissRate::processor.cores2.core.inst     0.002648                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandMshrMissRate::total     0.002648                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMshrMissRate::processor.cores2.core.inst     0.002648                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.overallMshrMissRate::total     0.002648                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches2.demandAvgMshrMissLatency::processor.cores2.core.inst 18706.549451                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.demandAvgMshrMissLatency::total 18706.549451                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMshrMissLatency::processor.cores2.core.inst 18706.549451                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.overallAvgMshrMissLatency::total 18706.549451                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches2.ReadReq.hits::processor.cores2.core.inst        34253                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.hits::total        34253                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.misses::processor.cores2.core.inst          109                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.misses::total          109                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.missLatency::processor.cores2.core.inst      2206791                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.missLatency::total      2206791                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.accesses::processor.cores2.core.inst        34362                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches2.ReadReq.accesses::total        34362                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches2.ReadReq.missRate::processor.cores2.core.inst     0.003172                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.missRate::total     0.003172                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.avgMissLatency::processor.cores2.core.inst 20245.788991                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.ReadReq.avgMissLatency::total 20245.788991                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.ReadReq.mshrHits::processor.cores2.core.inst           18                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrHits::total           18                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMisses::processor.cores2.core.inst           91                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMisses::total           91                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissLatency::processor.cores2.core.inst      1702296                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissLatency::total      1702296                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissRate::processor.cores2.core.inst     0.002648                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.mshrMissRate::total     0.002648                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches2.ReadReq.avgMshrMissLatency::processor.cores2.core.inst 18706.549451                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.ReadReq.avgMshrMissLatency::total 18706.549451                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches2.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.prefetcher.demandMshrMisses           91                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches2.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches2.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches2.tags.tagsInUse    27.609142                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches2.tags.totalRefs        34344                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches2.tags.sampledRefs           91                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches2.tags.avgRefs   377.406593                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches2.tags.warmupTick    253405008                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches2.tags.occupancies::processor.cores2.core.inst    27.609142                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches2.tags.avgOccs::processor.cores2.core.inst     0.053924                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches2.tags.avgOccs::total     0.053924                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches2.tags.occupanciesTaskId::1024           91                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches2.tags.ageTaskId_1024::1           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches2.tags.ageTaskId_1024::2           79                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches2.tags.ratioOccsTaskId::1024     0.177734                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches2.tags.tagAccesses       274987                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches2.tags.dataAccesses       274987                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.demandHits::processor.cores3.core.inst        34586                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches3.demandHits::total        34586                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches3.overallHits::processor.cores3.core.inst        34586                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches3.overallHits::total        34586                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches3.demandMisses::processor.cores3.core.inst          105                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches3.demandMisses::total          105                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches3.overallMisses::processor.cores3.core.inst          105                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches3.overallMisses::total          105                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches3.demandMissLatency::processor.cores3.core.inst      1610388                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandMissLatency::total      1610388                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMissLatency::processor.cores3.core.inst      1610388                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMissLatency::total      1610388                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandAccesses::processor.cores3.core.inst        34691                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.demandAccesses::total        34691                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.overallAccesses::processor.cores3.core.inst        34691                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.overallAccesses::total        34691                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches3.demandMissRate::processor.cores3.core.inst     0.003027                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandMissRate::total     0.003027                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMissRate::processor.cores3.core.inst     0.003027                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMissRate::total     0.003027                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandAvgMissLatency::processor.cores3.core.inst 15337.028571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches3.demandAvgMissLatency::total 15337.028571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMissLatency::processor.cores3.core.inst 15337.028571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMissLatency::total 15337.028571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches3.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches3.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches3.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches3.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches3.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches3.demandMshrHits::processor.cores3.core.inst           16                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches3.demandMshrHits::total           16                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches3.overallMshrHits::processor.cores3.core.inst           16                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches3.overallMshrHits::total           16                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches3.demandMshrMisses::processor.cores3.core.inst           89                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches3.demandMshrMisses::total           89                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches3.overallMshrMisses::processor.cores3.core.inst           89                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches3.overallMshrMisses::total           89                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches3.demandMshrMissLatency::processor.cores3.core.inst      1188144                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandMshrMissLatency::total      1188144                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMshrMissLatency::processor.cores3.core.inst      1188144                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.overallMshrMissLatency::total      1188144                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.demandMshrMissRate::processor.cores3.core.inst     0.002566                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandMshrMissRate::total     0.002566                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMshrMissRate::processor.cores3.core.inst     0.002566                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.overallMshrMissRate::total     0.002566                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches3.demandAvgMshrMissLatency::processor.cores3.core.inst 13349.932584                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.demandAvgMshrMissLatency::total 13349.932584                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMshrMissLatency::processor.cores3.core.inst 13349.932584                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.overallAvgMshrMissLatency::total 13349.932584                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches3.ReadReq.hits::processor.cores3.core.inst        34586                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.hits::total        34586                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.misses::processor.cores3.core.inst          105                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.misses::total          105                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.missLatency::processor.cores3.core.inst      1610388                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.missLatency::total      1610388                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.accesses::processor.cores3.core.inst        34691                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches3.ReadReq.accesses::total        34691                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches3.ReadReq.missRate::processor.cores3.core.inst     0.003027                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.missRate::total     0.003027                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.avgMissLatency::processor.cores3.core.inst 15337.028571                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.ReadReq.avgMissLatency::total 15337.028571                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.ReadReq.mshrHits::processor.cores3.core.inst           16                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrHits::total           16                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMisses::processor.cores3.core.inst           89                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMisses::total           89                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissLatency::processor.cores3.core.inst      1188144                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissLatency::total      1188144                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissRate::processor.cores3.core.inst     0.002566                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.mshrMissRate::total     0.002566                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches3.ReadReq.avgMshrMissLatency::processor.cores3.core.inst 13349.932584                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.ReadReq.avgMshrMissLatency::total 13349.932584                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches3.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.prefetcher.demandMshrMisses           89                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches3.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches3.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches3.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches3.tags.tagsInUse    28.111249                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches3.tags.totalRefs        34675                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches3.tags.sampledRefs           89                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches3.tags.avgRefs   389.606742                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches3.tags.warmupTick    254909835                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches3.tags.occupancies::processor.cores3.core.inst    28.111249                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches3.tags.avgOccs::processor.cores3.core.inst     0.054905                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches3.tags.avgOccs::total     0.054905                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches3.tags.occupanciesTaskId::1024           89                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches3.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches3.tags.ageTaskId_1024::2           84                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches3.tags.ratioOccsTaskId::1024     0.173828                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches3.tags.tagAccesses       277617                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches3.tags.dataAccesses       277617                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.demandHits::processor.cores4.core.inst        34394                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches4.demandHits::total        34394                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches4.overallHits::processor.cores4.core.inst        34394                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches4.overallHits::total        34394                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches4.demandMisses::processor.cores4.core.inst          103                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches4.demandMisses::total          103                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches4.overallMisses::processor.cores4.core.inst          103                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches4.overallMisses::total          103                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches4.demandMissLatency::processor.cores4.core.inst      1050282                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandMissLatency::total      1050282                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMissLatency::processor.cores4.core.inst      1050282                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMissLatency::total      1050282                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandAccesses::processor.cores4.core.inst        34497                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.demandAccesses::total        34497                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.overallAccesses::processor.cores4.core.inst        34497                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.overallAccesses::total        34497                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches4.demandMissRate::processor.cores4.core.inst     0.002986                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandMissRate::total     0.002986                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMissRate::processor.cores4.core.inst     0.002986                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMissRate::total     0.002986                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandAvgMissLatency::processor.cores4.core.inst 10196.912621                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches4.demandAvgMissLatency::total 10196.912621                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMissLatency::processor.cores4.core.inst 10196.912621                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMissLatency::total 10196.912621                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches4.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches4.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches4.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches4.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches4.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches4.demandMshrHits::processor.cores4.core.inst           15                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches4.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches4.overallMshrHits::processor.cores4.core.inst           15                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches4.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches4.demandMshrMisses::processor.cores4.core.inst           88                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches4.demandMshrMisses::total           88                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches4.overallMshrMisses::processor.cores4.core.inst           88                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches4.overallMshrMisses::total           88                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches4.demandMshrMissLatency::processor.cores4.core.inst       721944                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandMshrMissLatency::total       721944                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMshrMissLatency::processor.cores4.core.inst       721944                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.overallMshrMissLatency::total       721944                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.demandMshrMissRate::processor.cores4.core.inst     0.002551                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandMshrMissRate::total     0.002551                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMshrMissRate::processor.cores4.core.inst     0.002551                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.overallMshrMissRate::total     0.002551                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches4.demandAvgMshrMissLatency::processor.cores4.core.inst  8203.909091                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.demandAvgMshrMissLatency::total  8203.909091                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMshrMissLatency::processor.cores4.core.inst  8203.909091                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.overallAvgMshrMissLatency::total  8203.909091                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches4.ReadReq.hits::processor.cores4.core.inst        34394                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.hits::total        34394                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.misses::processor.cores4.core.inst          103                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.misses::total          103                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.missLatency::processor.cores4.core.inst      1050282                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.missLatency::total      1050282                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.accesses::processor.cores4.core.inst        34497                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches4.ReadReq.accesses::total        34497                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches4.ReadReq.missRate::processor.cores4.core.inst     0.002986                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.missRate::total     0.002986                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.avgMissLatency::processor.cores4.core.inst 10196.912621                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.ReadReq.avgMissLatency::total 10196.912621                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.ReadReq.mshrHits::processor.cores4.core.inst           15                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMisses::processor.cores4.core.inst           88                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMisses::total           88                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissLatency::processor.cores4.core.inst       721944                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissLatency::total       721944                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissRate::processor.cores4.core.inst     0.002551                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.mshrMissRate::total     0.002551                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches4.ReadReq.avgMshrMissLatency::processor.cores4.core.inst  8203.909091                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.ReadReq.avgMshrMissLatency::total  8203.909091                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches4.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.prefetcher.demandMshrMisses           88                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches4.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches4.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches4.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches4.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches4.tags.tagsInUse    26.489001                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches4.tags.totalRefs        34482                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches4.tags.sampledRefs           88                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches4.tags.avgRefs   391.840909                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches4.tags.warmupTick    256458618                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches4.tags.occupancies::processor.cores4.core.inst    26.489001                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches4.tags.avgOccs::processor.cores4.core.inst     0.051736                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches4.tags.avgOccs::total     0.051736                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches4.tags.occupanciesTaskId::1024           88                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches4.tags.ageTaskId_1024::1            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches4.tags.ageTaskId_1024::2           79                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches4.tags.ratioOccsTaskId::1024     0.171875                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches4.tags.tagAccesses       276064                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches4.tags.dataAccesses       276064                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches4.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.demandHits::processor.cores5.core.inst        32450                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches5.demandHits::total        32450                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches5.overallHits::processor.cores5.core.inst        32450                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches5.overallHits::total        32450                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches5.demandMisses::processor.cores5.core.inst           93                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches5.demandMisses::total           93                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches5.overallMisses::processor.cores5.core.inst           93                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches5.overallMisses::total           93                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches5.demandMissLatency::processor.cores5.core.inst      1639026                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandMissLatency::total      1639026                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMissLatency::processor.cores5.core.inst      1639026                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMissLatency::total      1639026                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandAccesses::processor.cores5.core.inst        32543                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.demandAccesses::total        32543                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.overallAccesses::processor.cores5.core.inst        32543                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.overallAccesses::total        32543                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches5.demandMissRate::processor.cores5.core.inst     0.002858                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandMissRate::total     0.002858                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMissRate::processor.cores5.core.inst     0.002858                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMissRate::total     0.002858                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandAvgMissLatency::processor.cores5.core.inst 17623.935484                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches5.demandAvgMissLatency::total 17623.935484                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMissLatency::processor.cores5.core.inst 17623.935484                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMissLatency::total 17623.935484                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches5.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches5.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches5.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches5.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches5.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches5.demandMshrHits::processor.cores5.core.inst            9                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches5.demandMshrHits::total            9                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches5.overallMshrHits::processor.cores5.core.inst            9                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches5.overallMshrHits::total            9                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches5.demandMshrMisses::processor.cores5.core.inst           84                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches5.demandMshrMisses::total           84                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches5.overallMshrMisses::processor.cores5.core.inst           84                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches5.overallMshrMisses::total           84                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches5.demandMshrMissLatency::processor.cores5.core.inst      1385613                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandMshrMissLatency::total      1385613                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMshrMissLatency::processor.cores5.core.inst      1385613                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.overallMshrMissLatency::total      1385613                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.demandMshrMissRate::processor.cores5.core.inst     0.002581                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandMshrMissRate::total     0.002581                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMshrMissRate::processor.cores5.core.inst     0.002581                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.overallMshrMissRate::total     0.002581                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches5.demandAvgMshrMissLatency::processor.cores5.core.inst 16495.392857                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.demandAvgMshrMissLatency::total 16495.392857                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMshrMissLatency::processor.cores5.core.inst 16495.392857                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.overallAvgMshrMissLatency::total 16495.392857                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches5.ReadReq.hits::processor.cores5.core.inst        32450                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.hits::total        32450                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.misses::processor.cores5.core.inst           93                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.misses::total           93                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.missLatency::processor.cores5.core.inst      1639026                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.missLatency::total      1639026                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.accesses::processor.cores5.core.inst        32543                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches5.ReadReq.accesses::total        32543                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches5.ReadReq.missRate::processor.cores5.core.inst     0.002858                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.missRate::total     0.002858                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.avgMissLatency::processor.cores5.core.inst 17623.935484                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.ReadReq.avgMissLatency::total 17623.935484                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.ReadReq.mshrHits::processor.cores5.core.inst            9                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrHits::total            9                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMisses::processor.cores5.core.inst           84                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMisses::total           84                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissLatency::processor.cores5.core.inst      1385613                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissLatency::total      1385613                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissRate::processor.cores5.core.inst     0.002581                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.mshrMissRate::total     0.002581                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches5.ReadReq.avgMshrMissLatency::processor.cores5.core.inst 16495.392857                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.ReadReq.avgMshrMissLatency::total 16495.392857                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches5.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.prefetcher.demandMshrMisses           84                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches5.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches5.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches5.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches5.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches5.tags.tagsInUse    26.319926                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches5.tags.totalRefs        32534                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches5.tags.sampledRefs           84                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches5.tags.avgRefs   387.309524                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches5.tags.warmupTick    258217191                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches5.tags.occupancies::processor.cores5.core.inst    26.319926                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches5.tags.avgOccs::processor.cores5.core.inst     0.051406                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches5.tags.avgOccs::total     0.051406                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches5.tags.occupanciesTaskId::1024           84                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches5.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches5.tags.ageTaskId_1024::2           80                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches5.tags.ratioOccsTaskId::1024     0.164062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches5.tags.tagAccesses       260428                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches5.tags.dataAccesses       260428                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches5.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.demandHits::processor.cores6.core.inst        35250                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches6.demandHits::total        35250                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches6.overallHits::processor.cores6.core.inst        35250                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches6.overallHits::total        35250                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches6.demandMisses::processor.cores6.core.inst           96                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches6.demandMisses::total           96                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches6.overallMisses::processor.cores6.core.inst           96                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches6.overallMisses::total           96                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches6.demandMissLatency::processor.cores6.core.inst       820845                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandMissLatency::total       820845                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMissLatency::processor.cores6.core.inst       820845                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMissLatency::total       820845                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandAccesses::processor.cores6.core.inst        35346                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.demandAccesses::total        35346                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.overallAccesses::processor.cores6.core.inst        35346                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.overallAccesses::total        35346                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches6.demandMissRate::processor.cores6.core.inst     0.002716                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandMissRate::total     0.002716                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMissRate::processor.cores6.core.inst     0.002716                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMissRate::total     0.002716                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandAvgMissLatency::processor.cores6.core.inst  8550.468750                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches6.demandAvgMissLatency::total  8550.468750                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMissLatency::processor.cores6.core.inst  8550.468750                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMissLatency::total  8550.468750                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches6.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches6.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches6.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches6.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches6.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches6.demandMshrHits::processor.cores6.core.inst            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches6.demandMshrHits::total            7                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches6.overallMshrHits::processor.cores6.core.inst            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches6.overallMshrHits::total            7                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches6.demandMshrMisses::processor.cores6.core.inst           89                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches6.demandMshrMisses::total           89                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches6.overallMshrMisses::processor.cores6.core.inst           89                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches6.overallMshrMisses::total           89                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches6.demandMshrMissLatency::processor.cores6.core.inst       735264                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandMshrMissLatency::total       735264                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMshrMissLatency::processor.cores6.core.inst       735264                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.overallMshrMissLatency::total       735264                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.demandMshrMissRate::processor.cores6.core.inst     0.002518                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandMshrMissRate::total     0.002518                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMshrMissRate::processor.cores6.core.inst     0.002518                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.overallMshrMissRate::total     0.002518                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches6.demandAvgMshrMissLatency::processor.cores6.core.inst  8261.393258                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.demandAvgMshrMissLatency::total  8261.393258                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMshrMissLatency::processor.cores6.core.inst  8261.393258                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.overallAvgMshrMissLatency::total  8261.393258                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches6.ReadReq.hits::processor.cores6.core.inst        35250                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.hits::total        35250                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.misses::processor.cores6.core.inst           96                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.misses::total           96                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.missLatency::processor.cores6.core.inst       820845                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.missLatency::total       820845                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.accesses::processor.cores6.core.inst        35346                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches6.ReadReq.accesses::total        35346                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches6.ReadReq.missRate::processor.cores6.core.inst     0.002716                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.missRate::total     0.002716                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.avgMissLatency::processor.cores6.core.inst  8550.468750                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.ReadReq.avgMissLatency::total  8550.468750                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.ReadReq.mshrHits::processor.cores6.core.inst            7                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrHits::total            7                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMisses::processor.cores6.core.inst           89                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMisses::total           89                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissLatency::processor.cores6.core.inst       735264                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissLatency::total       735264                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissRate::processor.cores6.core.inst     0.002518                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.mshrMissRate::total     0.002518                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches6.ReadReq.avgMshrMissLatency::processor.cores6.core.inst  8261.393258                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.ReadReq.avgMshrMissLatency::total  8261.393258                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches6.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.prefetcher.demandMshrMisses           89                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches6.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches6.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches6.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches6.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches6.tags.tagsInUse    26.866900                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches6.tags.totalRefs        35339                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches6.tags.sampledRefs           89                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches6.tags.avgRefs   397.067416                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches6.tags.warmupTick    259652754                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches6.tags.occupancies::processor.cores6.core.inst    26.866900                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches6.tags.avgOccs::processor.cores6.core.inst     0.052474                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches6.tags.avgOccs::total     0.052474                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches6.tags.occupanciesTaskId::1024           89                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches6.tags.ageTaskId_1024::1           10                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches6.tags.ageTaskId_1024::2           79                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches6.tags.ratioOccsTaskId::1024     0.173828                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches6.tags.tagAccesses       282857                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches6.tags.dataAccesses       282857                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches6.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.demandHits::processor.cores7.core.inst        32822                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches7.demandHits::total        32822                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches7.overallHits::processor.cores7.core.inst        32822                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches7.overallHits::total        32822                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches7.demandMisses::processor.cores7.core.inst           93                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches7.demandMisses::total           93                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches7.overallMisses::processor.cores7.core.inst           93                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches7.overallMisses::total           93                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches7.demandMissLatency::processor.cores7.core.inst      1083915                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandMissLatency::total      1083915                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMissLatency::processor.cores7.core.inst      1083915                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMissLatency::total      1083915                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandAccesses::processor.cores7.core.inst        32915                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.demandAccesses::total        32915                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.overallAccesses::processor.cores7.core.inst        32915                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.overallAccesses::total        32915                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches7.demandMissRate::processor.cores7.core.inst     0.002825                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandMissRate::total     0.002825                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMissRate::processor.cores7.core.inst     0.002825                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMissRate::total     0.002825                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandAvgMissLatency::processor.cores7.core.inst        11655                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches7.demandAvgMissLatency::total        11655                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMissLatency::processor.cores7.core.inst        11655                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMissLatency::total        11655                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches7.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches7.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches7.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches7.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches7.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches7.demandMshrHits::processor.cores7.core.inst            8                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches7.demandMshrHits::total            8                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches7.overallMshrHits::processor.cores7.core.inst            8                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches7.overallMshrHits::total            8                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches7.demandMshrMisses::processor.cores7.core.inst           85                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches7.demandMshrMisses::total           85                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches7.overallMshrMisses::processor.cores7.core.inst           85                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches7.overallMshrMisses::total           85                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches7.demandMshrMissLatency::processor.cores7.core.inst       918414                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandMshrMissLatency::total       918414                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMshrMissLatency::processor.cores7.core.inst       918414                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.overallMshrMissLatency::total       918414                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.demandMshrMissRate::processor.cores7.core.inst     0.002582                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandMshrMissRate::total     0.002582                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMshrMissRate::processor.cores7.core.inst     0.002582                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.overallMshrMissRate::total     0.002582                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches7.demandAvgMshrMissLatency::processor.cores7.core.inst 10804.870588                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.demandAvgMshrMissLatency::total 10804.870588                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMshrMissLatency::processor.cores7.core.inst 10804.870588                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.overallAvgMshrMissLatency::total 10804.870588                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches7.ReadReq.hits::processor.cores7.core.inst        32822                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.hits::total        32822                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.misses::processor.cores7.core.inst           93                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.misses::total           93                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.missLatency::processor.cores7.core.inst      1083915                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.missLatency::total      1083915                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.accesses::processor.cores7.core.inst        32915                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches7.ReadReq.accesses::total        32915                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches7.ReadReq.missRate::processor.cores7.core.inst     0.002825                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.missRate::total     0.002825                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.avgMissLatency::processor.cores7.core.inst        11655                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.ReadReq.avgMissLatency::total        11655                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.ReadReq.mshrHits::processor.cores7.core.inst            8                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrHits::total            8                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMisses::processor.cores7.core.inst           85                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMisses::total           85                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissLatency::processor.cores7.core.inst       918414                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissLatency::total       918414                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissRate::processor.cores7.core.inst     0.002582                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.mshrMissRate::total     0.002582                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches7.ReadReq.avgMshrMissLatency::processor.cores7.core.inst 10804.870588                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.ReadReq.avgMshrMissLatency::total 10804.870588                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches7.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.prefetcher.demandMshrMisses           85                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1icaches7.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1icaches7.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1icaches7.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1icaches7.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches7.tags.tagsInUse    26.061472                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches7.tags.totalRefs        32907                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches7.tags.sampledRefs           85                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches7.tags.avgRefs   387.141176                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches7.tags.warmupTick    261010395                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches7.tags.occupancies::processor.cores7.core.inst    26.061472                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches7.tags.avgOccs::processor.cores7.core.inst     0.050901                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches7.tags.avgOccs::total     0.050901                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches7.tags.occupanciesTaskId::1024           85                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches7.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches7.tags.ageTaskId_1024::2           80                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches7.tags.ratioOccsTaskId::1024     0.166016                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches7.tags.tagAccesses       263405                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches7.tags.dataAccesses       263405                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches7.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.transDist::ReadResp        16492                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadRespWithInvalidate           26                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::WritebackDirty         1584                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::CleanEvict         5108                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::HardPFReq          867                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeReq         7247                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::UpgradeResp         7247                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExReq         9841                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadExResp         9841                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.transDist::ReadSharedReq        16519                       # Transaction distribution (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         5315                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port        19966                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         3330                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches2.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          182                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches2.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         3107                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches3.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          178                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches3.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         3213                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches4.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          176                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches4.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         3242                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches5.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          168                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches5.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         3154                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches6.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          178                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches6.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         3218                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1icaches7.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port          170                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount_board.cache_hierarchy.l1dcaches7.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         3202                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktCount::total        49071                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port       124224                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches0.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port       473280                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches1.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         5824                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches2.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         5824                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches2.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         1664                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches3.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         5696                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches3.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         1792                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches4.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         5632                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches4.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches5.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         5376                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches5.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2304                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches6.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         5696                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches6.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         1920                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1icaches7.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         5440                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize_board.cache_hierarchy.l1dcaches7.mem_side_port::board.cache_hierarchy.l2cache.cpu_side_port         2112                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.pktSize::total       657664                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2bus.snoops              25701                       # Total snoops (Count)
board.cache_hierarchy.l2bus.snoopTraffic      1130688                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2bus.snoopFanout::samples        34476                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::mean     0.909705                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::stdev     0.876937                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::0         8820     25.58%     25.58% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::1        22924     66.49%     92.08% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::2         1450      4.21%     96.28% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::3          494      1.43%     97.71% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::4          311      0.90%     98.62% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::5          180      0.52%     99.14% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::6          167      0.48%     99.62% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::7          129      0.37%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::8            1      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::9            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::10            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::11            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::12            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::13            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::14            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::15            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::16            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::17            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::18            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::19            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::20            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::21            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::22            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::23            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::24            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::25            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::26            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::27            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::28            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::29            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::30            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::31            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::32            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::max_value            8                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.snoopFanout::total        34476                       # Request fanout histogram (Count)
board.cache_hierarchy.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2bus.reqLayer0.occupancy     14592907                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer0.occupancy      1946351                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer1.occupancy      8245726                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer12.occupancy        91550                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer12.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer13.occupancy      2577408                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer13.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer16.occupancy        89888                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer16.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer17.occupancy      2589075                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer17.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer20.occupancy        85899                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer20.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer21.occupancy      2499163                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer21.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer24.occupancy        90887                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer24.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer25.occupancy      2583739                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer25.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer28.occupancy        86900                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer28.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer29.occupancy      2546779                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer29.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer4.occupancy       141811                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer5.occupancy      2632351                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer8.occupancy        97185                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer8.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.respLayer9.occupancy      2495486                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2bus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2bus.snoop_filter.totRequests        40305                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleRequests        22647                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiRequests         9703                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.totSnoops            4                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitSingleSnoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches0.prefetcher          336                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches4.prefetcher            2                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches5.prefetcher            4                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches6.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores0.core.inst          207                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores0.core.data         1563                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores1.core.inst          100                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores1.core.data           61                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores2.core.inst           63                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores2.core.data           15                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores3.core.inst           74                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores3.core.data           18                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores4.core.inst           82                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores4.core.data           26                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores5.core.inst           63                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores5.core.data           23                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores6.core.inst           83                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores6.core.data           23                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores7.core.inst           74                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::processor.cores7.core.data           26                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.demandHits::total         2845                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches0.prefetcher          336                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches4.prefetcher            2                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches5.prefetcher            4                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches6.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores0.core.inst          207                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores0.core.data         1563                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores1.core.inst          100                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores1.core.data           61                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores2.core.inst           63                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores2.core.data           15                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores3.core.inst           74                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores3.core.data           18                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores4.core.inst           82                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores4.core.data           26                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores5.core.inst           63                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores5.core.data           23                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores6.core.inst           83                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores6.core.data           23                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores7.core.inst           74                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::processor.cores7.core.data           26                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.overallHits::total         2845                       # number of overall hits (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches0.prefetcher         1886                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::cache_hierarchy.l1dcaches1.prefetcher            4                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores0.core.inst         1735                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores0.core.data         2026                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores1.core.inst           36                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores1.core.data           26                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores2.core.inst           28                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores2.core.data           11                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores3.core.inst           15                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores3.core.data           10                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores4.core.inst            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores4.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores5.core.inst           21                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores5.core.data            9                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores6.core.inst            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores6.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores7.core.inst           11                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::processor.cores7.core.data            6                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.demandMisses::total         5848                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches0.prefetcher         1886                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::cache_hierarchy.l1dcaches1.prefetcher            4                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores0.core.inst         1735                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores0.core.data         2026                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores1.core.inst           36                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores1.core.data           26                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores2.core.inst           28                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores2.core.data           11                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores3.core.inst           15                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores3.core.data           10                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores4.core.inst            6                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores4.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores5.core.inst           21                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores5.core.data            9                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores6.core.inst            6                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores6.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores7.core.inst           11                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::processor.cores7.core.data            6                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.overallMisses::total         5848                       # number of overall misses (Count)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches0.prefetcher    143708499                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::cache_hierarchy.l1dcaches1.prefetcher       309357                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores0.core.inst    101242989                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores0.core.data    123522354                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores1.core.inst      1895103                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores1.core.data      1709955                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores2.core.inst      1368630                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores2.core.data       678654                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores3.core.inst       818514                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores3.core.data       633366                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores4.core.inst       324675                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores4.core.data       410922                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores5.core.inst      1066599                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores5.core.data       550449                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores6.core.inst       330003                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores6.core.data       377955                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores7.core.inst       555777                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::processor.cores7.core.data       344655                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMissLatency::total    379848456                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches0.prefetcher    143708499                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::cache_hierarchy.l1dcaches1.prefetcher       309357                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores0.core.inst    101242989                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores0.core.data    123522354                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores1.core.inst      1895103                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores1.core.data      1709955                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores2.core.inst      1368630                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores2.core.data       678654                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores3.core.inst       818514                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores3.core.data       633366                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores4.core.inst       324675                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores4.core.data       410922                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores5.core.inst      1066599                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores5.core.data       550449                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores6.core.inst       330003                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores6.core.data       377955                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores7.core.inst       555777                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::processor.cores7.core.data       344655                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMissLatency::total    379848456                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches0.prefetcher         2222                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches1.prefetcher            4                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches4.prefetcher            2                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches5.prefetcher            4                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches6.prefetcher            1                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores0.core.inst         1942                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores0.core.data         3589                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores1.core.inst          136                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores1.core.data           87                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores2.core.inst           91                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores2.core.data           26                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores3.core.inst           89                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores3.core.data           28                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores4.core.inst           88                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores4.core.data           32                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores5.core.inst           84                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores5.core.data           32                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores6.core.inst           89                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores6.core.data           29                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores7.core.inst           85                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::processor.cores7.core.data           32                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandAccesses::total         8693                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches0.prefetcher         2222                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches1.prefetcher            4                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches4.prefetcher            2                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches5.prefetcher            4                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches6.prefetcher            1                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores0.core.inst         1942                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores0.core.data         3589                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores1.core.inst          136                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores1.core.data           87                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores2.core.inst           91                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores2.core.data           26                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores3.core.inst           89                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores3.core.data           28                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores4.core.inst           88                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores4.core.data           32                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores5.core.inst           84                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores5.core.data           32                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores6.core.inst           89                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores6.core.data           29                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores7.core.inst           85                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::processor.cores7.core.data           32                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.overallAccesses::total         8693                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.848785                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::cache_hierarchy.l1dcaches1.prefetcher            1                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores0.core.inst     0.893409                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores0.core.data     0.564503                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores1.core.inst     0.264706                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores1.core.data     0.298851                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores2.core.inst     0.307692                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores2.core.data     0.423077                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores3.core.inst     0.168539                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores3.core.data     0.357143                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores4.core.inst     0.068182                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores4.core.data     0.187500                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores5.core.inst     0.250000                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores5.core.data     0.281250                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores6.core.inst     0.067416                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores6.core.data     0.206897                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores7.core.inst     0.129412                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::processor.cores7.core.data     0.187500                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMissRate::total     0.672725                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.848785                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::cache_hierarchy.l1dcaches1.prefetcher            1                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores0.core.inst     0.893409                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores0.core.data     0.564503                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores1.core.inst     0.264706                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores1.core.data     0.298851                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores2.core.inst     0.307692                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores2.core.data     0.423077                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores3.core.inst     0.168539                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores3.core.data     0.357143                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores4.core.inst     0.068182                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores4.core.data     0.187500                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores5.core.inst     0.250000                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores5.core.data     0.281250                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores6.core.inst     0.067416                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores6.core.data     0.206897                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores7.core.inst     0.129412                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::processor.cores7.core.data     0.187500                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMissRate::total     0.672725                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 76197.507423                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 77339.250000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores0.core.inst 58353.307781                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores0.core.data 60968.585390                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores1.core.inst 52641.750000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores1.core.data 65767.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores2.core.inst 48879.642857                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores2.core.data 61695.818182                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores3.core.inst 54567.600000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores3.core.data 63336.600000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores4.core.inst 54112.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores4.core.data        68487                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores5.core.inst 50790.428571                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores5.core.data        61161                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores6.core.inst 55000.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores6.core.data 62992.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores7.core.inst 50525.181818                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::processor.cores7.core.data 57442.500000                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMissLatency::total 64953.566347                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 76197.507423                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 77339.250000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores0.core.inst 58353.307781                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores0.core.data 60968.585390                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores1.core.inst 52641.750000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores1.core.data 65767.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores2.core.inst 48879.642857                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores2.core.data 61695.818182                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores3.core.inst 54567.600000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores3.core.data 63336.600000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores4.core.inst 54112.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores4.core.data        68487                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores5.core.inst 50790.428571                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores5.core.data        61161                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores6.core.inst 55000.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores6.core.data 62992.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores7.core.inst 50525.181818                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::processor.cores7.core.data 57442.500000                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMissLatency::total 64953.566347                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.blockedCycles::no_mshrs          202                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2cache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2cache.avgBlocked::no_mshrs    28.857143                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2cache.demandMshrHits::cache_hierarchy.l1dcaches0.prefetcher          131                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::cache_hierarchy.l1dcaches1.prefetcher            3                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores0.core.inst           14                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores0.core.data            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores1.core.inst           17                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores1.core.data            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores2.core.inst           19                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores2.core.data            4                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores3.core.inst            8                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores4.core.inst            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores5.core.inst            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores5.core.data            2                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores6.core.inst            6                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::processor.cores7.core.inst            5                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrHits::total          227                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::cache_hierarchy.l1dcaches0.prefetcher          131                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::cache_hierarchy.l1dcaches1.prefetcher            3                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores0.core.inst           14                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores0.core.data            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores1.core.inst           17                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores1.core.data            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores2.core.inst           19                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores2.core.data            4                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores3.core.inst            8                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores4.core.inst            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores5.core.inst            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores5.core.data            2                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores6.core.inst            6                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::processor.cores7.core.inst            5                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.overallMshrHits::total          227                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         1755                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores0.core.inst         1721                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores0.core.data         2021                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores1.core.inst           19                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores1.core.data           24                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores2.core.inst            9                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores2.core.data            7                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores3.core.inst            7                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores3.core.data           10                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores4.core.inst            1                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores4.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores5.core.inst           15                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores5.core.data            7                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores6.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores7.core.inst            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::processor.cores7.core.data            6                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMisses::total         5621                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches0.prefetcher         1755                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::cache_hierarchy.l2cache.prefetcher          496                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores0.core.inst         1721                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores0.core.data         2021                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores1.core.inst           19                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores1.core.data           24                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores2.core.inst            9                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores2.core.data            7                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores3.core.inst            7                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores3.core.data           10                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores4.core.inst            1                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores4.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores5.core.inst           15                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores5.core.data            7                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores6.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores7.core.inst            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::processor.cores7.core.data            6                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.overallMshrMisses::total         6117                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    135449880                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        92574                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores0.core.inst     99983583                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores0.core.data    122643567                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores1.core.inst      1029969                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores1.core.data      1543455                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores2.core.inst       472194                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores2.core.data       445554                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores3.core.inst       379287                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores3.core.data       630036                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores4.core.inst        50283                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores4.core.data       408924                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores5.core.inst       823509                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores5.core.data       491508                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores6.core.data       375957                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores7.core.inst       358308                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::processor.cores7.core.data       342657                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissLatency::total    365521245                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    135449880                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        92574                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::cache_hierarchy.l2cache.prefetcher     38613407                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores0.core.inst     99983583                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores0.core.data    122643567                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores1.core.inst      1029969                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores1.core.data      1543455                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores2.core.inst       472194                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores2.core.data       445554                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores3.core.inst       379287                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores3.core.data       630036                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores4.core.inst        50283                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores4.core.data       408924                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores5.core.inst       823509                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores5.core.data       491508                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores6.core.data       375957                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores7.core.inst       358308                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::processor.cores7.core.data       342657                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.overallMshrMissLatency::total    404134652                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.789829                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.250000                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores0.core.inst     0.886200                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores0.core.data     0.563110                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores1.core.inst     0.139706                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores1.core.data     0.275862                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores2.core.inst     0.098901                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores2.core.data     0.269231                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores3.core.inst     0.078652                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores3.core.data     0.357143                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores4.core.inst     0.011364                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores4.core.data     0.187500                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores5.core.inst     0.178571                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores5.core.data     0.218750                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores6.core.data     0.206897                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores7.core.inst     0.070588                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::processor.cores7.core.data     0.187500                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.demandMshrMissRate::total     0.646612                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.789829                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.250000                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::cache_hierarchy.l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores0.core.inst     0.886200                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores0.core.data     0.563110                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores1.core.inst     0.139706                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores1.core.data     0.275862                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores2.core.inst     0.098901                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores2.core.data     0.269231                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores3.core.inst     0.078652                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores3.core.data     0.357143                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores4.core.inst     0.011364                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores4.core.data     0.187500                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores5.core.inst     0.178571                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores5.core.data     0.218750                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores6.core.data     0.206897                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores7.core.inst     0.070588                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::processor.cores7.core.data     0.187500                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.overallMshrMissRate::total     0.703670                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 77179.418803                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        92574                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores0.core.inst 58096.213248                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores0.core.data 60684.595250                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores1.core.inst 54208.894737                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores1.core.data 64310.625000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores2.core.inst        52466                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores2.core.data 63650.571429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores3.core.inst 54183.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores3.core.data 63003.600000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores4.core.inst        50283                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores4.core.data        68154                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores5.core.inst 54900.600000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores5.core.data 70215.428571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores6.core.data 62659.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores7.core.inst        59718                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::processor.cores7.core.data 57109.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.demandAvgMshrMissLatency::total 65027.796655                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 77179.418803                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        92574                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 77849.610887                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores0.core.inst 58096.213248                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores0.core.data 60684.595250                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores1.core.inst 54208.894737                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores1.core.data 64310.625000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores2.core.inst        52466                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores2.core.data 63650.571429                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores3.core.inst 54183.857143                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores3.core.data 63003.600000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores4.core.inst        50283                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores4.core.data        68154                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores5.core.inst 54900.600000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores5.core.data 70215.428571                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores6.core.data 62659.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores7.core.inst        59718                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::processor.cores7.core.data 57109.500000                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.overallAvgMshrMissLatency::total 66067.459866                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMisses::cache_hierarchy.l2cache.prefetcher          496                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMisses::total          496                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissLatency::cache_hierarchy.l2cache.prefetcher     38613407                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissLatency::total     38613407                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissRate::cache_hierarchy.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2cache.prefetcher 77849.610887                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.HardPFReq.avgMshrMissLatency::total 77849.610887                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores0.core.data          230                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores1.core.data            1                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::processor.cores5.core.data            1                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.hits::total          232                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores0.core.data          689                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores1.core.data           16                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores2.core.data            6                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores3.core.data            6                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores4.core.data            6                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores5.core.data            6                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores6.core.data            6                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::processor.cores7.core.data            6                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.misses::total          741                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores0.core.data     40682943                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores1.core.data      1011654                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores2.core.data       387945                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores3.core.data       344988                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores4.core.data       410922                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores5.core.data       429570                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores6.core.data       377955                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::processor.cores7.core.data       344655                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.missLatency::total     43990632                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores0.core.data          919                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores1.core.data           17                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores2.core.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores3.core.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores4.core.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores5.core.data            7                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores6.core.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::processor.cores7.core.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.accesses::total          973                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores0.core.data     0.749728                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores1.core.data     0.941176                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores2.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores3.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores4.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores5.core.data     0.857143                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores6.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::processor.cores7.core.data            1                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.missRate::total     0.761562                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores0.core.data 59046.361393                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores1.core.data 63228.375000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores2.core.data 64657.500000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores3.core.data        57498                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores4.core.data        68487                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores5.core.data        71595                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores6.core.data 62992.500000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::processor.cores7.core.data 57442.500000                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMissLatency::total 59366.574899                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores0.core.data          689                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores1.core.data           16                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores2.core.data            6                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores3.core.data            6                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores4.core.data            6                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores5.core.data            6                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores6.core.data            6                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::processor.cores7.core.data            6                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMisses::total          741                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores0.core.data     40453506                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores1.core.data      1006326                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores2.core.data       385947                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores3.core.data       342990                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores4.core.data       408924                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores5.core.data       427572                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores6.core.data       375957                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::processor.cores7.core.data       342657                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissLatency::total     43743879                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores0.core.data     0.749728                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores1.core.data     0.941176                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores2.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores3.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores4.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores5.core.data     0.857143                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores6.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::processor.cores7.core.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.mshrMissRate::total     0.761562                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores0.core.data 58713.361393                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores1.core.data 62895.375000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores2.core.data 64324.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores3.core.data        57165                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores4.core.data        68154                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores5.core.data        71262                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores6.core.data 62659.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::processor.cores7.core.data 57109.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadExReq.avgMshrMissLatency::total 59033.574899                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches0.prefetcher          336                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches4.prefetcher            2                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches5.prefetcher            4                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches6.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores0.core.inst          207                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores0.core.data         1333                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores1.core.inst          100                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores1.core.data           60                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores2.core.inst           63                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores2.core.data           15                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores3.core.inst           74                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores3.core.data           18                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores4.core.inst           82                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores4.core.data           26                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores5.core.inst           63                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores5.core.data           22                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores6.core.inst           83                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores6.core.data           23                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores7.core.inst           74                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::processor.cores7.core.data           26                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.hits::total         2613                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches0.prefetcher         1886                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::cache_hierarchy.l1dcaches1.prefetcher            4                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores0.core.inst         1735                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores0.core.data         1337                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores1.core.inst           36                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores1.core.data           10                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores2.core.inst           28                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores2.core.data            5                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores3.core.inst           15                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores3.core.data            4                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores4.core.inst            6                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores5.core.inst           21                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores5.core.data            3                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores6.core.inst            6                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::processor.cores7.core.inst           11                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.misses::total         5107                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches0.prefetcher    143708499                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches1.prefetcher       309357                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores0.core.inst    101242989                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores0.core.data     82839411                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores1.core.inst      1895103                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores1.core.data       698301                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores2.core.inst      1368630                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores2.core.data       290709                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores3.core.inst       818514                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores3.core.data       288378                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores4.core.inst       324675                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores5.core.inst      1066599                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores5.core.data       120879                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores6.core.inst       330003                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::processor.cores7.core.inst       555777                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.missLatency::total    335857824                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches0.prefetcher         2222                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches1.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches4.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches5.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches6.prefetcher            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches7.prefetcher            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores0.core.inst         1942                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores0.core.data         2670                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores1.core.inst          136                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores1.core.data           70                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores2.core.inst           91                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores2.core.data           20                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores3.core.inst           89                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores3.core.data           22                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores4.core.inst           88                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores4.core.data           26                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores5.core.inst           84                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores5.core.data           25                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores6.core.inst           89                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores6.core.data           23                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores7.core.inst           85                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::processor.cores7.core.data           26                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.accesses::total         7720                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches0.prefetcher     0.848785                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches1.prefetcher            1                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores0.core.inst     0.893409                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores0.core.data     0.500749                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores1.core.inst     0.264706                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores1.core.data     0.142857                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores2.core.inst     0.307692                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores2.core.data     0.250000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores3.core.inst     0.168539                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores3.core.data     0.181818                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores4.core.inst     0.068182                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores5.core.inst     0.250000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores5.core.data     0.120000                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores6.core.inst     0.067416                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::processor.cores7.core.inst     0.129412                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.missRate::total     0.661528                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches0.prefetcher 76197.507423                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches1.prefetcher 77339.250000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores0.core.inst 58353.307781                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores0.core.data 61959.170531                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores1.core.inst 52641.750000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores1.core.data 69830.100000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores2.core.inst 48879.642857                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores2.core.data 58141.800000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores3.core.inst 54567.600000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores3.core.data 72094.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores4.core.inst 54112.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores5.core.inst 50790.428571                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores5.core.data        40293                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores6.core.inst 55000.500000                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::processor.cores7.core.inst 50525.181818                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMissLatency::total 65764.210691                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches0.prefetcher          131                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::cache_hierarchy.l1dcaches1.prefetcher            3                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores0.core.inst           14                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores0.core.data            5                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores1.core.inst           17                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores1.core.data            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores2.core.inst           19                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores2.core.data            4                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores3.core.inst            8                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores4.core.inst            5                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores5.core.inst            6                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores5.core.data            2                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores6.core.inst            6                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::processor.cores7.core.inst            5                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrHits::total          227                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches0.prefetcher         1755                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches1.prefetcher            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores0.core.inst         1721                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores0.core.data         1332                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores1.core.inst           19                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores1.core.data            8                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores2.core.inst            9                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores2.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores3.core.inst            7                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores3.core.data            4                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores4.core.inst            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores5.core.inst           15                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores5.core.data            1                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::processor.cores7.core.inst            6                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMisses::total         4880                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher    135449880                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        92574                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.inst     99983583                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores0.core.data     82190061                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.inst      1029969                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores1.core.data       537129                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.inst       472194                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores2.core.data        59607                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.inst       379287                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores3.core.data       287046                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores4.core.inst        50283                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores5.core.inst       823509                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores5.core.data        63936                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::processor.cores7.core.inst       358308                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissLatency::total    321777366                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches0.prefetcher     0.789829                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches1.prefetcher     0.250000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores0.core.inst     0.886200                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores0.core.data     0.498876                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores1.core.inst     0.139706                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores1.core.data     0.114286                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores2.core.inst     0.098901                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores2.core.data     0.050000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores3.core.inst     0.078652                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores3.core.data     0.181818                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores4.core.inst     0.011364                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores5.core.inst     0.178571                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores5.core.data     0.040000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::processor.cores7.core.inst     0.070588                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.mshrMissRate::total     0.632124                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches0.prefetcher 77179.418803                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches1.prefetcher        92574                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.inst 58096.213248                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores0.core.data 61704.250000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.inst 54208.894737                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores1.core.data 67141.125000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.inst        52466                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores2.core.data        59607                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.inst 54183.857143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores3.core.data 71761.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores4.core.inst        50283                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores5.core.inst 54900.600000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores5.core.data        63936                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::processor.cores7.core.inst        59718                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.ReadSharedReq.avgMshrMissLatency::total 65937.984836                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores0.core.data           34                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores1.core.data            6                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores2.core.data            6                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores3.core.data            5                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores4.core.data           10                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores5.core.data           12                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores6.core.data            1                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::processor.cores7.core.data            6                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.hits::total           80                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores0.core.data           34                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores1.core.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores2.core.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores3.core.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores4.core.data           10                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores5.core.data           12                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores6.core.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::processor.cores7.core.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.UpgradeReq.accesses::total           80                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.WritebackDirty.hits::writebacks         1584                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2cache.WritebackDirty.hits::total         1584                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2cache.WritebackDirty.accesses::writebacks         1584                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.WritebackDirty.accesses::total         1584                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.prefetcher.demandMshrMisses         5621                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIssued          693                       # number of hwpf issued (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUseful          315                       # number of useful prefetch (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2cache.prefetcher.accuracy     0.454545                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.coverage     0.053066                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInCache           83                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInMSHR          114                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2cache.prefetcher.pfLate          197                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2cache.prefetcher.pfIdentified         1082                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2cache.prefetcher.pfBufferHit          227                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedDemand           98                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2cache.prefetcher.pfSpanPage          190                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2cache.tags.tagsInUse  4220.741394                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2cache.tags.totalRefs        15687                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.sampledRefs         6116                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2cache.tags.avgRefs     2.564912                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2cache.tags.warmupTick        70263                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches0.prefetcher  1249.164507                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l1dcaches1.prefetcher     0.347526                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::cache_hierarchy.l2cache.prefetcher   352.820181                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores0.core.inst  1127.115065                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores0.core.data  1452.126409                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores1.core.inst     6.507872                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores1.core.data     8.239653                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores2.core.inst     2.098313                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores2.core.data     2.339104                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores3.core.inst     1.853030                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores3.core.data     3.179672                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores4.core.inst     0.335110                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores4.core.data     1.987699                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores5.core.inst     4.548030                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores5.core.data     2.247322                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores6.core.data     1.954855                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores7.core.inst     1.936113                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.occupancies::processor.cores7.core.data     1.940933                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches0.prefetcher     0.004765                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l1dcaches1.prefetcher     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::cache_hierarchy.l2cache.prefetcher     0.001346                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores0.core.inst     0.004300                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores0.core.data     0.005539                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores1.core.inst     0.000025                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores1.core.data     0.000031                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores2.core.inst     0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores2.core.data     0.000009                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores3.core.inst     0.000007                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores3.core.data     0.000012                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores4.core.inst     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores4.core.data     0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores5.core.inst     0.000017                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores5.core.data     0.000009                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores6.core.data     0.000007                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores7.core.inst     0.000007                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::processor.cores7.core.data     0.000007                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.avgOccs::total     0.016101                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1022         2252                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.occupanciesTaskId::1024         3864                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::0            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1022::2         2244                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::0          172                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::1           34                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ageTaskId_1024::2         3658                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1022     0.008591                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.ratioOccsTaskId::1024     0.014740                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2cache.tags.tagAccesses       499524                       # Number of tag accesses (Count)
board.cache_hierarchy.l2cache.tags.dataAccesses       499524                       # Number of data accesses (Count)
board.cache_hierarchy.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.transDist::ReadResp         5375                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::HardPFReq          438                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::UpgradeReq         7167                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExReq         1009                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadExResp          741                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.transDist::ReadSharedReq         5375                       # Transaction distribution (Count)
board.cache_hierarchy.l3bus.pktCount_board.cache_hierarchy.l2cache.mem_side_port::board.cache_hierarchy.cc_l3cache.cpu_side_port        19667                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l3bus.pktSize_board.cache_hierarchy.l2cache.mem_side_port::board.cache_hierarchy.cc_l3cache.cpu_side_port       391424                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l3bus.snoops               7873                       # Total snoops (Count)
board.cache_hierarchy.l3bus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l3bus.snoopFanout::samples        14002                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::mean     0.000500                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::stdev     0.022354                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::0        13995     99.95%     99.95% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::1            7      0.05%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.snoopFanout::total        14002                       # Request fanout histogram (Count)
board.cache_hierarchy.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l3bus.reqLayer0.occupancy      2066951                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.respLayer0.occupancy      6109884                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l3bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l3bus.snoop_filter.totRequests        13564                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleRequests         7435                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.totSnoops            7                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitSingleSnoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.transDist::ReadResp         5463                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::UpgradeReq         7167                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq          984                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp          716                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq         5463                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.cc_l3cache.mem_side_port::board.memory.mem_ctrl.port        19793                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.cc_l3cache.mem_side_port::total        19793                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total        19793                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.cc_l3cache.mem_side_port::board.memory.mem_ctrl.port       395456                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.cc_l3cache.mem_side_port::total       395456                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total       395456                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops              7435                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples        13614                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0        13614    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total        13614                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy      2137788                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer9.occupancy      5155056                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests        13614                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests         7435                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.cc_l3cache.prefetcher::samples       250.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches0.prefetcher::samples      1657.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1dcaches1.prefetcher::samples         1.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2cache.prefetcher::samples       448.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.inst::samples      1720.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores0.core.data::samples      1980.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.inst::samples        19.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores1.core.data::samples        24.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.inst::samples         9.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores2.core.data::samples         7.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.inst::samples         7.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores3.core.data::samples        10.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores4.core.inst::samples         1.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores4.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores5.core.inst::samples        15.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores5.core.data::samples         7.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores6.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores7.core.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores7.core.data::samples         6.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000791178                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState          11422                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                   6179                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                 6179                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  2.46                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6             6179                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0               2797                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1               1194                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                524                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                363                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                283                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                196                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                164                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                137                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                118                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                 85                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                61                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                54                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                44                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                64                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                38                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                24                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                15                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 8                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 8                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 2                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys             395456                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         1023636541.60256958                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                386269677                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 62513.30                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.cc_l3cache.prefetcher        16000                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches0.prefetcher       106048                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1dcaches1.prefetcher           64                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2cache.prefetcher        28672                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.inst       110080                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores0.core.data       126720                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.inst         1216                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores1.core.data         1536                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.inst          576                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores2.core.data          448                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.inst          448                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores3.core.data          640                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores4.core.inst           64                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores4.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores5.core.inst          960                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores5.core.data          448                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores6.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores7.core.inst          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores7.core.data          384                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.cc_l3cache.prefetcher 41415946.819977730513                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches0.prefetcher 274504895.522812426090                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1dcaches1.prefetcher 165663.787279910932                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2cache.prefetcher 74217376.701400101185                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.inst 284941714.121446788311                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores0.core.data 328014298.814223647118                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.inst 3147611.958318307530                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores1.core.data 3975930.894717862364                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.inst 1490974.085519198328                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores2.core.data 1159646.510959376581                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.inst 1159646.510959376581                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores3.core.data 1656637.872799109202                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores4.core.inst 165663.787279910932                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores4.core.data 993982.723679465591                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores5.core.inst 2484956.809198664036                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores5.core.data 1159646.510959376581                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores6.core.data 993982.723679465591                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores7.core.inst 993982.723679465591                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores7.core.data 993982.723679465591                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.cc_l3cache.prefetcher          250                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches0.prefetcher         1657                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1dcaches1.prefetcher            1                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2cache.prefetcher          448                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.inst         1720                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores0.core.data         1980                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.inst           19                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores1.core.data           24                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.inst            9                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores2.core.data            7                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.inst            7                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores3.core.data           10                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores4.core.inst            1                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores4.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores5.core.inst           15                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores5.core.data            7                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores6.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores7.core.inst            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores7.core.data            6                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.cc_l3cache.prefetcher     11178082                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches0.prefetcher     81694708                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1dcaches1.prefetcher        60942                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2cache.prefetcher     23947255                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.inst     45799397                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores0.core.data     59975085                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.inst       431352                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores1.core.data       787606                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.inst       188683                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores2.core.data       225271                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.inst       158750                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores3.core.data       315594                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores4.core.inst        18750                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores4.core.data       220112                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores5.core.inst       351004                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores5.core.data       271663                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores6.core.data       186844                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores7.core.inst       169610                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores7.core.data       153678                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.cc_l3cache.prefetcher     44712.33                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches0.prefetcher     49302.78                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1dcaches1.prefetcher     60942.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2cache.prefetcher     53453.69                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.inst     26627.56                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores0.core.data     30290.45                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.inst     22702.74                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores1.core.data     32816.92                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.inst     20964.78                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores2.core.data     32181.57                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.inst     22678.57                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores3.core.data     31559.40                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores4.core.inst     18750.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores4.core.data     36685.33                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores5.core.inst     23400.27                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores5.core.data     38809.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores6.core.data     31140.67                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores7.core.inst     28268.33                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores7.core.data     25613.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.cc_l3cache.prefetcher        16000                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches0.prefetcher       106048                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1dcaches1.prefetcher           64                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2cache.prefetcher        28672                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.inst       110080                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores0.core.data       126720                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.inst         1216                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores1.core.data         1536                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.inst          576                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores2.core.data          448                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.inst          448                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores3.core.data          640                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores4.core.inst           64                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores4.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores5.core.inst          960                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores5.core.data          448                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores6.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores7.core.inst          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores7.core.data          384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total       395456                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores0.core.inst       110080                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores1.core.inst         1216                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores2.core.inst          576                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores3.core.inst          448                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores4.core.inst           64                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores5.core.inst          960                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores7.core.inst          384                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total       113728                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.cc_l3cache.prefetcher          250                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches0.prefetcher         1657                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1dcaches1.prefetcher            1                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2cache.prefetcher          448                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.inst         1720                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores0.core.data         1980                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.inst           19                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores1.core.data           24                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.inst            9                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores2.core.data            7                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.inst            7                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores3.core.data           10                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores4.core.inst            1                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores4.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores5.core.inst           15                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores5.core.data            7                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores6.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores7.core.inst            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores7.core.data            6                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total         6179                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.cc_l3cache.prefetcher     41415947                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches0.prefetcher    274504896                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1dcaches1.prefetcher       165664                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2cache.prefetcher     74217377                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.inst    284941714                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores0.core.data    328014299                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.inst      3147612                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores1.core.data      3975931                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.inst      1490974                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores2.core.data      1159647                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.inst      1159647                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores3.core.data      1656638                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores4.core.inst       165664                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores4.core.data       993983                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores5.core.inst      2484957                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores5.core.data      1159647                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores6.core.data       993983                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores7.core.inst       993983                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores7.core.data       993983                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   1023636542                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores0.core.inst    284941714                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores1.core.inst      3147612                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores2.core.inst      1490974                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores3.core.inst      1159647                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores4.core.inst       165664                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores5.core.inst      2484957                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores7.core.inst       993983                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total    294384550                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.cc_l3cache.prefetcher     41415947                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches0.prefetcher    274504896                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1dcaches1.prefetcher       165664                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2cache.prefetcher     74217377                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.inst    284941714                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores0.core.data    328014299                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.inst      3147612                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores1.core.data      3975931                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.inst      1490974                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores2.core.data      1159647                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.inst      1159647                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores3.core.data      1656638                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores4.core.inst       165664                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores4.core.data       993983                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores5.core.inst      2484957                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores5.core.data      1159647                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores6.core.data       993983                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores7.core.inst       993983                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores7.core.data       993983                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   1023636542                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts            6179                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0          420                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1          317                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2          401                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3          254                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4          446                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5          338                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6          396                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7          327                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8          393                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9          350                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10          436                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11          541                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12          407                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13          356                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14          399                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15          398                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat          110278136                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat         30895000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat     226134386                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           17847.25                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      36597.25                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits           5166                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        83.61                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples         1002                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   391.664671                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   231.918317                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   368.489293                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127          294     29.34%     29.34% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255          229     22.85%     52.20% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383           88      8.78%     60.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511           72      7.19%     68.16% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639           42      4.19%     72.36% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767           38      3.79%     76.15% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895           26      2.59%     78.74% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023           30      2.99%     81.74% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151          183     18.26%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total         1002                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead       395456                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        1023.636542                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               8.00                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           8.00                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          83.61                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy      3298680                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy      1738110                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy     20698860                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 30117360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy    106639020                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy     58547520                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy    221039550                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   572.160140                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    151042697                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF     12740000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT    222541925                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy      3934140                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy      2064480                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy     23419200                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 30117360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy    130540830                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy     38419680                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy    228495690                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   591.460334                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE     98621886                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF     12740000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT    274962736                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles          926647                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              1.544407                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.647498                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded        1660367                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded        11114                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued       1479854                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued         7650                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined       534731                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined       969195                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved         6977                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples       779277                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     1.899009                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     2.512868                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0       417905     53.63%     53.63% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1        52687      6.76%     60.39% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2        53080      6.81%     67.20% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3        49392      6.34%     73.54% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4        48908      6.28%     79.81% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::5        46652      5.99%     85.80% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::6        55059      7.07%     92.87% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::7        31167      4.00%     96.87% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::8        24427      3.13%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total       779277                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu        24689     79.66%     79.66% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult            0      0.00%     79.66% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0      0.00%     79.66% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%     79.66% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%     79.66% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%     79.66% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0      0.00%     79.66% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0      0.00%     79.66% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0      0.00%     79.66% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0      0.00%     79.66% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%     79.66% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            1      0.00%     79.67% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%     79.67% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu           58      0.19%     79.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%     79.85% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt          117      0.38%     80.23% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc           23      0.07%     80.30% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%     80.30% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%     80.30% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%     80.30% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift           16      0.05%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%     80.36% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead         3477     11.22%     91.58% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite         1777      5.73%     97.31% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead          669      2.16%     99.47% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite          165      0.53%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass        26890      1.82%      1.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu      1123307     75.91%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult         7739      0.52%     78.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv         2839      0.19%     78.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd        13787      0.93%     79.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt          517      0.03%     79.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     79.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd         2088      0.14%     79.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu        10019      0.68%     80.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp           18      0.00%     80.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt         5059      0.34%     80.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc        13172      0.89%     81.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift         1796      0.12%     81.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd         1106      0.07%     81.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.65% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt         3345      0.23%     81.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult         2247      0.15%     82.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     82.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     82.03% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt           97      0.01%     82.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     82.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead       175133     11.83%     93.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite        64090      4.33%     98.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead        12031      0.81%     99.02% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite        14574      0.98%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total      1479854                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        1.596999                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy              30992                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.020943                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads      3604303                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites      2065659                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses      1368861                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads       173324                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites       140781                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses        82926                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses      1396901                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses        87055                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts        18268                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled           1471                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles         147370                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.quiesceCycles       233488                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads       213480                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores        91357                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads        19950                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores        13311                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch         1400      0.62%      0.62% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return        19935      8.83%      9.45% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect        18407      8.15%     17.60% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect          578      0.26%     17.86% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond       156006     69.11%     86.97% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond        21219      9.40%     96.37% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%     96.37% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond         8198      3.63%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total       225743                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch         1272      1.34%      1.34% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return         7024      7.40%      8.74% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect         5704      6.01%     14.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect          366      0.39%     15.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond        64714     68.16%     83.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond        11927     12.56%     95.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     95.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond         3935      4.14%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total        94942                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch          263      3.00%      3.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return           11      0.13%      3.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect          517      5.90%      9.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect          149      1.70%     10.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond         6870     78.45%     89.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond          415      4.74%     93.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     93.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond          532      6.08%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total         8757                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch          128      0.10%      0.10% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return        12911      9.87%      9.97% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect        12703      9.71%     19.68% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect          212      0.16%     19.84% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond        91291     69.79%     89.64% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond         9292      7.10%     96.74% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%     96.74% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond         4263      3.26%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total       130800                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch          128      1.75%      1.75% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0      0.00%      1.75% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect          255      3.49%      5.24% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect          135      1.85%      7.08% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond         6108     83.51%     90.59% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond          210      2.87%     93.46% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.46% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond          478      6.54%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total         7314                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget       114095     50.54%     50.54% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB        86518     38.33%     88.87% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS        19930      8.83%     97.70% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect         5200      2.30%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total       225743                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch         5796     70.87%     70.87% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return         2303     28.16%     99.03% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect           11      0.13%     99.17% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect           68      0.83%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total         8178                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted       157406                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken        50661                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect         8757                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss         1250                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted         6405                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted         2352                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups       225743                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates         5450                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits       126689                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.561209                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted         1969                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups         8776                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits         5200                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses         3576                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch         1400      0.62%      0.62% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return        19935      8.83%      9.45% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect        18407      8.15%     17.60% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect          578      0.26%     17.86% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond       156006     69.11%     86.97% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond        21219      9.40%     96.37% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     96.37% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond         8198      3.63%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total       225743                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch          308      0.31%      0.31% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return        19877     20.07%     20.38% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect          770      0.78%     21.16% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect          573      0.58%     21.73% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond        68693     69.35%     91.08% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond          635      0.64%     91.72% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     91.72% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond         8198      8.28%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total        99054                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect          517      9.49%      9.49% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%      9.49% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond         4518     82.90%     92.39% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond          415      7.61%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total         5450                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect          517      9.49%      9.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      9.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond         4518     82.90%     92.39% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond          415      7.61%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total         5450                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups         8776                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits         5200                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses         3576                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords          681                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords         9457                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes        26009                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops        26005                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes        13094                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used        12911                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct        12911                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.commit.commitSquashedInsts       507274                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls         4137                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts         8244                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples       708451                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     1.604549                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     2.902320                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0       488708     68.98%     68.98% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1        40242      5.68%     74.66% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2        23534      3.32%     77.98% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3        24131      3.41%     81.39% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4         8738      1.23%     82.62% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::5         8423      1.19%     83.81% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::6         5906      0.83%     84.65% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::7         5614      0.79%     85.44% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::8       103155     14.56%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total       708451                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars         2602                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls        12915                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass        17911      1.58%      1.58% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu       854153     75.14%     76.72% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult         6932      0.61%     77.33% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv         2553      0.22%     77.55% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd         9151      0.81%     78.36% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp            0      0.00%     78.36% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt          416      0.04%     78.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult            0      0.00%     78.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv            0      0.00%     78.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc            0      0.00%     78.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     78.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd         1374      0.12%     78.51% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.51% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu         7530      0.66%     79.18% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp           12      0.00%     79.18% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt         3088      0.27%     79.45% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc        11840      1.04%     80.49% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     80.49% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.49% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.49% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift          656      0.06%     80.55% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.55% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     80.55% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     80.55% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd         1069      0.09%     80.64% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.64% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.64% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt         2894      0.25%     80.90% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.90% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.90% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult         1951      0.17%     81.07% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.07% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     81.07% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt           97      0.01%     81.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     81.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     81.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     81.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     81.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     81.08% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead       140841     12.39%     93.47% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite        54471      4.79%     98.26% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead         6613      0.58%     98.84% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite        13192      1.16%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total      1136744                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples       103155                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts       600002                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps      1136744                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP       600002                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP      1136744                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     1.544407                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.647498                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs       215117                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts        65037                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts      1077479                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts       147454                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts        67663                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass        17911      1.58%      1.58% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu       854153     75.14%     76.72% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult         6932      0.61%     77.33% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv         2553      0.22%     77.55% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd         9151      0.81%     78.36% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     78.36% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt          416      0.04%     78.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     78.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     78.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     78.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     78.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     78.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd         1374      0.12%     78.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     78.51% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu         7530      0.66%     79.18% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp           12      0.00%     79.18% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt         3088      0.27%     79.45% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc        11840      1.04%     80.49% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     80.49% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.49% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.49% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift          656      0.06%     80.55% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.55% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     80.55% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.55% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd         1069      0.09%     80.64% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.64% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.64% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt         2894      0.25%     80.90% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.90% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.90% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult         1951      0.17%     81.07% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     81.07% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     81.07% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt           97      0.01%     81.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     81.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     81.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     81.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     81.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     81.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     81.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     81.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     81.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     81.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     81.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     81.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     81.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     81.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     81.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     81.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     81.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     81.08% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead       140841     12.39%     93.47% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite        54471      4.79%     98.26% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead         6613      0.58%     98.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite        13192      1.16%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total      1136744                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl       130800                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl       113286                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl        17386                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl        91291                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl        39381                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall        12915                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn        12911                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles       106538                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles       417857                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles       171821                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles        73623                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles         9438                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved        81201                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred         1068                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts      1800336                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts         5184                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts      1461586                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches       157895                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts       183239                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts        77481                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     1.577285                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numCCRegReads       704395                       # Number of times the CC registers were read (Count)
board.processor.cores0.core.executeStats0.numCCRegWrites       487878                       # Number of times the CC registers were written (Count)
board.processor.cores0.core.executeStats0.numFpRegReads       102298                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites        65860                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads      1638784                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites      1025149                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs       260720                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads       603992                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numMiscRegWrites          234                       # Number of times the Misc registers were written (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches       111648                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles       696514                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles        20910                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.miscStallCycles          538                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores0.core.fetch.pendingTrapStallCycles         4076                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores0.core.fetch.cacheLines       144050                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes         1275                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples       779277                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     2.517435                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     3.321070                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0       441014     56.59%     56.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1        26109      3.35%     59.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2        31953      4.10%     64.04% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3        22871      2.93%     66.98% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4        26203      3.36%     70.34% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::5        29404      3.77%     74.11% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::6        23138      2.97%     77.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::7        16189      2.08%     79.16% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::8       162396     20.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total       779277                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts      1035316                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     1.117271                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches       225743                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.243613                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles        67694                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles         9438                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles       183088                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles         9221                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts      1671481                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts          407                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts       213480                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts        91357                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts         3862                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents         1407                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents         7025                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents          235                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect         3165                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect         6972                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts        10137                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit      1458583                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount      1451787                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst      1035963                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst      1717159                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       1.566710                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.603301                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.lsq0.forwLoads        34035                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads        66026                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation          235                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores        23694                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads           38                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples       147454                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean     7.819910                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev    33.297692                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9       140514     95.29%     95.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19         1836      1.25%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29          448      0.30%     96.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39          216      0.15%     96.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49          103      0.07%     97.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::50-59           63      0.04%     97.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69           43      0.03%     97.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::70-79           54      0.04%     97.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::80-89           99      0.07%     97.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::90-99          104      0.07%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::100-109          121      0.08%     97.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::110-119          137      0.09%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::120-129          183      0.12%     97.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::130-139          167      0.11%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::140-149          246      0.17%     97.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::150-159         1331      0.90%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::160-169          164      0.11%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::170-179          160      0.11%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189           88      0.06%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::190-199          414      0.28%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::200-209          113      0.08%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::210-219           48      0.03%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229           39      0.03%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239          264      0.18%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::240-249          111      0.08%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::250-259           77      0.05%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::260-269           50      0.03%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::270-279           36      0.02%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::280-289           19      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::290-299           39      0.03%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::overflows          167      0.11%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value         1154                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total       147454                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.rdAccesses       183412                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses        77493                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses          939                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses          329                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses       144626                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses          867                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.numTransitions          724                       # Number of power state transitions (Count)
board.processor.cores0.core.power_state.ticksClkGated::samples          362                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::mean 215116.160221                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::stdev 31432.683857                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::1000-5e+10          362    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::min_value        81585                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::max_value       333333                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::total          362                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON    308452572                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::CLK_GATED     77872050                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles         9438                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles       133306                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles       279231                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles         6393                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles       209176                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles       141733                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts      1750823                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents        27459                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents        34460                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.LQFullEvents         8631                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores0.core.rename.SQFullEvents        49193                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands      3007199                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups      5719931                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups      2075043                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups       144074                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps      1978235                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps      1028955                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing          309                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing          261                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts       338109                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads         2239967                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes        3359266                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts       600002                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps      1136744                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls          857                       # Number of system calls (Count)
board.processor.cores1.core.numCycles          174765                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi              1.084843                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.921792                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded         448082                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded        13468                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued        394182                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued          180                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined       173822                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined       291053                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved         9865                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples       171302                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     2.301094                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     2.209835                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0        47842     27.93%     27.93% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1        32344     18.88%     46.81% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2        25566     14.92%     61.73% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3        16939      9.89%     71.62% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4        13436      7.84%     79.47% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5        15874      9.27%     88.73% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6        11961      6.98%     95.72% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7         3711      2.17%     97.88% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8         3629      2.12%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total       171302                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu         1674     45.22%     45.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0      0.00%     45.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0      0.00%     45.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0      0.00%     45.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0      0.00%     45.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0      0.00%     45.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0      0.00%     45.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0      0.00%     45.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0      0.00%     45.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0      0.00%     45.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0      0.00%     45.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0      0.00%     45.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0      0.00%     45.22% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            2      0.05%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0      0.00%     45.27% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead         1130     30.52%     75.80% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite          442     11.94%     87.74% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead          444     11.99%     99.73% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite           10      0.27%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass         5458      1.38%      1.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu       331504     84.10%     85.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult         1551      0.39%     85.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv           36      0.01%     85.89% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd         5460      1.39%     87.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     87.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt           32      0.01%     87.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0      0.00%     87.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     87.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     87.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     87.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd           14      0.00%     87.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu         1784      0.45%     87.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0      0.00%     87.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt           34      0.01%     87.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc         1345      0.34%     88.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     88.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     88.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     88.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift           19      0.00%     88.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     88.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     88.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     88.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd         1192      0.30%     88.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     88.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     88.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt         1408      0.36%     88.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     88.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     88.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult         2399      0.61%     89.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt          105      0.03%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead        29634      7.52%     96.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite         5900      1.50%     98.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead         4075      1.03%     99.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite         2232      0.57%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total       394182                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        2.255497                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy               3702                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate       0.009392                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads       918111                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites       587975                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses       365778                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads        45434                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites        47517                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses        21509                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses       369510                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses        22916                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts         3051                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.timesIdled            391                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles           3463                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.quiesceCycles       985369                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.MemDepUnit__0.insertedLoads        46351                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores        15799                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads        14739                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores        10883                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch           11      0.02%      0.02% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return         5655      8.22%      8.24% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect         4559      6.63%     14.87% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect           13      0.02%     14.89% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond        49399     71.83%     86.71% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond         7233     10.52%     97.23% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0      0.00%     97.23% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond         1906      2.77%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total        68776                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch           10      0.04%      0.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return         4015     15.13%     15.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect         2919     11.00%     26.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect           10      0.04%     26.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond        12524     47.18%     73.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond         5755     21.68%     95.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0      0.00%     95.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond         1312      4.94%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total        26545                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            4      0.47%      0.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            0      0.00%      0.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect           81      9.55%     10.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            3      0.35%     10.38% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond          711     83.84%     94.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond           26      3.07%     97.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0      0.00%     97.29% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond           23      2.71%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total          848                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            1      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return         1640      3.89%      3.89% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect         1640      3.89%      7.78% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            3      0.01%      7.78% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond        36835     87.31%     95.09% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond         1478      3.50%     98.59% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0      0.00%     98.59% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond          594      1.41%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total        42191                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            1      0.13%      0.13% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0      0.00%      0.13% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect           31      3.98%      4.11% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            3      0.39%      4.50% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond          706     90.75%     95.24% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond           14      1.80%     97.04% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.04% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond           23      2.96%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total          778                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget        27799     40.42%     40.42% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB        33777     49.11%     89.53% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS         5652      8.22%     97.75% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect         1548      2.25%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total        68776                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch          629     75.15%     75.15% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return          208     24.85%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total          837                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted        49410                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken        22291                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect          848                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss          126                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted          639                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted          209                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups        68776                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates          609                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits        38865                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.565095                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted          205                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups         1919                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits         1548                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses          371                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch           11      0.02%      0.02% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return         5655      8.22%      8.24% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect         4559      6.63%     14.87% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect           13      0.02%     14.89% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond        49399     71.83%     86.71% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond         7233     10.52%     97.23% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0      0.00%     97.23% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond         1906      2.77%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total        68776                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch           10      0.03%      0.03% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return         5655     18.91%     18.94% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect          115      0.38%     19.32% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect           13      0.04%     19.37% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond        22160     74.09%     93.45% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond           52      0.17%     93.63% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0      0.00%     93.63% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond         1906      6.37%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total        29911                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect           81     13.30%     13.30% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0      0.00%     13.30% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond          502     82.43%     95.73% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond           26      4.27%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total          609                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect           81     13.30%     13.30% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     13.30% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond          502     82.43%     95.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond           26      4.27%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total          609                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups         1919                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits         1548                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses          371                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords           26                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords         1945                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes         8587                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops         8584                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes         6944                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used         1640                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct         1640                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.commit.commitSquashedInsts       152436                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls         3603                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts          745                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples       151567                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     1.897121                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     3.097202                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0       100150     66.08%     66.08% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1         6330      4.18%     70.25% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2         5830      3.85%     74.10% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3         3448      2.27%     76.37% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4         2109      1.39%     77.77% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5         4288      2.83%     80.59% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6         2451      1.62%     82.21% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7         1063      0.70%     82.91% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8        25898     17.09%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total       151567                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars         2390                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls         1643                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass         2251      0.78%      0.78% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu       242347     84.28%     85.07% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult          791      0.28%     85.34% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv           33      0.01%     85.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd         2336      0.81%     86.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     86.16% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt           32      0.01%     86.18% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     86.18% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.18% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     86.18% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     86.18% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     86.18% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd           10      0.00%     86.18% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.18% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu         1068      0.37%     86.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0      0.00%     86.55% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt           20      0.01%     86.56% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc         1202      0.42%     86.98% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     86.98% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.98% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     86.98% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            7      0.00%     86.98% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.98% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     86.98% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     86.98% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd         1152      0.40%     87.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt          962      0.33%     87.71% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult         2112      0.73%     88.45% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.45% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     88.45% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt          105      0.04%     88.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     88.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     88.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0      0.00%     88.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0      0.00%     88.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0      0.00%     88.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead        24968      8.68%     97.17% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite         4241      1.47%     98.64% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead         2441      0.85%     99.49% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite         1463      0.51%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total       287541                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples        25898                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numInsts       161097                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps       287541                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP       161097                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP       287541                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi     1.084843                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.921792                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs        33113                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts        14547                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts       257583                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts        27409                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts         5704                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass         2251      0.78%      0.78% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu       242347     84.28%     85.07% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult          791      0.28%     85.34% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv           33      0.01%     85.35% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd         2336      0.81%     86.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     86.16% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt           32      0.01%     86.18% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     86.18% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     86.18% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     86.18% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     86.18% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     86.18% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd           10      0.00%     86.18% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     86.18% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu         1068      0.37%     86.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     86.55% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt           20      0.01%     86.56% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc         1202      0.42%     86.98% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     86.98% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     86.98% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     86.98% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            7      0.00%     86.98% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     86.98% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     86.98% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     86.98% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd         1152      0.40%     87.38% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     87.38% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     87.38% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt          962      0.33%     87.71% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult         2112      0.73%     88.45% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.45% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.45% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt          105      0.04%     88.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     88.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead        24968      8.68%     97.17% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite         4241      1.47%     98.64% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead         2441      0.85%     99.49% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite         1463      0.51%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total       287541                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedControl::IsControl        42191                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsDirectControl        39953                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsIndirectControl         2237                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCondControl        36835                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsUncondControl         5355                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCall         1643                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsReturn         1640                       # Class of control type instructions committed (Count)
board.processor.cores1.core.decode.idleCycles        14687                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles        88950                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles        37851                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles        28303                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles         1511                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved        32312                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred          120                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts       481449                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts          539                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.executeStats0.numInsts       391128                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches        51947                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts        33475                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts         8029                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate     2.238022                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numCCRegReads       208088                       # Number of times the CC registers were read (Count)
board.processor.cores1.core.executeStats0.numCCRegWrites       135291                       # Number of times the CC registers were written (Count)
board.processor.cores1.core.executeStats0.numFpRegReads        25823                       # Number of times the floating registers were read (Count)
board.processor.cores1.core.executeStats0.numFpRegWrites        19045                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numIntRegReads       327751                       # Number of times the integer registers were read (Count)
board.processor.cores1.core.executeStats0.numIntRegWrites       245220                       # Number of times the integer registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs        41504                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numMiscRegReads       156943                       # Number of times the Misc registers were read (Count)
board.processor.cores1.core.executeStats0.numMiscRegWrites           19                       # Number of times the Misc registers were written (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.predictedBranches        40977                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles       166202                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles         3236                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.miscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.pendingTrapStallCycles           41                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores1.core.fetch.cacheLines        33234                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes           68                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples       171302                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     3.052510                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     3.275633                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0        78943     46.08%     46.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1         3516      2.05%     48.14% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2         4922      2.87%     51.01% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3         8302      4.85%     55.86% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4        19439     11.35%     67.20% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5         9046      5.28%     72.48% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6         6927      4.04%     76.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7         1569      0.92%     77.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8        38638     22.56%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total       171302                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetchStats0.numInsts       287274                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate     1.643773                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.numBranches        68776                       # Number of branches fetched (Count)
board.processor.cores1.core.fetchStats0.branchRate     0.393534                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.icacheStallCycles         3437                       # ICache total stall cycles (Cycle)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles         1511                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles        21912                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles         1412                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts       461550                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts        46351                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts        15799                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts         4496                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents          816                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents          240                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents          120                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect          227                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect          656                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts          883                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit       390691                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount       387287                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst       264815                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst       370640                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       2.216044                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.714480                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.lsq0.forwLoads         1231                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads        18926                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation          120                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores        10095                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads           49                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples        27409                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean     3.031194                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev     5.140525                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9        27188     99.19%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::10-19          186      0.68%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::20-29           19      0.07%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::30-39            2      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::40-49            1      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::150-159            3      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::170-179            1      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::210-219            1      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::230-239            3      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::240-249            4      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::250-259            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value          253                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total        27409                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.rdAccesses        33481                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses         8029                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           47                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses        33239                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses           27                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.numTransitions          718                       # Number of power state transitions (Count)
board.processor.cores1.core.power_state.ticksClkGated::samples          359                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::mean 213805.479109                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::stdev 31312.852242                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::1000-5e+10          359    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::min_value         2997                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::max_value       348651                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.ticksClkGated::total          359                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON    309568455                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::CLK_GATED     76756167                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles         1511                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles        24218                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles        49295                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles          391                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles        50407                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles        45480                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts       471211                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.ROBFullEvents        16741                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores1.core.rename.IQFullEvents        16788                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.LQFullEvents           35                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores1.core.rename.SQFullEvents         1975                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores1.core.rename.renamedOperands       783121                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups      1421086                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups       437381                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups        43364                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps       525002                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps       257749                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing           19                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing           19                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts       158434                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads          560441                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes         899880                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts       161097                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps       287541                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles          157487                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi              1.317310                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc              0.759123                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.instsAdded         382983                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores2.core.nonSpecInstsAdded        16019                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores2.core.instsIssued        327991                       # Number of instructions issued (Count)
board.processor.cores2.core.squashedInstsIssued          166                       # Number of squashed instructions issued (Count)
board.processor.cores2.core.squashedInstsExamined       183124                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores2.core.squashedOperandsExamined       300184                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores2.core.squashedNonSpecRemoved        12377                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores2.core.numIssuedDist::samples       155504                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::mean     2.109213                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::stdev     2.216459                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::0        51032     32.82%     32.82% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::1        29318     18.85%     51.67% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::2        21730     13.97%     65.64% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::3        14123      9.08%     74.73% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::4        10886      7.00%     81.73% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::5        11738      7.55%     89.28% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::6         9766      6.28%     95.56% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::7         3274      2.11%     97.66% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::8         3637      2.34%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::total       155504                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntAlu         1855     49.97%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntMult            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntDiv            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatAdd            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCmp            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCvt            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMult            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMultAcc            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatDiv            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMisc            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatSqrt            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAdd            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAddAcc            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAlu            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCmp            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCvt            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMisc            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMult            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMultAcc            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMatMultAcc            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShift            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShiftAcc            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdDiv            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSqrt            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAdd            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAlu            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCmp            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCvt            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatDiv            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMisc            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMult            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMultAcc            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatSqrt            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAdd            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAlu            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceCmp            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAes            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAesMix            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash2            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash2            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma2            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma3            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdPredAlu            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::Matrix            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixMov            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixOP            0      0.00%     49.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemRead         1018     27.42%     77.40% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemWrite          405     10.91%     88.31% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemRead          433     11.66%     99.97% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemWrite            1      0.03%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores2.core.statIssuedInstType_0::No_OpClass         5569      1.70%      1.70% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntAlu       272708     83.14%     84.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntMult         1530      0.47%     85.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntDiv            7      0.00%     85.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatAdd         5232      1.60%     86.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCmp            0      0.00%     86.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCvt            0      0.00%     86.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMult            0      0.00%     86.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     86.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatDiv            0      0.00%     86.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMisc            0      0.00%     86.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatSqrt            0      0.00%     86.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAdd            0      0.00%     86.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     86.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAlu         1743      0.53%     87.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCmp            0      0.00%     87.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCvt            0      0.00%     87.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMisc         1306      0.40%     87.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMult            0      0.00%     87.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     87.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShift            0      0.00%     87.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdDiv            0      0.00%     87.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSqrt            0      0.00%     87.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAdd         1192      0.36%     88.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     88.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     88.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCvt         1401      0.43%     88.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     88.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     88.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMult         2413      0.74%     89.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.36% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatSqrt          104      0.03%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAes            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAesMix            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::Matrix            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixMov            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixOP            0      0.00%     89.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemRead        23158      7.06%     96.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemWrite         5503      1.68%     98.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemRead         4001      1.22%     99.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemWrite         2124      0.65%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::total       327991                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.issueRate        2.082654                       # Inst issue rate ((Count/Cycle))
board.processor.cores2.core.fuBusy               3712                       # FU busy when requested (Count)
board.processor.cores2.core.fuBusyRate       0.011317                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores2.core.intInstQueueReads       771113                       # Number of integer instruction queue reads (Count)
board.processor.cores2.core.intInstQueueWrites       536218                       # Number of integer instruction queue writes (Count)
board.processor.cores2.core.intInstQueueWakeupAccesses       299226                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores2.core.fpInstQueueReads        44250                       # Number of floating instruction queue reads (Count)
board.processor.cores2.core.fpInstQueueWrites        46029                       # Number of floating instruction queue writes (Count)
board.processor.cores2.core.fpInstQueueWakeupAccesses        20997                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores2.core.intAluAccesses       303798                       # Number of integer alu accesses (Count)
board.processor.cores2.core.fpAluAccesses        22336                       # Number of floating point alu accesses (Count)
board.processor.cores2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.numSquashedInsts         3049                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores2.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores2.core.timesIdled            423                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores2.core.idleCycles           1983                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores2.core.quiesceCycles      1002647                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores2.core.MemDepUnit__0.insertedLoads        39927                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.insertedStores        15743                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingLoads        13444                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingStores        11139                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return         5324      9.17%      9.17% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect         4372      7.53%     16.70% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect           18      0.03%     16.73% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond        38013     65.49%     82.22% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond         8277     14.26%     96.48% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0      0.00%     96.48% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond         2043      3.52%    100.00% # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total        58047                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return         3715     13.48%     13.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect         2763     10.02%     23.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect           15      0.05%     23.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond        12801     46.44%     69.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond         6817     24.73%     94.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0      0.00%     94.72% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond         1456      5.28%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total        27567                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect           73      8.91%      8.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            3      0.37%      9.28% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond          705     86.08%     95.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond           14      1.71%     97.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0      0.00%     97.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond           24      2.93%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total          819                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return         1609      5.29%      5.29% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect         1609      5.29%     10.57% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            3      0.01%     10.58% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond        25173     82.69%     93.28% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond         1460      4.80%     98.07% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0      0.00%     98.07% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond          587      1.93%    100.00% # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total        30441                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect           18      2.39%      2.39% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            3      0.40%      2.79% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond          701     93.22%     96.01% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond            7      0.93%     96.94% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     96.94% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond           23      3.06%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total          752                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget        22667     39.05%     39.05% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB        28581     49.24%     88.29% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS         5321      9.17%     97.45% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect         1478      2.55%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total        58047                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch          637     77.78%     77.78% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return          182     22.22%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total          819                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted        38013                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken        16113                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect          819                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss           94                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted          638                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted          181                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups        58047                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates          611                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits        34929                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio     0.601737                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted          168                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups         2061                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits         1478                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses          583                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return         5324      9.17%      9.17% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect         4372      7.53%     16.70% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect           18      0.03%     16.73% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond        38013     65.49%     82.22% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond         8277     14.26%     96.48% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0      0.00%     96.48% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond         2043      3.52%    100.00% # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total        58047                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return         5324     23.03%     23.03% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect           82      0.35%     23.38% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect           18      0.08%     23.46% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond        15629     67.61%     91.07% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond           22      0.10%     91.16% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0      0.00%     91.16% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond         2043      8.84%    100.00% # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total        23118                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect           73     11.95%     11.95% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0      0.00%     11.95% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond          524     85.76%     97.71% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond           14      2.29%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total          611                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect           73     11.95%     11.95% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.95% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond          524     85.76%     97.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond           14      2.29%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total          611                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups         2061                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits         1478                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses          583                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords           27                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords         2088                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes         8105                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops         8102                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes         6493                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used         1609                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct         1609                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.commit.commitSquashedInsts       161932                       # The number of squashed insts skipped by commit (Count)
board.processor.cores2.core.commit.commitNonSpecStalls         3642                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores2.core.commit.branchMispredicts          736                       # The number of times a branch was mispredicted (Count)
board.processor.cores2.core.commit.numCommittedDist::samples       134626                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::mean     1.602127                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::stdev     2.824209                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::0        91851     68.23%     68.23% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::1         6478      4.81%     73.04% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::2         6237      4.63%     77.67% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::3         3134      2.33%     80.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::4         2721      2.02%     82.02% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::5         2964      2.20%     84.22% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::6         3564      2.65%     86.87% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::7         1170      0.87%     87.74% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::8        16507     12.26%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::total       134626                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores2.core.commit.membars         2428                       # Number of memory barriers committed (Count)
board.processor.cores2.core.commit.functionCalls         1612                       # Number of function calls committed. (Count)
board.processor.cores2.core.commit.committedInstType_0::No_OpClass         2207      1.02%      1.02% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntAlu       177388     82.24%     83.27% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntMult          799      0.37%     83.64% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntDiv            7      0.00%     83.64% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatAdd         2297      1.06%     84.70% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCmp            0      0.00%     84.70% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCvt            0      0.00%     84.70% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMult            0      0.00%     84.70% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.70% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatDiv            0      0.00%     84.70% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMisc            0      0.00%     84.70% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatSqrt            0      0.00%     84.70% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAdd            0      0.00%     84.70% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.70% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAlu         1038      0.48%     85.19% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCmp            0      0.00%     85.19% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCvt            0      0.00%     85.19% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMisc         1181      0.55%     85.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMult            0      0.00%     85.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     85.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShift            0      0.00%     85.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdDiv            0      0.00%     85.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSqrt            0      0.00%     85.73% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAdd         1133      0.53%     86.26% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCvt          951      0.44%     86.70% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.70% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.70% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMult         2083      0.97%     87.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     87.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     87.67% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatSqrt          104      0.05%     87.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAes            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAesMix            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::Matrix            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixMov            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixOP            0      0.00%     87.71% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemRead        18771      8.70%     96.42% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemWrite         4020      1.86%     98.28% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemRead         2324      1.08%     99.36% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemWrite         1385      0.64%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::total       215688                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.commitEligibleSamples        16507                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores2.core.commitStats0.numInsts       119552                       # Number of instructions committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numOps       215688                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP       119552                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP       215688                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi     1.317310                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc     0.759123                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs        26500                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts        14115                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts       191614                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts        21095                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts         5405                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass         2207      1.02%      1.02% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu       177388     82.24%     83.27% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult          799      0.37%     83.64% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv            7      0.00%     83.64% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd         2297      1.06%     84.70% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0      0.00%     84.70% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0      0.00%     84.70% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0      0.00%     84.70% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     84.70% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0      0.00%     84.70% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0      0.00%     84.70% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     84.70% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0      0.00%     84.70% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     84.70% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu         1038      0.48%     85.19% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0      0.00%     85.19% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0      0.00%     85.19% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc         1181      0.55%     85.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0      0.00%     85.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     85.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     85.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0      0.00%     85.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     85.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0      0.00%     85.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     85.73% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd         1133      0.53%     86.26% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt          951      0.44%     86.70% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     86.70% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     86.70% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult         2083      0.97%     87.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     87.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     87.67% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt          104      0.05%     87.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0      0.00%     87.71% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead        18771      8.70%     96.42% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite         4020      1.86%     98.28% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead         2324      1.08%     99.36% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite         1385      0.64%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total       215688                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedControl::IsControl        30441                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsDirectControl        28242                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsIndirectControl         2199                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCondControl        25173                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsUncondControl         5268                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsCall         1612                       # Class of control type instructions committed (Count)
board.processor.cores2.core.commitStats0.committedControl::IsReturn         1609                       # Class of control type instructions committed (Count)
board.processor.cores2.core.decode.idleCycles        12478                       # Number of cycles decode is idle (Cycle)
board.processor.cores2.core.decode.blockedCycles        83248                       # Number of cycles decode is blocked (Cycle)
board.processor.cores2.core.decode.runCycles        36643                       # Number of cycles decode is running (Cycle)
board.processor.cores2.core.decode.unblockCycles        21611                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores2.core.decode.squashCycles         1524                       # Number of cycles decode is squashing (Cycle)
board.processor.cores2.core.decode.branchResolved        26875                       # Number of times decode resolved a branch (Count)
board.processor.cores2.core.decode.branchMispred           88                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores2.core.decode.decodedInsts       418193                       # Number of instructions handled by decode (Count)
board.processor.cores2.core.decode.squashedInsts          445                       # Number of squashed instructions handled by decode (Count)
board.processor.cores2.core.executeStats0.numInsts       324941                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches        40759                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts        26920                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts         7555                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate     2.063288                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numCCRegReads       148409                       # Number of times the CC registers were read (Count)
board.processor.cores2.core.executeStats0.numCCRegWrites        99409                       # Number of times the CC registers were written (Count)
board.processor.cores2.core.executeStats0.numFpRegReads        25469                       # Number of times the floating registers were read (Count)
board.processor.cores2.core.executeStats0.numFpRegWrites        18701                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numIntRegReads       259302                       # Number of times the integer registers were read (Count)
board.processor.cores2.core.executeStats0.numIntRegWrites       206601                       # Number of times the integer registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs        34475                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numMiscRegReads       127804                       # Number of times the Misc registers were read (Count)
board.processor.cores2.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch.predictedBranches        35380                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores2.core.fetch.cycles       150519                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores2.core.fetch.squashCycles         3224                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores2.core.fetch.miscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores2.core.fetch.pendingTrapStallCycles           30                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores2.core.fetch.cacheLines        34362                       # Number of cache lines fetched (Count)
board.processor.cores2.core.fetch.icacheSquashes           46                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores2.core.fetch.nisnDist::samples       155504                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::mean     2.964400                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::stdev     3.255593                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::0        73590     47.32%     47.32% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::1         3426      2.20%     49.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::2         4784      3.08%     52.60% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::3         8075      5.19%     57.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::4        13676      8.79%     66.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::5         9759      6.28%     72.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::6         7821      5.03%     77.90% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::7         1652      1.06%     78.96% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::8        32721     21.04%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::total       155504                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetchStats0.numInsts       252533                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate     1.603516                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.numBranches        58047                       # Number of branches fetched (Count)
board.processor.cores2.core.fetchStats0.branchRate     0.368583                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.icacheStallCycles         3339                       # ICache total stall cycles (Cycle)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores2.core.iew.squashCycles         1524                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores2.core.iew.blockCycles        22801                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores2.core.iew.unblockCycles         1156                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores2.core.iew.dispatchedInsts       399002                       # Number of instructions dispatched to IQ (Count)
board.processor.cores2.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores2.core.iew.dispLoadInsts        39927                       # Number of dispatched load instructions (Count)
board.processor.cores2.core.iew.dispStoreInsts        15743                       # Number of dispatched store instructions (Count)
board.processor.cores2.core.iew.dispNonSpecInsts         5340                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores2.core.iew.iqFullEvents          813                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.memOrderViolationEvents          122                       # Number of memory order violations (Count)
board.processor.cores2.core.iew.predictedTakenIncorrect          188                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores2.core.iew.predictedNotTakenIncorrect          696                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores2.core.iew.branchMispredicts          884                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores2.core.iew.instsToCommit       324541                       # Cumulative count of insts sent to commit (Count)
board.processor.cores2.core.iew.writebackCount       320223                       # Cumulative count of insts written-back (Count)
board.processor.cores2.core.iew.producerInst       211951                       # Number of instructions producing a value (Count)
board.processor.cores2.core.iew.consumerInst       303497                       # Number of instructions consuming a value (Count)
board.processor.cores2.core.iew.wbRate       2.033330                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores2.core.iew.wbFanout     0.698363                       # Average fanout of values written-back ((Count/Count))
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.lsq0.forwLoads         1070                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores2.core.lsq0.squashedLoads        18817                       # Number of loads squashed (Count)
board.processor.cores2.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores2.core.lsq0.memOrderViolation          122                       # Number of memory ordering violations (Count)
board.processor.cores2.core.lsq0.squashedStores        10338                       # Number of stores squashed (Count)
board.processor.cores2.core.lsq0.rescheduledLoads           44                       # Number of loads that were rescheduled (Count)
board.processor.cores2.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores2.core.lsq0.loadToUse::samples        21095                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::mean     3.182508                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::stdev     3.697735                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::0-9        20910     99.12%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::10-19          151      0.72%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::20-29           27      0.13%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::30-39            2      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::40-49            1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::50-59            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::230-239            1      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::240-249            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::250-259            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::max_value          253                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.lsq0.loadToUse::total        21095                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores2.core.mmu.dtb.rdAccesses        26921                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses         7555                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses           20                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses        34367                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses           20                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.numTransitions          796                       # Number of power state transitions (Count)
board.processor.cores2.core.power_state.ticksClkGated::samples          398                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.ticksClkGated::mean 202547.668342                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.ticksClkGated::stdev 47440.047837                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.ticksClkGated::1000-5e+10          398    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.ticksClkGated::min_value         4995                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.ticksClkGated::max_value       291375                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.ticksClkGated::total          398                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON    305710650                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::CLK_GATED     80613972                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.rename.squashCycles         1524                       # Number of cycles rename is squashing (Cycle)
board.processor.cores2.core.rename.idleCycles        19615                       # Number of cycles rename is idle (Cycle)
board.processor.cores2.core.rename.blockCycles        50125                       # Number of cycles rename is blocking (Cycle)
board.processor.cores2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores2.core.rename.runCycles        47257                       # Number of cycles rename is running (Cycle)
board.processor.cores2.core.rename.unblockCycles        36983                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores2.core.rename.renamedInsts       408142                       # Number of instructions processed by rename (Count)
board.processor.cores2.core.rename.ROBFullEvents        14920                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores2.core.rename.IQFullEvents        15815                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores2.core.rename.LQFullEvents           11                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores2.core.rename.SQFullEvents           12                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores2.core.rename.renamedOperands       647369                       # Number of destination operands rename has renamed (Count)
board.processor.cores2.core.rename.lookups      1175523                       # Number of register rename lookups that rename has made (Count)
board.processor.cores2.core.rename.intLookups       372635                       # Number of integer rename lookups (Count)
board.processor.cores2.core.rename.fpLookups        42510                       # Number of floating rename lookups (Count)
board.processor.cores2.core.rename.committedMaps       382881                       # Number of HB maps that are committed (Count)
board.processor.cores2.core.rename.undoneMaps       264110                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores2.core.rename.skidInsts       116123                       # count of insts added to the skid buffer (Count)
board.processor.cores2.core.rob.reads          490760                       # The number of ROB reads (Count)
board.processor.cores2.core.rob.writes         776310                       # The number of ROB writes (Count)
board.processor.cores2.core.thread_0.numInsts       119552                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps       215688                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles          159769                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi              1.760133                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc              0.568139                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.instsAdded         335810                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores3.core.nonSpecInstsAdded        16603                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores3.core.instsIssued        280393                       # Number of instructions issued (Count)
board.processor.cores3.core.squashedInstsIssued          182                       # Number of squashed instructions issued (Count)
board.processor.cores3.core.squashedInstsExamined       185740                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores3.core.squashedOperandsExamined       303801                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores3.core.squashedNonSpecRemoved        12940                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores3.core.numIssuedDist::samples       158120                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::mean     1.773292                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::stdev     2.266097                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::0        75682     47.86%     47.86% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::1        19550     12.36%     60.23% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::2        15948     10.09%     70.31% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::3        11384      7.20%     77.51% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::4         9636      6.09%     83.61% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::5         9743      6.16%     89.77% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::6         9257      5.85%     95.62% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::7         3366      2.13%     97.75% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::8         3554      2.25%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::total       158120                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntAlu         2081     52.63%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntMult            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntDiv            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatAdd            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCmp            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCvt            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMult            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMultAcc            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatDiv            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMisc            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatSqrt            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAdd            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAddAcc            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAlu            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCmp            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCvt            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMisc            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMult            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMultAcc            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMatMultAcc            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShift            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShiftAcc            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdDiv            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSqrt            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAdd            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAlu            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCmp            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCvt            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatDiv            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMisc            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMult            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMultAcc            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatSqrt            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAdd            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAlu            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceCmp            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAes            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAesMix            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash2            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash2            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma2            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma3            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdPredAlu            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::Matrix            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixMov            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixOP            0      0.00%     52.63% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemRead         1027     25.97%     78.60% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemWrite          429     10.85%     89.45% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemRead          417     10.55%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores3.core.statIssuedInstType_0::No_OpClass         5465      1.95%      1.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntAlu       229405     81.82%     83.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntMult         1565      0.56%     84.32% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntDiv            7      0.00%     84.33% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatAdd         5206      1.86%     86.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCmp            0      0.00%     86.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCvt            0      0.00%     86.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMult            0      0.00%     86.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     86.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatDiv            0      0.00%     86.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMisc            0      0.00%     86.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatSqrt            0      0.00%     86.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAdd            0      0.00%     86.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     86.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAlu         1719      0.61%     86.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCmp            0      0.00%     86.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCvt            0      0.00%     86.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMisc         1343      0.48%     87.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMult            0      0.00%     87.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     87.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShift            0      0.00%     87.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdDiv            0      0.00%     87.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSqrt            0      0.00%     87.27% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAdd         1171      0.42%     87.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCvt         1381      0.49%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     88.18% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMult         2401      0.86%     89.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatSqrt          105      0.04%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAes            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAesMix            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::Matrix            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixMov            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixOP            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemRead        19080      6.80%     95.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemWrite         5537      1.97%     97.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemRead         3923      1.40%     99.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemWrite         2085      0.74%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::total       280393                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.issueRate        1.754990                       # Inst issue rate ((Count/Cycle))
board.processor.cores3.core.fuBusy               3954                       # FU busy when requested (Count)
board.processor.cores3.core.fuBusyRate       0.014102                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores3.core.intInstQueueReads       679238                       # Number of integer instruction queue reads (Count)
board.processor.cores3.core.intInstQueueWrites       493113                       # Number of integer instruction queue writes (Count)
board.processor.cores3.core.intInstQueueWakeupAccesses       251779                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores3.core.fpInstQueueReads        43804                       # Number of floating instruction queue reads (Count)
board.processor.cores3.core.fpInstQueueWrites        45152                       # Number of floating instruction queue writes (Count)
board.processor.cores3.core.fpInstQueueWakeupAccesses        20764                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores3.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores3.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores3.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores3.core.intAluAccesses       256778                       # Number of integer alu accesses (Count)
board.processor.cores3.core.fpAluAccesses        22104                       # Number of floating point alu accesses (Count)
board.processor.cores3.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.numSquashedInsts         3068                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores3.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores3.core.timesIdled            398                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores3.core.idleCycles           1649                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores3.core.quiesceCycles      1000365                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores3.core.MemDepUnit__0.insertedLoads        35857                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.insertedStores        15824                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingLoads        13381                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingStores        11307                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return         5341     10.66%     10.66% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect         4364      8.71%     19.38% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect           21      0.04%     19.42% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond        30057     60.01%     79.42% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond         8378     16.73%     96.15% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0      0.00%     96.15% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond         1929      3.85%    100.00% # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total        50090                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return         3717     13.36%     13.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect         2740      9.85%     23.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect           18      0.06%     23.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond        13104     47.09%     70.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond         6907     24.82%     95.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0      0.00%     95.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond         1340      4.82%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total        27826                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect           60      7.41%      7.41% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            4      0.49%      7.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond          713     88.02%     95.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond           14      1.73%     97.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0      0.00%     97.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond           19      2.35%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total          810                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return         1624      7.31%      7.31% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect         1624      7.31%     14.61% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            3      0.01%     14.63% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond        16913     76.10%     90.73% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond         1471      6.62%     97.35% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0      0.00%     97.35% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond          589      2.65%    100.00% # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total        22224                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect           19      2.50%      2.50% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            3      0.39%      2.89% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond          712     93.68%     96.58% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond            7      0.92%     97.50% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.50% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond           19      2.50%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total          760                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget        18747     37.43%     37.43% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB        24526     48.96%     86.39% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS         5338     10.66%     97.05% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect         1479      2.95%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total        50090                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch          619     76.42%     76.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return          191     23.58%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total          810                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted        30057                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken        11939                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect          810                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss           75                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted          621                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted          189                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups        50090                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates          598                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits        31144                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio     0.621761                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted          138                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups         1950                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits         1479                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses          471                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return         5341     10.66%     10.66% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect         4364      8.71%     19.38% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect           21      0.04%     19.42% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond        30057     60.01%     79.42% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond         8378     16.73%     96.15% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0      0.00%     96.15% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond         1929      3.85%    100.00% # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total        50090                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return         5341     28.19%     28.19% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect           81      0.43%     28.62% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect           21      0.11%     28.73% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond        11552     60.97%     89.70% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond           22      0.12%     89.82% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0      0.00%     89.82% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond         1929     10.18%    100.00% # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total        18946                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect           60     10.03%     10.03% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0      0.00%     10.03% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond          524     87.63%     97.66% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond           14      2.34%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total          598                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect           60     10.03%     10.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     10.03% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond          524     87.63%     97.66% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond           14      2.34%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total          598                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups         1950                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits         1479                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses          471                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords           23                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords         1973                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes         8102                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops         8099                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes         6475                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used         1624                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct         1624                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.commit.commitSquashedInsts       163072                       # The number of squashed insts skipped by commit (Count)
board.processor.cores3.core.commit.commitNonSpecStalls         3663                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores3.core.commit.branchMispredicts          737                       # The number of times a branch was mispredicted (Count)
board.processor.cores3.core.commit.numCommittedDist::samples       137124                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::mean     1.214091                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::stdev     2.534167                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::0       102301     74.60%     74.60% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::1         6122      4.46%     79.07% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::2         5785      4.22%     83.29% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::3         3266      2.38%     85.67% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::4         1580      1.15%     86.82% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::5         3062      2.23%     89.06% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::6         1137      0.83%     89.88% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::7          429      0.31%     90.20% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::8        13442      9.80%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::total       137124                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores3.core.commit.membars         2442                       # Number of memory barriers committed (Count)
board.processor.cores3.core.commit.functionCalls         1627                       # Number of function calls committed. (Count)
board.processor.cores3.core.commit.committedInstType_0::No_OpClass         2225      1.34%      1.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntAlu       132241     79.43%     80.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntMult          803      0.48%     81.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntDiv            7      0.00%     81.26% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatAdd         2278      1.37%     82.62% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCmp            0      0.00%     82.62% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCvt            0      0.00%     82.62% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMult            0      0.00%     82.62% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.62% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatDiv            0      0.00%     82.62% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMisc            0      0.00%     82.62% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatSqrt            0      0.00%     82.62% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAdd            0      0.00%     82.62% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.62% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAlu         1046      0.63%     83.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCmp            0      0.00%     83.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCvt            0      0.00%     83.25% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMisc         1180      0.71%     83.96% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMult            0      0.00%     83.96% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.96% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     83.96% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShift            0      0.00%     83.96% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.96% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdDiv            0      0.00%     83.96% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSqrt            0      0.00%     83.96% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAdd         1127      0.68%     84.64% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.64% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.64% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCvt          955      0.57%     85.21% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.21% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.21% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMult         2092      1.26%     86.47% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.47% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.47% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatSqrt          105      0.06%     86.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAes            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAesMix            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::Matrix            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixMov            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixOP            0      0.00%     86.53% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemRead        14669      8.81%     95.34% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemWrite         4037      2.42%     97.77% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemRead         2325      1.40%     99.16% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemWrite         1391      0.84%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::total       166481                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.commitEligibleSamples        13442                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores3.core.commitStats0.numInsts        90771                       # Number of instructions committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numOps       166481                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP        90771                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP       166481                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi     1.760133                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc     0.568139                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs        22422                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts        14128                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts       146525                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts        16994                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts         5428                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass         2225      1.34%      1.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu       132241     79.43%     80.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult          803      0.48%     81.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv            7      0.00%     81.26% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd         2278      1.37%     82.62% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0      0.00%     82.62% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0      0.00%     82.62% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0      0.00%     82.62% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     82.62% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0      0.00%     82.62% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0      0.00%     82.62% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     82.62% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0      0.00%     82.62% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     82.62% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu         1046      0.63%     83.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0      0.00%     83.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0      0.00%     83.25% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc         1180      0.71%     83.96% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0      0.00%     83.96% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.96% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.96% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0      0.00%     83.96% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     83.96% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0      0.00%     83.96% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     83.96% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd         1127      0.68%     84.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     84.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     84.64% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt          955      0.57%     85.21% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     85.21% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.21% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult         2092      1.26%     86.47% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.47% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.47% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt          105      0.06%     86.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0      0.00%     86.53% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead        14669      8.81%     95.34% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite         4037      2.42%     97.77% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead         2325      1.40%     99.16% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite         1391      0.84%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total       166481                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedControl::IsControl        22224                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsDirectControl        20008                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsIndirectControl         2216                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCondControl        16913                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsUncondControl         5311                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsCall         1627                       # Class of control type instructions committed (Count)
board.processor.cores3.core.commitStats0.committedControl::IsReturn         1624                       # Class of control type instructions committed (Count)
board.processor.cores3.core.decode.idleCycles        10021                       # Number of cycles decode is idle (Cycle)
board.processor.cores3.core.decode.blockedCycles        94067                       # Number of cycles decode is blocked (Cycle)
board.processor.cores3.core.decode.runCycles        36674                       # Number of cycles decode is running (Cycle)
board.processor.cores3.core.decode.unblockCycles        15835                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores3.core.decode.squashCycles         1523                       # Number of cycles decode is squashing (Cycle)
board.processor.cores3.core.decode.branchResolved        22789                       # Number of times decode resolved a branch (Count)
board.processor.cores3.core.decode.branchMispred           78                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores3.core.decode.decodedInsts       371742                       # Number of instructions handled by decode (Count)
board.processor.cores3.core.decode.squashedInsts          396                       # Number of squashed instructions handled by decode (Count)
board.processor.cores3.core.executeStats0.numInsts       277325                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches        32696                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts        22783                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts         7548                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate     1.735787                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numCCRegReads       107677                       # Number of times the CC registers were read (Count)
board.processor.cores3.core.executeStats0.numCCRegWrites        75312                       # Number of times the CC registers were written (Count)
board.processor.cores3.core.executeStats0.numFpRegReads        25211                       # Number of times the floating registers were read (Count)
board.processor.cores3.core.executeStats0.numFpRegWrites        18469                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numIntRegReads       215356                       # Number of times the integer registers were read (Count)
board.processor.cores3.core.executeStats0.numIntRegWrites       179467                       # Number of times the integer registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs        30331                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numMiscRegReads       107616                       # Number of times the Misc registers were read (Count)
board.processor.cores3.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch.predictedBranches        31343                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores3.core.fetch.cycles       153574                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores3.core.fetch.squashCycles         3196                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores3.core.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores3.core.fetch.pendingTrapStallCycles           12                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores3.core.fetch.cacheLines        34691                       # Number of cache lines fetched (Count)
board.processor.cores3.core.fetch.icacheSquashes           42                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores3.core.fetch.nisnDist::samples       158120                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::mean     2.620567                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::stdev     3.198805                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::0        83889     53.05%     53.05% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::1         3543      2.24%     55.29% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::2         4792      3.03%     58.33% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::3         8095      5.12%     63.44% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::4         9703      6.14%     69.58% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::5         9775      6.18%     75.76% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::6         7861      4.97%     80.73% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::7         1597      1.01%     81.74% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::8        28865     18.26%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::total       158120                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetchStats0.numInsts       225085                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate     1.408815                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.numBranches        50090                       # Number of branches fetched (Count)
board.processor.cores3.core.fetchStats0.branchRate     0.313515                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.icacheStallCycles         2935                       # ICache total stall cycles (Cycle)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores3.core.iew.squashCycles         1523                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores3.core.iew.blockCycles        22826                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores3.core.iew.unblockCycles         1248                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores3.core.iew.dispatchedInsts       352413                       # Number of instructions dispatched to IQ (Count)
board.processor.cores3.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores3.core.iew.dispLoadInsts        35857                       # Number of dispatched load instructions (Count)
board.processor.cores3.core.iew.dispStoreInsts        15824                       # Number of dispatched store instructions (Count)
board.processor.cores3.core.iew.dispNonSpecInsts         5528                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores3.core.iew.iqFullEvents          900                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.memOrderViolationEvents          113                       # Number of memory order violations (Count)
board.processor.cores3.core.iew.predictedTakenIncorrect          205                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores3.core.iew.predictedNotTakenIncorrect          679                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores3.core.iew.branchMispredicts          884                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores3.core.iew.instsToCommit       276939                       # Cumulative count of insts sent to commit (Count)
board.processor.cores3.core.iew.writebackCount       272543                       # Cumulative count of insts written-back (Count)
board.processor.cores3.core.iew.producerInst       180616                       # Number of instructions producing a value (Count)
board.processor.cores3.core.iew.consumerInst       266472                       # Number of instructions consuming a value (Count)
board.processor.cores3.core.iew.wbRate       1.705857                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores3.core.iew.wbFanout     0.677805                       # Average fanout of values written-back ((Count/Count))
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.lsq0.forwLoads         1027                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores3.core.lsq0.squashedLoads        18847                       # Number of loads squashed (Count)
board.processor.cores3.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores3.core.lsq0.memOrderViolation          113                       # Number of memory ordering violations (Count)
board.processor.cores3.core.lsq0.squashedStores        10396                       # Number of stores squashed (Count)
board.processor.cores3.core.lsq0.rescheduledLoads           56                       # Number of loads that were rescheduled (Count)
board.processor.cores3.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores3.core.lsq0.loadToUse::samples        16994                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::mean     3.518889                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::stdev     4.541306                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::0-9        16827     99.02%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::10-19          142      0.84%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::20-29           17      0.10%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::30-39            1      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::40-49            2      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::190-199            2      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::230-239            1      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::240-249            1      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::250-259            1      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::max_value          253                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.lsq0.loadToUse::total        16994                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores3.core.mmu.dtb.rdAccesses        22787                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses         7548                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses           21                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses        34693                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses           17                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.numTransitions          758                       # Number of power state transitions (Count)
board.processor.cores3.core.power_state.ticksClkGated::samples          379                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.ticksClkGated::mean 206709.530343                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.ticksClkGated::stdev 40770.872054                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.ticksClkGated::1000-5e+10          379    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.ticksClkGated::min_value        44289                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.ticksClkGated::max_value       324009                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.ticksClkGated::total          379                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON    307981710                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::CLK_GATED     78342912                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.rename.squashCycles         1523                       # Number of cycles rename is squashing (Cycle)
board.processor.cores3.core.rename.idleCycles        15985                       # Number of cycles rename is idle (Cycle)
board.processor.cores3.core.rename.blockCycles        69766                       # Number of cycles rename is blocking (Cycle)
board.processor.cores3.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores3.core.rename.runCycles        44223                       # Number of cycles rename is running (Cycle)
board.processor.cores3.core.rename.unblockCycles        26623                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores3.core.rename.renamedInsts       361502                       # Number of instructions processed by rename (Count)
board.processor.cores3.core.rename.ROBFullEvents         6483                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores3.core.rename.IQFullEvents        15981                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores3.core.rename.LQFullEvents           11                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores3.core.rename.SQFullEvents           10                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores3.core.rename.renamedOperands       552932                       # Number of destination operands rename has renamed (Count)
board.processor.cores3.core.rename.lookups      1009675                       # Number of register rename lookups that rename has made (Count)
board.processor.cores3.core.rename.intLookups       330540                       # Number of integer rename lookups (Count)
board.processor.cores3.core.rename.fpLookups        41582                       # Number of floating rename lookups (Count)
board.processor.cores3.core.rename.committedMaps       284201                       # Number of HB maps that are committed (Count)
board.processor.cores3.core.rename.undoneMaps       268347                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores3.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores3.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores3.core.rename.skidInsts        82392                       # count of insts added to the skid buffer (Count)
board.processor.cores3.core.rob.reads          447996                       # The number of ROB reads (Count)
board.processor.cores3.core.rob.writes         680294                       # The number of ROB writes (Count)
board.processor.cores3.core.thread_0.numInsts        90771                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps       166481                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles          150461                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi              1.869243                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc              0.534976                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.instsAdded         318598                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores4.core.nonSpecInstsAdded        15131                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores4.core.instsIssued        260781                       # Number of instructions issued (Count)
board.processor.cores4.core.squashedInstsIssued          158                       # Number of squashed instructions issued (Count)
board.processor.cores4.core.squashedInstsExamined       184698                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores4.core.squashedOperandsExamined       312955                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores4.core.squashedNonSpecRemoved        11402                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores4.core.numIssuedDist::samples       150054                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::mean     1.737914                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::stdev     2.243264                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::0        71005     47.32%     47.32% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::1        21311     14.20%     61.52% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::2        14867      9.91%     71.43% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::3         9961      6.64%     78.07% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::4         9812      6.54%     84.61% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::5         8084      5.39%     89.99% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::6         8403      5.60%     95.59% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::7         3121      2.08%     97.67% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::8         3490      2.33%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::total       150054                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntAlu         1873     49.81%     49.81% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntMult            0      0.00%     49.81% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntDiv            0      0.00%     49.81% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatAdd            0      0.00%     49.81% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCmp            0      0.00%     49.81% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCvt            0      0.00%     49.81% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMult            0      0.00%     49.81% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMultAcc            0      0.00%     49.81% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatDiv            0      0.00%     49.81% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMisc            0      0.00%     49.81% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatSqrt            0      0.00%     49.81% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAdd            0      0.00%     49.81% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAddAcc            0      0.00%     49.81% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAlu            1      0.03%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCmp            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCvt            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMisc            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMult            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMultAcc            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMatMultAcc            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShift            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShiftAcc            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdDiv            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSqrt            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAdd            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAlu            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCmp            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCvt            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatDiv            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMisc            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMult            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMultAcc            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatSqrt            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAdd            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAlu            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceCmp            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAes            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAesMix            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash2            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash2            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma2            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma3            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdPredAlu            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::Matrix            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixMov            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixOP            0      0.00%     49.84% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemRead         1051     27.95%     77.79% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemWrite          418     11.12%     88.91% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemRead          417     11.09%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores4.core.statIssuedInstType_0::No_OpClass         5550      2.13%      2.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntAlu       211279     81.02%     83.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntMult         1563      0.60%     83.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntDiv            7      0.00%     83.75% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatAdd         5461      2.09%     85.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCmp            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCvt            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMult            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatDiv            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMisc            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatSqrt            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAdd            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.84% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAlu         1664      0.64%     86.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCmp            0      0.00%     86.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCvt            0      0.00%     86.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMisc         1325      0.51%     86.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMult            0      0.00%     86.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     86.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     86.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShift            0      0.00%     86.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     86.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdDiv            0      0.00%     86.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSqrt            0      0.00%     86.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAdd         1125      0.43%     87.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCvt         1357      0.52%     87.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     87.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     87.94% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMult         2266      0.87%     88.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     88.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     88.81% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatSqrt           99      0.04%     88.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     88.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     88.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     88.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     88.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     88.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAes            0      0.00%     88.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAesMix            0      0.00%     88.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     88.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     88.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     88.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     88.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     88.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     88.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     88.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::Matrix            0      0.00%     88.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixMov            0      0.00%     88.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixOP            0      0.00%     88.85% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemRead        17655      6.77%     95.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemWrite         5527      2.12%     97.74% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemRead         3817      1.46%     99.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemWrite         2086      0.80%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::total       260781                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.issueRate        1.733213                       # Inst issue rate ((Count/Cycle))
board.processor.cores4.core.fuBusy               3760                       # FU busy when requested (Count)
board.processor.cores4.core.fuBusyRate       0.014418                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores4.core.intInstQueueReads       632100                       # Number of integer instruction queue reads (Count)
board.processor.cores4.core.intInstQueueWrites       472015                       # Number of integer instruction queue writes (Count)
board.processor.cores4.core.intInstQueueWakeupAccesses       232973                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores4.core.fpInstQueueReads        43434                       # Number of floating instruction queue reads (Count)
board.processor.cores4.core.fpInstQueueWrites        46527                       # Number of floating instruction queue writes (Count)
board.processor.cores4.core.fpInstQueueWakeupAccesses        20492                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores4.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores4.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores4.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores4.core.intAluAccesses       237073                       # Number of integer alu accesses (Count)
board.processor.cores4.core.fpAluAccesses        21918                       # Number of floating point alu accesses (Count)
board.processor.cores4.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.numSquashedInsts         3057                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores4.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores4.core.timesIdled            409                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores4.core.idleCycles            407                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores4.core.quiesceCycles      1009673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores4.core.MemDepUnit__0.insertedLoads        35141                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.insertedStores        15877                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingLoads        14838                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingStores        11434                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::Return         5805     12.17%     12.17% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallDirect         4529      9.50%     21.67% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallIndirect           20      0.04%     21.71% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectCond        27449     57.55%     79.26% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectUncond         7925     16.62%     95.87% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectCond            0      0.00%     95.87% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectUncond         1969      4.13%    100.00% # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::total        47697                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::Return         4185     14.79%     14.79% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallDirect         2909     10.28%     25.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallIndirect           17      0.06%     25.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectCond        13344     47.17%     72.31% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectUncond         6440     22.77%     95.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectCond            0      0.00%     95.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectUncond         1392      4.92%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::total        28287                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallDirect           74      9.02%      9.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallIndirect            4      0.49%      9.51% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectCond          707     86.22%     95.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectUncond           15      1.83%     97.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectCond            0      0.00%     97.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectUncond           20      2.44%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::total          820                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::Return         1620      8.36%      8.36% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallDirect         1620      8.36%     16.73% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallIndirect            3      0.02%     16.74% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectCond        14065     72.61%     89.35% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectUncond         1485      7.67%     97.02% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectCond            0      0.00%     97.02% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectUncond          577      2.98%    100.00% # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::total        19370                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallDirect           20      2.65%      2.65% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallIndirect            3      0.40%      3.05% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectCond          704     93.37%     96.42% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectUncond            7      0.93%     97.35% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.35% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectUncond           20      2.65%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::total          754                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.targetProvider_0::NoTarget        17086     35.82%     35.82% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::BTB        23304     48.86%     84.68% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::RAS         5802     12.16%     96.84% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::Indirect         1505      3.16%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::total        47697                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetWrong_0::NoBranch          621     75.73%     75.73% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::Return          199     24.27%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::total          820                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.condPredicted        27449                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condPredictedTaken        11086                       # Number of conditional branches predicted as taken (Count)
board.processor.cores4.core.branchPred.condIncorrect          820                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.predTakenBTBMiss          105                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores4.core.branchPred.NotTakenMispredicted          621                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores4.core.branchPred.TakenMispredicted          199                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores4.core.branchPred.BTBLookups        47697                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBUpdates          597                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.BTBHits        28995                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio     0.607900                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.BTBMispredicted          169                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores4.core.branchPred.indirectLookups         1989                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits         1505                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses          484                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::Return         5805     12.17%     12.17% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallDirect         4529      9.50%     21.67% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallIndirect           20      0.04%     21.71% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectCond        27449     57.55%     79.26% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectUncond         7925     16.62%     95.87% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectCond            0      0.00%     95.87% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectUncond         1969      4.13%    100.00% # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::total        47697                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::Return         5805     31.04%     31.04% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallDirect           86      0.46%     31.50% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallIndirect           20      0.11%     31.61% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectCond        10796     57.73%     89.33% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectUncond           26      0.14%     89.47% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectCond            0      0.00%     89.47% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectUncond         1969     10.53%    100.00% # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::total        18702                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallDirect           74     12.40%     12.40% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallIndirect            0      0.00%     12.40% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectCond          508     85.09%     97.49% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectUncond           15      2.51%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::total          597                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallDirect           74     12.40%     12.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     12.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectCond          508     85.09%     97.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectUncond           15      2.51%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::total          597                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.branchPred.indirectBranchPred.lookups         1989                       # Number of lookups (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.hits         1505                       # Number of hits of a tag (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.misses          484                       # Number of misses (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.targetRecords           24                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.indirectRecords         2013                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores4.core.branchPred.ras.pushes         8734                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores4.core.branchPred.ras.pops         8731                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores4.core.branchPred.ras.squashes         7111                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores4.core.branchPred.ras.used         1620                       # Number of times the RAS is the provider (Count)
board.processor.cores4.core.branchPred.ras.correct         1620                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores4.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores4.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.commit.commitSquashedInsts       162291                       # The number of squashed insts skipped by commit (Count)
board.processor.cores4.core.commit.commitNonSpecStalls         3729                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores4.core.commit.branchMispredicts          731                       # The number of times a branch was mispredicted (Count)
board.processor.cores4.core.commit.numCommittedDist::samples       129124                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::mean     1.152683                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::stdev     2.412556                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::0        95107     73.66%     73.66% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::1         7124      5.52%     79.17% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::2         6535      5.06%     84.23% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::3         3185      2.47%     86.70% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::4         1406      1.09%     87.79% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::5         2584      2.00%     89.79% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::6         2074      1.61%     91.40% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::7          770      0.60%     91.99% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::8        10339      8.01%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::total       129124                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores4.core.commit.membars         2486                       # Number of memory barriers committed (Count)
board.processor.cores4.core.commit.functionCalls         1623                       # Number of function calls committed. (Count)
board.processor.cores4.core.commit.committedInstType_0::No_OpClass         2209      1.48%      1.48% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntAlu       116450     78.24%     79.72% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntMult          806      0.54%     80.26% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntDiv            7      0.00%     80.27% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatAdd         2240      1.50%     81.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCmp            0      0.00%     81.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCvt            0      0.00%     81.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMult            0      0.00%     81.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatDiv            0      0.00%     81.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMisc            0      0.00%     81.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatSqrt            0      0.00%     81.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAdd            0      0.00%     81.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.77% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAlu          988      0.66%     82.44% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCmp            0      0.00%     82.44% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCvt            0      0.00%     82.44% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMisc         1167      0.78%     83.22% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMult            0      0.00%     83.22% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.22% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     83.22% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShift            0      0.00%     83.22% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.22% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdDiv            0      0.00%     83.22% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSqrt            0      0.00%     83.22% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAdd         1081      0.73%     83.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.95% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCvt          911      0.61%     84.56% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.56% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.56% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMult         1989      1.34%     85.90% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.90% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     85.90% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatSqrt           99      0.07%     85.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAes            0      0.00%     85.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAesMix            0      0.00%     85.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::Matrix            0      0.00%     85.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixMov            0      0.00%     85.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixOP            0      0.00%     85.96% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemRead        13248      8.90%     94.86% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemWrite         4061      2.73%     97.59% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemRead         2228      1.50%     99.09% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemWrite         1355      0.91%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::total       148839                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.commitEligibleSamples        10339                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores4.core.commitStats0.numInsts        80493                       # Number of instructions committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numOps       148839                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP        80493                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP       148839                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi     1.869243                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc     0.534976                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs        20892                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts        13617                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts       130611                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts        15476                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts         5416                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass         2209      1.48%      1.48% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu       116450     78.24%     79.72% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult          806      0.54%     80.26% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv            7      0.00%     80.27% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd         2240      1.50%     81.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0      0.00%     81.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0      0.00%     81.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0      0.00%     81.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     81.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0      0.00%     81.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0      0.00%     81.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     81.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0      0.00%     81.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     81.77% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu          988      0.66%     82.44% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0      0.00%     82.44% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt            0      0.00%     82.44% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc         1167      0.78%     83.22% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0      0.00%     83.22% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.22% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.22% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0      0.00%     83.22% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     83.22% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0      0.00%     83.22% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     83.22% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd         1081      0.73%     83.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     83.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     83.95% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt          911      0.61%     84.56% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     84.56% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     84.56% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult         1989      1.34%     85.90% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     85.90% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     85.90% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt           99      0.07%     85.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0      0.00%     85.96% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead        13248      8.90%     94.86% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite         4061      2.73%     97.59% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead         2228      1.50%     99.09% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite         1355      0.91%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total       148839                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedControl::IsControl        19370                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsDirectControl        17170                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsIndirectControl         2200                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCondControl        14065                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsUncondControl         5305                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsCall         1623                       # Class of control type instructions committed (Count)
board.processor.cores4.core.commitStats0.committedControl::IsReturn         1620                       # Class of control type instructions committed (Count)
board.processor.cores4.core.decode.idleCycles         9018                       # Number of cycles decode is idle (Cycle)
board.processor.cores4.core.decode.blockedCycles        89125                       # Number of cycles decode is blocked (Cycle)
board.processor.cores4.core.decode.runCycles        35869                       # Number of cycles decode is running (Cycle)
board.processor.cores4.core.decode.unblockCycles        14504                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores4.core.decode.squashCycles         1538                       # Number of cycles decode is squashing (Cycle)
board.processor.cores4.core.decode.branchResolved        21747                       # Number of times decode resolved a branch (Count)
board.processor.cores4.core.decode.branchMispred           89                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores4.core.decode.decodedInsts       353723                       # Number of instructions handled by decode (Count)
board.processor.cores4.core.decode.squashedInsts          453                       # Number of squashed instructions handled by decode (Count)
board.processor.cores4.core.executeStats0.numInsts       257724                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches        29655                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts        21262                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts         7542                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate     1.712896                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numCCRegReads        93209                       # Number of times the CC registers were read (Count)
board.processor.cores4.core.executeStats0.numCCRegWrites        66596                       # Number of times the CC registers were written (Count)
board.processor.cores4.core.executeStats0.numFpRegReads        24382                       # Number of times the floating registers were read (Count)
board.processor.cores4.core.executeStats0.numFpRegWrites        18228                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numIntRegReads       199782                       # Number of times the integer registers were read (Count)
board.processor.cores4.core.executeStats0.numIntRegWrites       168440                       # Number of times the integer registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs        28804                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numMiscRegReads       100414                       # Number of times the Misc registers were read (Count)
board.processor.cores4.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetch.predictedBranches        30611                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores4.core.fetch.cycles       145670                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores4.core.fetch.squashCycles         3254                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores4.core.fetch.cacheLines        34497                       # Number of cache lines fetched (Count)
board.processor.cores4.core.fetch.icacheSquashes           42                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores4.core.fetch.nisnDist::samples       150054                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::mean     2.648846                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::stdev     3.198246                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::0        78302     52.18%     52.18% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::1         3608      2.40%     54.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::2         4931      3.29%     57.87% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::3         8494      5.66%     63.53% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::4         8475      5.65%     69.18% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::5         9619      6.41%     75.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::6         7499      5.00%     80.59% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::7         1479      0.99%     81.58% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::8        27647     18.42%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::total       150054                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetchStats0.numInsts       214440                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate     1.425220                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.numBranches        47697                       # Number of branches fetched (Count)
board.processor.cores4.core.fetchStats0.branchRate     0.317006                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.icacheStallCycles         2757                       # ICache total stall cycles (Cycle)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores4.core.iew.squashCycles         1538                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores4.core.iew.blockCycles        23074                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores4.core.iew.unblockCycles         1298                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores4.core.iew.dispatchedInsts       333729                       # Number of instructions dispatched to IQ (Count)
board.processor.cores4.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores4.core.iew.dispLoadInsts        35141                       # Number of dispatched load instructions (Count)
board.processor.cores4.core.iew.dispStoreInsts        15877                       # Number of dispatched store instructions (Count)
board.processor.cores4.core.iew.dispNonSpecInsts         5040                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores4.core.iew.iqFullEvents          925                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.memOrderViolationEvents          116                       # Number of memory order violations (Count)
board.processor.cores4.core.iew.predictedTakenIncorrect          210                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores4.core.iew.predictedNotTakenIncorrect          662                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores4.core.iew.branchMispredicts          872                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores4.core.iew.instsToCommit       257340                       # Cumulative count of insts sent to commit (Count)
board.processor.cores4.core.iew.writebackCount       253465                       # Cumulative count of insts written-back (Count)
board.processor.cores4.core.iew.producerInst       165322                       # Number of instructions producing a value (Count)
board.processor.cores4.core.iew.consumerInst       245911                       # Number of instructions consuming a value (Count)
board.processor.cores4.core.iew.wbRate       1.684589                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores4.core.iew.wbFanout     0.672284                       # Average fanout of values written-back ((Count/Count))
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.lsq0.forwLoads         1051                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores4.core.lsq0.squashedLoads        19649                       # Number of loads squashed (Count)
board.processor.cores4.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores4.core.lsq0.memOrderViolation          116                       # Number of memory ordering violations (Count)
board.processor.cores4.core.lsq0.squashedStores        10461                       # Number of stores squashed (Count)
board.processor.cores4.core.lsq0.rescheduledLoads           40                       # Number of loads that were rescheduled (Count)
board.processor.cores4.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores4.core.lsq0.loadToUse::samples        15476                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::mean     3.603386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::stdev     2.580473                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::0-9        15300     98.86%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::10-19          153      0.99%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::20-29           17      0.11%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::30-39            5      0.03%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::60-69            1      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::max_value           67                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.lsq0.loadToUse::total        15476                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores4.core.mmu.dtb.rdAccesses        21267                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses         7542                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses           21                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses        34497                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.numTransitions          802                       # Number of power state transitions (Count)
board.processor.cores4.core.power_state.ticksClkGated::samples          401                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores4.core.power_state.ticksClkGated::mean 199254.411471                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores4.core.power_state.ticksClkGated::stdev 53010.207581                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores4.core.power_state.ticksClkGated::1000-5e+10          401    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores4.core.power_state.ticksClkGated::min_value         4995                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores4.core.power_state.ticksClkGated::max_value       372627                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores4.core.power_state.ticksClkGated::total          401                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON    306423603                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::CLK_GATED     79901019                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.rename.squashCycles         1538                       # Number of cycles rename is squashing (Cycle)
board.processor.cores4.core.rename.idleCycles        14274                       # Number of cycles rename is idle (Cycle)
board.processor.cores4.core.rename.blockCycles        65883                       # Number of cycles rename is blocking (Cycle)
board.processor.cores4.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores4.core.rename.runCycles        42097                       # Number of cycles rename is running (Cycle)
board.processor.cores4.core.rename.unblockCycles        26262                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores4.core.rename.renamedInsts       343135                       # Number of instructions processed by rename (Count)
board.processor.cores4.core.rename.ROBFullEvents         5801                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores4.core.rename.IQFullEvents        16360                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores4.core.rename.LQFullEvents           11                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores4.core.rename.SQFullEvents           10                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores4.core.rename.renamedOperands       521074                       # Number of destination operands rename has renamed (Count)
board.processor.cores4.core.rename.lookups       958340                       # Number of register rename lookups that rename has made (Count)
board.processor.cores4.core.rename.intLookups       317485                       # Number of integer rename lookups (Count)
board.processor.cores4.core.rename.fpLookups        41956                       # Number of floating rename lookups (Count)
board.processor.cores4.core.rename.committedMaps       249171                       # Number of HB maps that are committed (Count)
board.processor.cores4.core.rename.undoneMaps       271519                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores4.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores4.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores4.core.rename.skidInsts        76769                       # count of insts added to the skid buffer (Count)
board.processor.cores4.core.rob.reads          424702                       # The number of ROB reads (Count)
board.processor.cores4.core.rob.writes         643383                       # The number of ROB writes (Count)
board.processor.cores4.core.thread_0.numInsts        80493                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps       148839                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles          168588                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi              1.075343                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc              0.929936                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.instsAdded         437497                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores5.core.nonSpecInstsAdded        12196                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores5.core.instsIssued        382984                       # Number of instructions issued (Count)
board.processor.cores5.core.squashedInstsIssued          173                       # Number of squashed instructions issued (Count)
board.processor.cores5.core.squashedInstsExamined       169974                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores5.core.squashedOperandsExamined       290635                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores5.core.squashedNonSpecRemoved         8677                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores5.core.numIssuedDist::samples       166619                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::mean     2.298561                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::stdev     2.207556                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::0        46010     27.61%     27.61% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::1        32413     19.45%     47.07% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::2        24828     14.90%     61.97% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::3        16329      9.80%     71.77% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::4        12633      7.58%     79.35% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::5        15646      9.39%     88.74% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::6        11699      7.02%     95.76% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::7         3516      2.11%     97.87% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::8         3545      2.13%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::total       166619                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntAlu         1482     42.65%     42.65% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntMult            0      0.00%     42.65% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntDiv            0      0.00%     42.65% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatAdd            0      0.00%     42.65% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCmp            0      0.00%     42.65% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCvt            0      0.00%     42.65% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMult            0      0.00%     42.65% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMultAcc            0      0.00%     42.65% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatDiv            0      0.00%     42.65% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMisc            0      0.00%     42.65% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatSqrt            0      0.00%     42.65% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAdd            0      0.00%     42.65% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAddAcc            0      0.00%     42.65% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAlu            2      0.06%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCmp            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCvt            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMisc            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMult            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMultAcc            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMatMultAcc            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShift            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShiftAcc            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdDiv            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSqrt            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAdd            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAlu            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCmp            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCvt            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatDiv            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMisc            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMult            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMultAcc            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatSqrt            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAdd            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAlu            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceCmp            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAes            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAesMix            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash2            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash2            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma2            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma3            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdPredAlu            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::Matrix            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixMov            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixOP            0      0.00%     42.71% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemRead         1130     32.52%     75.22% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemWrite          423     12.17%     87.40% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemRead          438     12.60%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores5.core.statIssuedInstType_0::No_OpClass         5654      1.48%      1.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntAlu       321970     84.07%     85.55% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntMult         1550      0.40%     85.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntDiv            7      0.00%     85.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatAdd         5586      1.46%     87.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCmp            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCvt            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMult            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatDiv            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMisc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatSqrt            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAdd            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAlu         1715      0.45%     87.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCmp            0      0.00%     87.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCvt            0      0.00%     87.86% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMisc         1330      0.35%     88.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMult            0      0.00%     88.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     88.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     88.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShift            0      0.00%     88.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     88.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdDiv            0      0.00%     88.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSqrt            0      0.00%     88.21% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAdd         1173      0.31%     88.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     88.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     88.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCvt         1398      0.37%     88.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     88.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     88.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMult         2385      0.62%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.50% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatSqrt          104      0.03%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAes            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAesMix            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::Matrix            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixMov            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixOP            0      0.00%     89.53% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemRead        28600      7.47%     96.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemWrite         5474      1.43%     98.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemRead         3900      1.02%     99.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemWrite         2138      0.56%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::total       382984                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.issueRate        2.271716                       # Inst issue rate ((Count/Cycle))
board.processor.cores5.core.fuBusy               3475                       # FU busy when requested (Count)
board.processor.cores5.core.fuBusyRate       0.009073                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores5.core.intInstQueueReads       891509                       # Number of integer instruction queue reads (Count)
board.processor.cores5.core.intInstQueueWrites       572094                       # Number of integer instruction queue writes (Count)
board.processor.cores5.core.intInstQueueWakeupAccesses       355574                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores5.core.fpInstQueueReads        44722                       # Number of floating instruction queue reads (Count)
board.processor.cores5.core.fpInstQueueWrites        47695                       # Number of floating instruction queue writes (Count)
board.processor.cores5.core.fpInstQueueWakeupAccesses        21201                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores5.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores5.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores5.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores5.core.intAluAccesses       358230                       # Number of integer alu accesses (Count)
board.processor.cores5.core.fpAluAccesses        22575                       # Number of floating point alu accesses (Count)
board.processor.cores5.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.numSquashedInsts         2875                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores5.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores5.core.timesIdled            350                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores5.core.idleCycles           1969                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores5.core.quiesceCycles       991546                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores5.core.MemDepUnit__0.insertedLoads        45580                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.insertedStores        15111                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingLoads        15555                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingStores        10786                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::Return         5924      8.76%      8.76% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallDirect         4648      6.87%     15.64% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallIndirect           19      0.03%     15.66% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectCond        48316     71.46%     87.12% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectUncond         6652      9.84%     96.96% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectCond            0      0.00%     96.96% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectUncond         2056      3.04%    100.00% # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::total        67615                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::Return         4308     16.30%     16.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallDirect         3032     11.47%     27.77% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallIndirect           16      0.06%     27.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectCond        12366     46.79%     74.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectUncond         5238     19.82%     94.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectCond            0      0.00%     94.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectUncond         1469      5.56%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::total        26429                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallDirect           71      8.74%      8.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallIndirect            5      0.62%      9.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectCond          702     86.45%     95.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectUncond           14      1.72%     97.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectCond            0      0.00%     97.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectUncond           20      2.46%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::total          812                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::Return         1616      3.93%      3.93% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallDirect         1616      3.93%      7.85% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallIndirect            3      0.01%      7.86% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectCond        35912     87.28%     95.14% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectUncond         1414      3.44%     98.57% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectCond            0      0.00%     98.57% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectUncond          587      1.43%    100.00% # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::total        41148                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallDirect           23      3.06%      3.06% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallIndirect            3      0.40%      3.46% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectCond          700     93.09%     96.54% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectUncond            8      1.06%     97.61% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.61% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectUncond           18      2.39%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::total          752                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.targetProvider_0::NoTarget        26864     39.73%     39.73% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::BTB        33268     49.20%     88.93% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::RAS         5921      8.76%     97.69% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::Indirect         1562      2.31%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::total        67615                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetWrong_0::NoBranch          581     71.55%     71.55% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::Return          231     28.45%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::total          812                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.condPredicted        48316                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condPredictedTaken        22202                       # Number of conditional branches predicted as taken (Count)
board.processor.cores5.core.branchPred.condIncorrect          812                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.predTakenBTBMiss          104                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores5.core.branchPred.NotTakenMispredicted          581                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores5.core.branchPred.TakenMispredicted          231                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores5.core.branchPred.BTBLookups        67615                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBUpdates          556                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.BTBHits        37749                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio     0.558293                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.BTBMispredicted          161                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores5.core.branchPred.indirectLookups         2075                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits         1562                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses          513                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::Return         5924      8.76%      8.76% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallDirect         4648      6.87%     15.64% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallIndirect           19      0.03%     15.66% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectCond        48316     71.46%     87.12% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectUncond         6652      9.84%     96.96% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectCond            0      0.00%     96.96% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectUncond         2056      3.04%    100.00% # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::total        67615                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::Return         5924     19.84%     19.84% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallDirect           88      0.29%     20.13% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallIndirect           19      0.06%     20.19% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectCond        21757     72.85%     93.04% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectUncond           22      0.07%     93.12% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectCond            0      0.00%     93.12% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectUncond         2056      6.88%    100.00% # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::total        29866                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallDirect           71     12.77%     12.77% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallIndirect            0      0.00%     12.77% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectCond          471     84.71%     97.48% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectUncond           14      2.52%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::total          556                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallDirect           71     12.77%     12.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     12.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectCond          471     84.71%     97.48% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectUncond           14      2.52%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::total          556                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.branchPred.indirectBranchPred.lookups         2075                       # Number of lookups (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.hits         1562                       # Number of hits of a tag (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.misses          513                       # Number of misses (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.targetRecords           25                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.indirectRecords         2100                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores5.core.branchPred.ras.pushes         8975                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores5.core.branchPred.ras.pops         8972                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores5.core.branchPred.ras.squashes         7356                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores5.core.branchPred.ras.used         1616                       # Number of times the RAS is the provider (Count)
board.processor.cores5.core.branchPred.ras.correct         1616                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores5.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores5.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.commit.commitSquashedInsts       148154                       # The number of squashed insts skipped by commit (Count)
board.processor.cores5.core.commit.commitNonSpecStalls         3519                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores5.core.commit.branchMispredicts          729                       # The number of times a branch was mispredicted (Count)
board.processor.cores5.core.commit.numCommittedDist::samples       147443                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::mean     1.895939                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::stdev     3.100392                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::0        97787     66.32%     66.32% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::1         5837      3.96%     70.28% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::2         5557      3.77%     74.05% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::3         3164      2.15%     76.20% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::4         2007      1.36%     77.56% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::5         5606      3.80%     81.36% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::6         1000      0.68%     82.04% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::7          838      0.57%     82.61% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::8        25647     17.39%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::total       147443                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores5.core.commit.membars         2346                       # Number of memory barriers committed (Count)
board.processor.cores5.core.commit.functionCalls         1619                       # Number of function calls committed. (Count)
board.processor.cores5.core.commit.committedInstType_0::No_OpClass         2215      0.79%      0.79% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntAlu       235983     84.42%     85.21% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntMult          793      0.28%     85.49% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntDiv            7      0.00%     85.50% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatAdd         2289      0.82%     86.31% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCmp            0      0.00%     86.31% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCvt            0      0.00%     86.31% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMult            0      0.00%     86.31% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.31% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatDiv            0      0.00%     86.31% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMisc            0      0.00%     86.31% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatSqrt            0      0.00%     86.31% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAdd            0      0.00%     86.31% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.31% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAlu         1034      0.37%     86.68% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCmp            0      0.00%     86.68% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCvt            0      0.00%     86.68% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMisc         1179      0.42%     87.11% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMult            0      0.00%     87.11% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     87.11% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     87.11% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShift            0      0.00%     87.11% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     87.11% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdDiv            0      0.00%     87.11% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSqrt            0      0.00%     87.11% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAdd         1121      0.40%     87.51% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.51% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.51% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCvt          947      0.34%     87.85% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.85% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.85% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMult         2069      0.74%     88.59% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.59% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     88.59% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatSqrt          104      0.04%     88.62% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.62% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.62% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.62% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.62% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.62% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAes            0      0.00%     88.62% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAesMix            0      0.00%     88.62% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.62% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.62% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.62% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.62% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.62% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.62% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.62% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::Matrix            0      0.00%     88.62% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixMov            0      0.00%     88.62% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixOP            0      0.00%     88.62% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemRead        24125      8.63%     97.25% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemWrite         3982      1.42%     98.68% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemRead         2310      0.83%     99.50% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemWrite         1385      0.50%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::total       279543                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.commitEligibleSamples        25647                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores5.core.commitStats0.numInsts       156776                       # Number of instructions committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numOps       279543                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP       156776                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP       279543                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi     1.075343                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc     0.929936                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs        31802                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts        14053                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts       250256                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts        26435                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts         5367                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass         2215      0.79%      0.79% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu       235983     84.42%     85.21% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult          793      0.28%     85.49% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv            7      0.00%     85.50% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd         2289      0.82%     86.31% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0      0.00%     86.31% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0      0.00%     86.31% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0      0.00%     86.31% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     86.31% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0      0.00%     86.31% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0      0.00%     86.31% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     86.31% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0      0.00%     86.31% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     86.31% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu         1034      0.37%     86.68% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0      0.00%     86.68% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt            0      0.00%     86.68% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc         1179      0.42%     87.11% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0      0.00%     87.11% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     87.11% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     87.11% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0      0.00%     87.11% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     87.11% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0      0.00%     87.11% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     87.11% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd         1121      0.40%     87.51% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     87.51% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     87.51% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt          947      0.34%     87.85% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     87.85% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult         2069      0.74%     88.59% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.59% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.59% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt          104      0.04%     88.62% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.62% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.62% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.62% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.62% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.62% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0      0.00%     88.62% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.62% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.62% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.62% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.62% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.62% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.62% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.62% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.62% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0      0.00%     88.62% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0      0.00%     88.62% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0      0.00%     88.62% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead        24125      8.63%     97.25% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite         3982      1.42%     98.68% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead         2310      0.83%     99.50% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite         1385      0.50%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total       279543                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedControl::IsControl        41148                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsDirectControl        38942                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsIndirectControl         2206                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCondControl        35912                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsUncondControl         5236                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsCall         1619                       # Class of control type instructions committed (Count)
board.processor.cores5.core.commitStats0.committedControl::IsReturn         1616                       # Class of control type instructions committed (Count)
board.processor.cores5.core.decode.idleCycles        14092                       # Number of cycles decode is idle (Cycle)
board.processor.cores5.core.decode.blockedCycles        86386                       # Number of cycles decode is blocked (Cycle)
board.processor.cores5.core.decode.runCycles        36798                       # Number of cycles decode is running (Cycle)
board.processor.cores5.core.decode.unblockCycles        27871                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores5.core.decode.squashCycles         1472                       # Number of cycles decode is squashing (Cycle)
board.processor.cores5.core.decode.branchResolved        31810                       # Number of times decode resolved a branch (Count)
board.processor.cores5.core.decode.branchMispred           85                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores5.core.decode.decodedInsts       469321                       # Number of instructions handled by decode (Count)
board.processor.cores5.core.decode.squashedInsts          408                       # Number of squashed instructions handled by decode (Count)
board.processor.cores5.core.executeStats0.numInsts       380105                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches        50701                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts        32267                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts         7539                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate     2.254639                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numCCRegReads       202702                       # Number of times the CC registers were read (Count)
board.processor.cores5.core.executeStats0.numCCRegWrites       132067                       # Number of times the CC registers were written (Count)
board.processor.cores5.core.executeStats0.numFpRegReads        25326                       # Number of times the floating registers were read (Count)
board.processor.cores5.core.executeStats0.numFpRegWrites        18866                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numIntRegReads       318303                       # Number of times the integer registers were read (Count)
board.processor.cores5.core.executeStats0.numIntRegWrites       238230                       # Number of times the integer registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs        39806                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numMiscRegReads       152873                       # Number of times the Misc registers were read (Count)
board.processor.cores5.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetch.predictedBranches        40751                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores5.core.fetch.cycles       162249                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores5.core.fetch.squashCycles         3114                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores5.core.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores5.core.fetch.pendingTrapStallCycles           23                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores5.core.fetch.cacheLines        32543                       # Number of cache lines fetched (Count)
board.processor.cores5.core.fetch.icacheSquashes           34                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores5.core.fetch.nisnDist::samples       166619                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::mean     3.058997                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::stdev     3.268572                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::0        76066     45.65%     45.65% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::1         3520      2.11%     47.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::2         4974      2.99%     50.75% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::3         8562      5.14%     55.89% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::4        19329     11.60%     67.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::5         8674      5.21%     72.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::6         6288      3.77%     76.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::7         1529      0.92%     77.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::8        37677     22.61%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::total       166619                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetchStats0.numInsts       279497                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate     1.657870                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.numBranches        67615                       # Number of branches fetched (Count)
board.processor.cores5.core.fetchStats0.branchRate     0.401067                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.icacheStallCycles         2788                       # ICache total stall cycles (Cycle)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores5.core.iew.squashCycles         1472                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores5.core.iew.blockCycles        21821                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores5.core.iew.unblockCycles         1177                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores5.core.iew.dispatchedInsts       449693                       # Number of instructions dispatched to IQ (Count)
board.processor.cores5.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores5.core.iew.dispLoadInsts        45580                       # Number of dispatched load instructions (Count)
board.processor.cores5.core.iew.dispStoreInsts        15111                       # Number of dispatched store instructions (Count)
board.processor.cores5.core.iew.dispNonSpecInsts         4063                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores5.core.iew.iqFullEvents          842                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.lsqFullEvents            6                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.memOrderViolationEvents          122                       # Number of memory order violations (Count)
board.processor.cores5.core.iew.predictedTakenIncorrect          245                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores5.core.iew.predictedNotTakenIncorrect          637                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores5.core.iew.branchMispredicts          882                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores5.core.iew.instsToCommit       379728                       # Cumulative count of insts sent to commit (Count)
board.processor.cores5.core.iew.writebackCount       376775                       # Cumulative count of insts written-back (Count)
board.processor.cores5.core.iew.producerInst       258630                       # Number of instructions producing a value (Count)
board.processor.cores5.core.iew.consumerInst       361025                       # Number of instructions consuming a value (Count)
board.processor.cores5.core.iew.wbRate       2.234886                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores5.core.iew.wbFanout     0.716377                       # Average fanout of values written-back ((Count/Count))
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.lsq0.forwLoads         1122                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores5.core.lsq0.squashedLoads        19131                       # Number of loads squashed (Count)
board.processor.cores5.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores5.core.lsq0.memOrderViolation          122                       # Number of memory ordering violations (Count)
board.processor.cores5.core.lsq0.squashedStores         9744                       # Number of stores squashed (Count)
board.processor.cores5.core.lsq0.rescheduledLoads           48                       # Number of loads that were rescheduled (Count)
board.processor.cores5.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores5.core.lsq0.loadToUse::samples        26435                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::mean     2.940533                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::stdev     2.583423                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::0-9        26265     99.36%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::10-19          145      0.55%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::20-29           12      0.05%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::30-39            8      0.03%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::40-49            1      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::80-89            2      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::90-99            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::190-199            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::max_value          197                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.lsq0.loadToUse::total        26435                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores5.core.mmu.dtb.rdAccesses        32270                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses         7539                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses           24                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses        32546                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses           19                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.numTransitions          666                       # Number of power state transitions (Count)
board.processor.cores5.core.power_state.ticksClkGated::samples          333                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores5.core.power_state.ticksClkGated::mean       216467                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores5.core.power_state.ticksClkGated::stdev 29049.958183                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores5.core.power_state.ticksClkGated::1000-5e+10          333    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores5.core.power_state.ticksClkGated::min_value        39294                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores5.core.power_state.ticksClkGated::max_value       371295                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores5.core.power_state.ticksClkGated::total          333                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON    314241111                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::CLK_GATED     72083511                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.rename.squashCycles         1472                       # Number of cycles rename is squashing (Cycle)
board.processor.cores5.core.rename.idleCycles        23210                       # Number of cycles rename is idle (Cycle)
board.processor.cores5.core.rename.blockCycles        50166                       # Number of cycles rename is blocking (Cycle)
board.processor.cores5.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores5.core.rename.runCycles        49369                       # Number of cycles rename is running (Cycle)
board.processor.cores5.core.rename.unblockCycles        42402                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores5.core.rename.renamedInsts       459670                       # Number of instructions processed by rename (Count)
board.processor.cores5.core.rename.ROBFullEvents        16167                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores5.core.rename.IQFullEvents        16518                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores5.core.rename.LQFullEvents           11                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores5.core.rename.SQFullEvents           20                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores5.core.rename.renamedOperands       767001                       # Number of destination operands rename has renamed (Count)
board.processor.cores5.core.rename.lookups      1391931                       # Number of register rename lookups that rename has made (Count)
board.processor.cores5.core.rename.intLookups       427083                       # Number of integer rename lookups (Count)
board.processor.cores5.core.rename.fpLookups        42847                       # Number of floating rename lookups (Count)
board.processor.cores5.core.rename.committedMaps       511060                       # Number of HB maps that are committed (Count)
board.processor.cores5.core.rename.undoneMaps       255587                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores5.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores5.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores5.core.rename.skidInsts       151994                       # count of insts added to the skid buffer (Count)
board.processor.cores5.core.rob.reads          544202                       # The number of ROB reads (Count)
board.processor.cores5.core.rob.writes         874751                       # The number of ROB writes (Count)
board.processor.cores5.core.thread_0.numInsts       156776                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps       279543                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles          142538                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi              1.585059                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc              0.630891                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.instsAdded         337800                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores6.core.nonSpecInstsAdded        16442                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores6.core.instsIssued        279972                       # Number of instructions issued (Count)
board.processor.cores6.core.squashedInstsIssued          166                       # Number of squashed instructions issued (Count)
board.processor.cores6.core.squashedInstsExamined       189020                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores6.core.squashedOperandsExamined       314675                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores6.core.squashedNonSpecRemoved        12716                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores6.core.numIssuedDist::samples       141971                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::mean     1.972037                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::stdev     2.210907                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::0        52198     36.77%     36.77% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::1        24542     17.29%     54.05% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::2        20513     14.45%     68.50% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::3        13163      9.27%     77.77% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::4         7859      5.54%     83.31% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::5         9045      6.37%     89.68% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::6         7898      5.56%     95.24% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::7         3158      2.22%     97.47% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::8         3595      2.53%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::total       141971                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntAlu         2033     52.53%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntMult            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntDiv            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatAdd            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCmp            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCvt            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMult            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMultAcc            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatDiv            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMisc            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatSqrt            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAdd            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAddAcc            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAlu            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCmp            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCvt            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMisc            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMult            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMultAcc            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMatMultAcc            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShift            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShiftAcc            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdDiv            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSqrt            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAdd            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAlu            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCmp            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCvt            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatDiv            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMisc            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMult            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMultAcc            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatSqrt            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAdd            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAlu            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceCmp            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAes            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAesMix            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash2            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash2            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma2            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma3            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdPredAlu            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::Matrix            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixMov            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixOP            0      0.00%     52.53% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemRead          996     25.74%     78.27% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemWrite          421     10.88%     89.15% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemRead          420     10.85%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores6.core.statIssuedInstType_0::No_OpClass         5636      2.01%      2.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntAlu       229026     81.80%     83.82% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntMult         1560      0.56%     84.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntDiv            7      0.00%     84.38% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatAdd         5323      1.90%     86.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCmp            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCvt            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMult            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatDiv            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMisc            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatSqrt            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAdd            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     86.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAlu         1696      0.61%     86.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCmp            0      0.00%     86.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCvt            0      0.00%     86.88% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMisc         1308      0.47%     87.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMult            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShift            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdDiv            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSqrt            0      0.00%     87.35% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAdd         1143      0.41%     87.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     87.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     87.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCvt         1371      0.49%     88.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     88.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     88.25% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMult         2331      0.83%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.08% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatSqrt          102      0.04%     89.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAes            0      0.00%     89.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAesMix            0      0.00%     89.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::Matrix            0      0.00%     89.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixMov            0      0.00%     89.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixOP            0      0.00%     89.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemRead        18979      6.78%     95.90% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemWrite         5540      1.98%     97.87% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemRead         3879      1.39%     99.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemWrite         2071      0.74%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::total       279972                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.issueRate        1.964192                       # Inst issue rate ((Count/Cycle))
board.processor.cores6.core.fuBusy               3870                       # FU busy when requested (Count)
board.processor.cores6.core.fuBusyRate       0.013823                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores6.core.intInstQueueReads       662411                       # Number of integer instruction queue reads (Count)
board.processor.cores6.core.intInstQueueWrites       497451                       # Number of integer instruction queue writes (Count)
board.processor.cores6.core.intInstQueueWakeupAccesses       251650                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores6.core.fpInstQueueReads        43539                       # Number of floating instruction queue reads (Count)
board.processor.cores6.core.fpInstQueueWrites        45924                       # Number of floating instruction queue writes (Count)
board.processor.cores6.core.fpInstQueueWakeupAccesses        20596                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores6.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores6.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores6.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores6.core.intAluAccesses       256232                       # Number of integer alu accesses (Count)
board.processor.cores6.core.fpAluAccesses        21974                       # Number of floating point alu accesses (Count)
board.processor.cores6.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.numSquashedInsts         3070                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores6.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores6.core.timesIdled            408                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores6.core.idleCycles            567                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores6.core.quiesceCycles      1017596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores6.core.MemDepUnit__0.insertedLoads        36550                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.insertedStores        16144                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingLoads        14117                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingStores        11561                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::Return         5661     11.12%     11.12% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallDirect         4530      8.90%     20.01% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallIndirect           20      0.04%     20.05% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectCond        30270     59.44%     79.49% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectUncond         8424     16.54%     96.03% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectCond            0      0.00%     96.03% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectUncond         2021      3.97%    100.00% # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::total        50926                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::Return         4042     14.01%     14.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallDirect         2911     10.09%     24.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallIndirect           17      0.06%     24.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectCond        13520     46.86%     71.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectUncond         6925     24.00%     95.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectCond            0      0.00%     95.02% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectUncond         1438      4.98%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::total        28853                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallDirect           67      7.75%      7.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallIndirect            4      0.46%      8.22% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectCond          759     87.85%     96.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectUncond           14      1.62%     97.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectCond            0      0.00%     97.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectUncond           20      2.31%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::total          864                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::Return         1619      7.35%      7.35% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallDirect         1619      7.35%     14.70% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallIndirect            3      0.01%     14.71% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectCond        16711     75.84%     90.55% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectUncond         1499      6.80%     97.35% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectCond            0      0.00%     97.35% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectUncond          583      2.65%    100.00% # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::total        22034                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallDirect           26      3.21%      3.21% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallIndirect            3      0.37%      3.58% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectCond          755     93.21%     96.79% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectUncond            7      0.86%     97.65% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.65% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectUncond           19      2.35%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::total          810                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.targetProvider_0::NoTarget        18887     37.09%     37.09% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::BTB        24882     48.86%     85.95% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::RAS         5658     11.11%     97.06% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::Indirect         1499      2.94%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::total        50926                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetWrong_0::NoBranch          657     76.04%     76.04% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::Return          207     23.96%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::total          864                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.condPredicted        30270                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condPredictedTaken        12131                       # Number of conditional branches predicted as taken (Count)
board.processor.cores6.core.branchPred.condIncorrect          864                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.predTakenBTBMiss           92                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores6.core.branchPred.NotTakenMispredicted          659                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores6.core.branchPred.TakenMispredicted          205                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores6.core.branchPred.BTBLookups        50926                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBUpdates          635                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.BTBHits        31352                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio     0.615638                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.BTBMispredicted          154                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores6.core.branchPred.indirectLookups         2041                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits         1499                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses          542                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::Return         5661     11.12%     11.12% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallDirect         4530      8.90%     20.01% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallIndirect           20      0.04%     20.05% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectCond        30270     59.44%     79.49% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectUncond         8424     16.54%     96.03% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectCond            0      0.00%     96.03% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectUncond         2021      3.97%    100.00% # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::total        50926                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::Return         5661     28.92%     28.92% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallDirect           90      0.46%     29.38% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallIndirect           20      0.10%     29.48% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectCond        11760     60.08%     89.56% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectUncond           22      0.11%     89.68% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectCond            0      0.00%     89.68% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectUncond         2021     10.32%    100.00% # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::total        19574                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallDirect           67     10.55%     10.55% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallIndirect            0      0.00%     10.55% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectCond          554     87.24%     97.80% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectUncond           14      2.20%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::total          635                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallDirect           67     10.55%     10.55% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     10.55% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectCond          554     87.24%     97.80% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectUncond           14      2.20%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::total          635                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.branchPred.indirectBranchPred.lookups         2041                       # Number of lookups (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.hits         1499                       # Number of hits of a tag (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.misses          542                       # Number of misses (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.targetRecords           24                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.indirectRecords         2065                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores6.core.branchPred.ras.pushes         8592                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores6.core.branchPred.ras.pops         8589                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores6.core.branchPred.ras.squashes         6970                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores6.core.branchPred.ras.used         1619                       # Number of times the RAS is the provider (Count)
board.processor.cores6.core.branchPred.ras.correct         1619                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores6.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores6.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.commit.commitSquashedInsts       165843                       # The number of squashed insts skipped by commit (Count)
board.processor.cores6.core.commit.commitNonSpecStalls         3726                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores6.core.commit.branchMispredicts          782                       # The number of times a branch was mispredicted (Count)
board.processor.cores6.core.commit.numCommittedDist::samples       120576                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::mean     1.368689                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::stdev     2.575221                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::0        84610     70.17%     70.17% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::1         5930      4.92%     75.09% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::2         5744      4.76%     79.85% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::3         3077      2.55%     82.41% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::4         5339      4.43%     86.83% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::5         2503      2.08%     88.91% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::6         1063      0.88%     89.79% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::7          347      0.29%     90.08% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::8        11963      9.92%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::total       120576                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores6.core.commit.membars         2484                       # Number of memory barriers committed (Count)
board.processor.cores6.core.commit.functionCalls         1622                       # Number of function calls committed. (Count)
board.processor.cores6.core.commit.committedInstType_0::No_OpClass         2214      1.34%      1.34% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntAlu       131134     79.46%     80.80% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntMult          803      0.49%     81.29% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntDiv            7      0.00%     81.29% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatAdd         2260      1.37%     82.66% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCmp            0      0.00%     82.66% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCvt            0      0.00%     82.66% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMult            0      0.00%     82.66% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.66% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatDiv            0      0.00%     82.66% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMisc            0      0.00%     82.66% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatSqrt            0      0.00%     82.66% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAdd            0      0.00%     82.66% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.66% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAlu         1014      0.61%     83.28% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCmp            0      0.00%     83.28% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCvt            0      0.00%     83.28% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMisc         1171      0.71%     83.99% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMult            0      0.00%     83.99% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.99% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     83.99% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShift            0      0.00%     83.99% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.99% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdDiv            0      0.00%     83.99% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSqrt            0      0.00%     83.99% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAdd         1101      0.67%     84.65% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.65% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.65% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCvt          930      0.56%     85.22% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.22% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.22% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMult         2029      1.23%     86.45% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.45% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     86.45% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatSqrt          102      0.06%     86.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAes            0      0.00%     86.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAesMix            0      0.00%     86.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::Matrix            0      0.00%     86.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixMov            0      0.00%     86.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixOP            0      0.00%     86.51% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemRead        14566      8.83%     95.33% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemWrite         4056      2.46%     97.79% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemRead         2271      1.38%     99.17% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemWrite         1373      0.83%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::total       165031                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.commitEligibleSamples        11963                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores6.core.commitStats0.numInsts        89926                       # Number of instructions committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numOps       165031                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP        89926                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP       165031                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi     1.585059                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc     0.630891                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs        22266                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts        13842                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts       145328                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts        16837                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts         5429                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass         2214      1.34%      1.34% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu       131134     79.46%     80.80% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult          803      0.49%     81.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv            7      0.00%     81.29% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd         2260      1.37%     82.66% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0      0.00%     82.66% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0      0.00%     82.66% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0      0.00%     82.66% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     82.66% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0      0.00%     82.66% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0      0.00%     82.66% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     82.66% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0      0.00%     82.66% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     82.66% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu         1014      0.61%     83.28% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0      0.00%     83.28% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt            0      0.00%     83.28% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc         1171      0.71%     83.99% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0      0.00%     83.99% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.99% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.99% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0      0.00%     83.99% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     83.99% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0      0.00%     83.99% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     83.99% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd         1101      0.67%     84.65% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     84.65% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     84.65% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt          930      0.56%     85.22% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     85.22% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     85.22% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult         2029      1.23%     86.45% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     86.45% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     86.45% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt          102      0.06%     86.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     86.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     86.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     86.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     86.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     86.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0      0.00%     86.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     86.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     86.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     86.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     86.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     86.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     86.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     86.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     86.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0      0.00%     86.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0      0.00%     86.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0      0.00%     86.51% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead        14566      8.83%     95.33% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite         4056      2.46%     97.79% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead         2271      1.38%     99.17% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite         1373      0.83%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total       165031                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedControl::IsControl        22034                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsDirectControl        19829                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsIndirectControl         2205                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCondControl        16711                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsUncondControl         5323                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsCall         1622                       # Class of control type instructions committed (Count)
board.processor.cores6.core.commitStats0.committedControl::IsReturn         1619                       # Class of control type instructions committed (Count)
board.processor.cores6.core.decode.idleCycles        10245                       # Number of cycles decode is idle (Cycle)
board.processor.cores6.core.decode.blockedCycles        77017                       # Number of cycles decode is blocked (Cycle)
board.processor.cores6.core.decode.runCycles        36487                       # Number of cycles decode is running (Cycle)
board.processor.cores6.core.decode.unblockCycles        16633                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores6.core.decode.squashCycles         1589                       # Number of cycles decode is squashing (Cycle)
board.processor.cores6.core.decode.branchResolved        23146                       # Number of times decode resolved a branch (Count)
board.processor.cores6.core.decode.branchMispred           84                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores6.core.decode.decodedInsts       374824                       # Number of instructions handled by decode (Count)
board.processor.cores6.core.decode.squashedInsts          430                       # Number of squashed instructions handled by decode (Count)
board.processor.cores6.core.executeStats0.numInsts       276901                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches        32595                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts        22628                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts         7529                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate     1.942647                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numCCRegReads       106535                       # Number of times the CC registers were read (Count)
board.processor.cores6.core.executeStats0.numCCRegWrites        74525                       # Number of times the CC registers were written (Count)
board.processor.cores6.core.executeStats0.numFpRegReads        24731                       # Number of times the floating registers were read (Count)
board.processor.cores6.core.executeStats0.numFpRegWrites        18334                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numIntRegReads       214632                       # Number of times the integer registers were read (Count)
board.processor.cores6.core.executeStats0.numIntRegWrites       179704                       # Number of times the integer registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs        30157                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numMiscRegReads       107752                       # Number of times the Misc registers were read (Count)
board.processor.cores6.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetch.predictedBranches        32039                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores6.core.fetch.cycles       137453                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores6.core.fetch.squashCycles         3342                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores6.core.fetch.cacheLines        35346                       # Number of cache lines fetched (Count)
board.processor.cores6.core.fetch.icacheSquashes           34                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores6.core.fetch.nisnDist::samples       141971                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::mean     2.955287                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::stdev     3.246552                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::0        66672     46.96%     46.96% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::1         3568      2.51%     49.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::2         5007      3.53%     53.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::3         8381      5.90%     58.90% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::4         9751      6.87%     65.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::5         9857      6.94%     72.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::6         7871      5.54%     78.26% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::7         1587      1.12%     79.38% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::8        29277     20.62%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::total       141971                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetchStats0.numInsts       227368                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate     1.595140                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.numBranches        50926                       # Number of branches fetched (Count)
board.processor.cores6.core.fetchStats0.branchRate     0.357280                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.icacheStallCycles         2847                       # ICache total stall cycles (Cycle)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores6.core.iew.squashCycles         1589                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores6.core.iew.blockCycles        23382                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores6.core.iew.unblockCycles         1195                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores6.core.iew.dispatchedInsts       354242                       # Number of instructions dispatched to IQ (Count)
board.processor.cores6.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores6.core.iew.dispLoadInsts        36550                       # Number of dispatched load instructions (Count)
board.processor.cores6.core.iew.dispStoreInsts        16144                       # Number of dispatched store instructions (Count)
board.processor.cores6.core.iew.dispNonSpecInsts         5473                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores6.core.iew.iqFullEvents          829                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.memOrderViolationEvents          114                       # Number of memory order violations (Count)
board.processor.cores6.core.iew.predictedTakenIncorrect          216                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores6.core.iew.predictedNotTakenIncorrect          714                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores6.core.iew.branchMispredicts          930                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores6.core.iew.instsToCommit       276515                       # Cumulative count of insts sent to commit (Count)
board.processor.cores6.core.iew.writebackCount       272246                       # Cumulative count of insts written-back (Count)
board.processor.cores6.core.iew.producerInst       172546                       # Number of instructions producing a value (Count)
board.processor.cores6.core.iew.consumerInst       253825                       # Number of instructions consuming a value (Count)
board.processor.cores6.core.iew.wbRate       1.909989                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores6.core.iew.wbFanout     0.679783                       # Average fanout of values written-back ((Count/Count))
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.lsq0.forwLoads         1022                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores6.core.lsq0.squashedLoads        19697                       # Number of loads squashed (Count)
board.processor.cores6.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores6.core.lsq0.memOrderViolation          114                       # Number of memory ordering violations (Count)
board.processor.cores6.core.lsq0.squashedStores        10715                       # Number of stores squashed (Count)
board.processor.cores6.core.lsq0.rescheduledLoads           47                       # Number of loads that were rescheduled (Count)
board.processor.cores6.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores6.core.lsq0.loadToUse::samples        16837                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::mean     3.483103                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::stdev     2.506353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::0-9        16654     98.91%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::10-19          162      0.96%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::20-29           16      0.10%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::30-39            4      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::50-59            1      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::max_value           52                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.lsq0.loadToUse::total        16837                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores6.core.mmu.dtb.rdAccesses        22637                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses         7529                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses           21                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses        35346                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.numTransitions          798                       # Number of power state transitions (Count)
board.processor.cores6.core.power_state.ticksClkGated::samples          399                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores6.core.power_state.ticksClkGated::mean 198858.586466                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores6.core.power_state.ticksClkGated::stdev 50455.346967                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores6.core.power_state.ticksClkGated::1000-5e+10          399    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores6.core.power_state.ticksClkGated::min_value         9657                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores6.core.power_state.ticksClkGated::max_value       296370                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores6.core.power_state.ticksClkGated::total          399                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON    306980046                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::CLK_GATED     79344576                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.rename.squashCycles         1589                       # Number of cycles rename is squashing (Cycle)
board.processor.cores6.core.rename.idleCycles        16733                       # Number of cycles rename is idle (Cycle)
board.processor.cores6.core.rename.blockCycles        42256                       # Number of cycles rename is blocking (Cycle)
board.processor.cores6.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores6.core.rename.runCycles        45808                       # Number of cycles rename is running (Cycle)
board.processor.cores6.core.rename.unblockCycles        35585                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores6.core.rename.renamedInsts       364161                       # Number of instructions processed by rename (Count)
board.processor.cores6.core.rename.ROBFullEvents        15986                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores6.core.rename.IQFullEvents        16076                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores6.core.rename.LQFullEvents           11                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores6.core.rename.SQFullEvents           10                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores6.core.rename.renamedOperands       556055                       # Number of destination operands rename has renamed (Count)
board.processor.cores6.core.rename.lookups      1018003                       # Number of register rename lookups that rename has made (Count)
board.processor.cores6.core.rename.intLookups       333922                       # Number of integer rename lookups (Count)
board.processor.cores6.core.rename.fpLookups        41848                       # Number of floating rename lookups (Count)
board.processor.cores6.core.rename.committedMaps       281280                       # Number of HB maps that are committed (Count)
board.processor.cores6.core.rename.undoneMaps       274391                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores6.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores6.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores6.core.rename.skidInsts        82999                       # count of insts added to the skid buffer (Count)
board.processor.cores6.core.rob.reads          434248                       # The number of ROB reads (Count)
board.processor.cores6.core.rob.writes         683335                       # The number of ROB writes (Count)
board.processor.cores6.core.thread_0.numInsts        89926                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps       165031                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles          151371                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi              1.117426                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc              0.894914                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.instsAdded         403346                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores7.core.nonSpecInstsAdded        13437                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores7.core.instsIssued        348650                       # Number of instructions issued (Count)
board.processor.cores7.core.squashedInstsIssued          143                       # Number of squashed instructions issued (Count)
board.processor.cores7.core.squashedInstsExamined       173617                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores7.core.squashedOperandsExamined       294861                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores7.core.squashedNonSpecRemoved         9840                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores7.core.numIssuedDist::samples       150488                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::mean     2.316796                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::stdev     2.237859                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::0        42920     28.52%     28.52% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::1        27430     18.23%     46.75% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::2        21974     14.60%     61.35% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::3        14757      9.81%     71.16% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::4        12266      8.15%     79.31% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::5        13438      8.93%     88.24% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::6        10605      7.05%     95.28% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::7         3667      2.44%     97.72% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::8         3431      2.28%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::total       150488                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntAlu         1590     45.07%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntMult            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntDiv            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatAdd            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCmp            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCvt            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMult            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMultAcc            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatDiv            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMisc            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatSqrt            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAdd            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAddAcc            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAlu            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCmp            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCvt            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMisc            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMult            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMultAcc            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMatMultAcc            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShift            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShiftAcc            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdDiv            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSqrt            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAdd            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAlu            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCmp            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCvt            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatDiv            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMisc            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMult            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMultAcc            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatSqrt            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAdd            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAlu            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceCmp            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAes            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAesMix            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash2            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash2            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma2            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma3            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdPredAlu            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::Matrix            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixMov            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixOP            0      0.00%     45.07% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemRead         1116     31.63%     76.70% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemWrite          427     12.10%     88.80% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemRead          395     11.20%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores7.core.statIssuedInstType_0::No_OpClass         5602      1.61%      1.61% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntAlu       291827     83.70%     85.31% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntMult         1580      0.45%     85.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntDiv            7      0.00%     85.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatAdd         5219      1.50%     87.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCmp            0      0.00%     87.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCvt            0      0.00%     87.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMult            0      0.00%     87.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     87.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatDiv            0      0.00%     87.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMisc            0      0.00%     87.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatSqrt            0      0.00%     87.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAdd            0      0.00%     87.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     87.26% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAlu         1558      0.45%     87.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCmp            0      0.00%     87.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCvt            0      0.00%     87.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMisc         1317      0.38%     88.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMult            0      0.00%     88.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     88.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     88.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShift            0      0.00%     88.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     88.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdDiv            0      0.00%     88.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSqrt            0      0.00%     88.09% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAdd         1062      0.30%     88.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     88.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     88.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCvt         1300      0.37%     88.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     88.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     88.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMult         2215      0.64%     89.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     89.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     89.40% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatSqrt           94      0.03%     89.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     89.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     89.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     89.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     89.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     89.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAes            0      0.00%     89.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAesMix            0      0.00%     89.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     89.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     89.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     89.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     89.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     89.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     89.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     89.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::Matrix            0      0.00%     89.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixMov            0      0.00%     89.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixOP            0      0.00%     89.43% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemRead        25685      7.37%     96.79% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemWrite         5554      1.59%     98.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemRead         3615      1.04%     99.42% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemWrite         2015      0.58%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::total       348650                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.issueRate        2.303281                       # Inst issue rate ((Count/Cycle))
board.processor.cores7.core.fuBusy               3528                       # FU busy when requested (Count)
board.processor.cores7.core.fuBusyRate       0.010119                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores7.core.intInstQueueReads       809879                       # Number of integer instruction queue reads (Count)
board.processor.cores7.core.intInstQueueWrites       546313                       # Number of integer instruction queue writes (Count)
board.processor.cores7.core.intInstQueueWakeupAccesses       322391                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores7.core.fpInstQueueReads        41579                       # Number of floating instruction queue reads (Count)
board.processor.cores7.core.fpInstQueueWrites        44193                       # Number of floating instruction queue writes (Count)
board.processor.cores7.core.fpInstQueueWakeupAccesses        19791                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores7.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores7.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores7.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores7.core.intAluAccesses       325598                       # Number of integer alu accesses (Count)
board.processor.cores7.core.fpAluAccesses        20978                       # Number of floating point alu accesses (Count)
board.processor.cores7.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.numSquashedInsts         2853                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores7.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores7.core.timesIdled            359                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores7.core.idleCycles            883                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores7.core.quiesceCycles      1008763                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores7.core.MemDepUnit__0.insertedLoads        42377                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.insertedStores        15409                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingLoads        15105                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingStores        11097                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::Return         5787      9.33%      9.33% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallDirect         4565      7.36%     16.68% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallIndirect            9      0.01%     16.70% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectCond        42559     68.59%     85.29% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectUncond         7118     11.47%     96.76% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectCond            0      0.00%     96.76% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectUncond         2011      3.24%    100.00% # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::total        62049                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::Return         4182     15.60%     15.60% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallDirect         2960     11.04%     26.64% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallIndirect            6      0.02%     26.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectCond        12545     46.79%     73.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectUncond         5672     21.16%     94.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectCond            0      0.00%     94.61% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectUncond         1444      5.39%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::total        26809                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallDirect           60      7.59%      7.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallIndirect            4      0.51%      8.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectCond          694     87.74%     95.83% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectUncond           14      1.77%     97.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectCond            0      0.00%     97.60% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectUncond           19      2.40%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::total          791                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::Return         1605      4.56%      4.56% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallDirect         1605      4.56%      9.12% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallIndirect            3      0.01%      9.13% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectCond        29977     85.15%     94.28% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectUncond         1446      4.11%     98.39% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectCond            0      0.00%     98.39% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectUncond          567      1.61%    100.00% # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::total        35203                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallDirect           15      2.04%      2.04% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallIndirect            2      0.27%      2.32% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectCond          694     94.55%     96.87% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectUncond            7      0.95%     97.82% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.82% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectUncond           16      2.18%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::total          734                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.targetProvider_0::NoTarget        24311     39.18%     39.18% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::BTB        30449     49.07%     88.25% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::RAS         5784      9.32%     97.57% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::Indirect         1505      2.43%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::total        62049                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetWrong_0::NoBranch          589     74.46%     74.46% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::Return          202     25.54%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::total          791                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.condPredicted        42559                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condPredictedTaken        18929                       # Number of conditional branches predicted as taken (Count)
board.processor.cores7.core.branchPred.condIncorrect          791                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.predTakenBTBMiss           84                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores7.core.branchPred.NotTakenMispredicted          589                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores7.core.branchPred.TakenMispredicted          202                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores7.core.branchPred.BTBLookups        62049                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBUpdates          566                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.BTBHits        35539                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio     0.572757                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.BTBMispredicted          138                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores7.core.branchPred.indirectLookups         2020                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits         1505                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses          515                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::Return         5787      9.33%      9.33% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallDirect         4565      7.36%     16.68% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallIndirect            9      0.01%     16.70% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectCond        42559     68.59%     85.29% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectUncond         7118     11.47%     96.76% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectCond            0      0.00%     96.76% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectUncond         2011      3.24%    100.00% # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::total        62049                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::Return         5787     21.83%     21.83% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallDirect           74      0.28%     22.11% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallIndirect            9      0.03%     22.14% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectCond        18607     70.19%     92.33% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectUncond           22      0.08%     92.41% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectCond            0      0.00%     92.41% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectUncond         2011      7.59%    100.00% # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::total        26510                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallDirect           60     10.60%     10.60% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallIndirect            0      0.00%     10.60% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectCond          492     86.93%     97.53% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectUncond           14      2.47%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::total          566                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallDirect           60     10.60%     10.60% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     10.60% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectCond          492     86.93%     97.53% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectUncond           14      2.47%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::total          566                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.branchPred.indirectBranchPred.lookups         2020                       # Number of lookups (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.hits         1505                       # Number of hits of a tag (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.misses          515                       # Number of misses (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.targetRecords           23                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.indirectRecords         2043                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores7.core.branchPred.ras.pushes         8756                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores7.core.branchPred.ras.pops         8753                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores7.core.branchPred.ras.squashes         7148                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores7.core.branchPred.ras.used         1605                       # Number of times the RAS is the provider (Count)
board.processor.cores7.core.branchPred.ras.correct         1605                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores7.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores7.core.cc_buffer.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.commit.commitSquashedInsts       151510                       # The number of squashed insts skipped by commit (Count)
board.processor.cores7.core.commit.commitNonSpecStalls         3597                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores7.core.commit.branchMispredicts          717                       # The number of times a branch was mispredicted (Count)
board.processor.cores7.core.commit.numCommittedDist::samples       130904                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::mean     1.856253                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::stdev     3.052154                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::0        85516     65.33%     65.33% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::1         6178      4.72%     70.05% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::2         6182      4.72%     74.77% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::3         3991      3.05%     77.82% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::4         1401      1.07%     78.89% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::5         3954      3.02%     81.91% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::6         1035      0.79%     82.70% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::7          284      0.22%     82.92% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::8        22363     17.08%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::total       130904                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores7.core.commit.membars         2398                       # Number of memory barriers committed (Count)
board.processor.cores7.core.commit.functionCalls         1608                       # Number of function calls committed. (Count)
board.processor.cores7.core.commit.committedInstType_0::No_OpClass         2183      0.90%      0.90% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntAlu       203218     83.63%     84.53% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntMult          813      0.33%     84.86% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntDiv            7      0.00%     84.87% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatAdd         2161      0.89%     85.76% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCmp            0      0.00%     85.76% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCvt            0      0.00%     85.76% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMult            0      0.00%     85.76% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.76% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatDiv            0      0.00%     85.76% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMisc            0      0.00%     85.76% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatSqrt            0      0.00%     85.76% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAdd            0      0.00%     85.76% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.76% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAlu          940      0.39%     86.14% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCmp            0      0.00%     86.14% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCvt            0      0.00%     86.14% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMisc         1155      0.48%     86.62% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMult            0      0.00%     86.62% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.62% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     86.62% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShift            0      0.00%     86.62% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.62% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdDiv            0      0.00%     86.62% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSqrt            0      0.00%     86.62% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAdd         1022      0.42%     87.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     87.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     87.04% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCvt          875      0.36%     87.40% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     87.40% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     87.40% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMult         1903      0.78%     88.18% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.18% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     88.18% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatSqrt           94      0.04%     88.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAes            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAesMix            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::Matrix            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixMov            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixOP            0      0.00%     88.22% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemRead        21161      8.71%     96.93% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemWrite         4009      1.65%     98.58% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemRead         2125      0.87%     99.45% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemWrite         1325      0.55%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::total       242991                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.commitEligibleSamples        22363                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores7.core.commitStats0.numInsts       135464                       # Number of instructions committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numOps       242991                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP       135464                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP       242991                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi     1.117426                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc     0.894914                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs        28620                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts        13101                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts       217296                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts        23286                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts         5334                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass         2183      0.90%      0.90% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu       203218     83.63%     84.53% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult          813      0.33%     84.86% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv            7      0.00%     84.87% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd         2161      0.89%     85.76% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0      0.00%     85.76% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0      0.00%     85.76% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0      0.00%     85.76% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     85.76% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0      0.00%     85.76% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0      0.00%     85.76% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     85.76% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0      0.00%     85.76% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     85.76% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu          940      0.39%     86.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0      0.00%     86.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt            0      0.00%     86.14% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc         1155      0.48%     86.62% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0      0.00%     86.62% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     86.62% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     86.62% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0      0.00%     86.62% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     86.62% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0      0.00%     86.62% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     86.62% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd         1022      0.42%     87.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     87.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     87.04% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt          875      0.36%     87.40% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     87.40% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     87.40% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult         1903      0.78%     88.18% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.18% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.18% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt           94      0.04%     88.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0      0.00%     88.22% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead        21161      8.71%     96.93% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite         4009      1.65%     98.58% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead         2125      0.87%     99.45% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite         1325      0.55%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total       242991                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedControl::IsControl        35203                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsDirectControl        33028                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsIndirectControl         2175                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCondControl        29977                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsUncondControl         5226                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsCall         1608                       # Class of control type instructions committed (Count)
board.processor.cores7.core.commitStats0.committedControl::IsReturn         1605                       # Class of control type instructions committed (Count)
board.processor.cores7.core.decode.idleCycles        12762                       # Number of cycles decode is idle (Cycle)
board.processor.cores7.core.decode.blockedCycles        75821                       # Number of cycles decode is blocked (Cycle)
board.processor.cores7.core.decode.runCycles        36163                       # Number of cycles decode is running (Cycle)
board.processor.cores7.core.decode.unblockCycles        24267                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores7.core.decode.squashCycles         1475                       # Number of cycles decode is squashing (Cycle)
board.processor.cores7.core.decode.branchResolved        28962                       # Number of times decode resolved a branch (Count)
board.processor.cores7.core.decode.branchMispred           75                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores7.core.decode.decodedInsts       436082                       # Number of instructions handled by decode (Count)
board.processor.cores7.core.decode.squashedInsts          351                       # Number of squashed instructions handled by decode (Count)
board.processor.cores7.core.executeStats0.numInsts       345796                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches        44934                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts        29057                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts         7512                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate     2.284427                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numCCRegReads       172736                       # Number of times the CC registers were read (Count)
board.processor.cores7.core.executeStats0.numCCRegWrites       114450                       # Number of times the CC registers were written (Count)
board.processor.cores7.core.executeStats0.numFpRegReads        23399                       # Number of times the floating registers were read (Count)
board.processor.cores7.core.executeStats0.numFpRegWrites        17566                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numIntRegReads       285546                       # Number of times the integer registers were read (Count)
board.processor.cores7.core.executeStats0.numIntRegWrites       219252                       # Number of times the integer registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs        36569                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numMiscRegReads       138158                       # Number of times the Misc registers were read (Count)
board.processor.cores7.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetch.predictedBranches        37738                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores7.core.fetch.cycles       146182                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores7.core.fetch.squashCycles         3098                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores7.core.fetch.cacheLines        32915                       # Number of cache lines fetched (Count)
board.processor.cores7.core.fetch.icacheSquashes           31                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores7.core.fetch.nisnDist::samples       150488                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::mean     3.170678                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::stdev     3.269381                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::0        65419     43.47%     43.47% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::1         3596      2.39%     45.86% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::2         4870      3.24%     49.10% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::3         8412      5.59%     54.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::4        16262     10.81%     65.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::5         9023      6.00%     71.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::6         6697      4.45%     75.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::7         1440      0.96%     76.90% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::8        34769     23.10%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::total       150488                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetchStats0.numInsts       260740                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate     1.722523                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.numBranches        62049                       # Number of branches fetched (Count)
board.processor.cores7.core.fetchStats0.branchRate     0.409913                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.icacheStallCycles         2757                       # ICache total stall cycles (Cycle)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores7.core.iew.squashCycles         1475                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores7.core.iew.blockCycles        21854                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores7.core.iew.unblockCycles         1077                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores7.core.iew.dispatchedInsts       416783                       # Number of instructions dispatched to IQ (Count)
board.processor.cores7.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores7.core.iew.dispLoadInsts        42377                       # Number of dispatched load instructions (Count)
board.processor.cores7.core.iew.dispStoreInsts        15409                       # Number of dispatched store instructions (Count)
board.processor.cores7.core.iew.dispNonSpecInsts         4474                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores7.core.iew.iqFullEvents          769                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.memOrderViolationEvents          107                       # Number of memory order violations (Count)
board.processor.cores7.core.iew.predictedTakenIncorrect          220                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores7.core.iew.predictedNotTakenIncorrect          631                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores7.core.iew.branchMispredicts          851                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores7.core.iew.instsToCommit       345428                       # Cumulative count of insts sent to commit (Count)
board.processor.cores7.core.iew.writebackCount       342182                       # Cumulative count of insts written-back (Count)
board.processor.cores7.core.iew.producerInst       233925                       # Number of instructions producing a value (Count)
board.processor.cores7.core.iew.consumerInst       330258                       # Number of instructions consuming a value (Count)
board.processor.cores7.core.iew.wbRate       2.260552                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores7.core.iew.wbFanout     0.708310                       # Average fanout of values written-back ((Count/Count))
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.lsq0.forwLoads         1041                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores7.core.lsq0.squashedLoads        19077                       # Number of loads squashed (Count)
board.processor.cores7.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores7.core.lsq0.memOrderViolation          107                       # Number of memory ordering violations (Count)
board.processor.cores7.core.lsq0.squashedStores        10075                       # Number of stores squashed (Count)
board.processor.cores7.core.lsq0.rescheduledLoads           49                       # Number of loads that were rescheduled (Count)
board.processor.cores7.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores7.core.lsq0.loadToUse::samples        23286                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::mean     3.039895                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::stdev     2.186357                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::0-9        23117     99.27%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::10-19          146      0.63%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::20-29           20      0.09%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::30-39            3      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::max_value           33                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.lsq0.loadToUse::total        23286                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores7.core.mmu.dtb.rdAccesses        29063                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses         7512                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses           19                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses        32915                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses           15                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    386324622                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.numTransitions          700                       # Number of power state transitions (Count)
board.processor.cores7.core.power_state.ticksClkGated::samples          350                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores7.core.power_state.ticksClkGated::mean 214369.225714                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores7.core.power_state.ticksClkGated::stdev 29453.547419                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores7.core.power_state.ticksClkGated::1000-5e+10          350    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores7.core.power_state.ticksClkGated::min_value        49617                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores7.core.power_state.ticksClkGated::max_value       386613                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores7.core.power_state.ticksClkGated::total          350                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON    311295393                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::CLK_GATED     75029229                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.rename.squashCycles         1475                       # Number of cycles rename is squashing (Cycle)
board.processor.cores7.core.rename.idleCycles        20973                       # Number of cycles rename is idle (Cycle)
board.processor.cores7.core.rename.blockCycles        42610                       # Number of cycles rename is blocking (Cycle)
board.processor.cores7.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores7.core.rename.runCycles        47857                       # Number of cycles rename is running (Cycle)
board.processor.cores7.core.rename.unblockCycles        37573                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores7.core.rename.renamedInsts       426364                       # Number of instructions processed by rename (Count)
board.processor.cores7.core.rename.ROBFullEvents        13161                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores7.core.rename.IQFullEvents        16654                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores7.core.rename.LQFullEvents           11                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores7.core.rename.SQFullEvents           10                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores7.core.rename.renamedOperands       698426                       # Number of destination operands rename has renamed (Count)
board.processor.cores7.core.rename.lookups      1268341                       # Number of register rename lookups that rename has made (Count)
board.processor.cores7.core.rename.intLookups       396435                       # Number of integer rename lookups (Count)
board.processor.cores7.core.rename.fpLookups        39284                       # Number of floating rename lookups (Count)
board.processor.cores7.core.rename.committedMaps       438940                       # Number of HB maps that are committed (Count)
board.processor.cores7.core.rename.undoneMaps       259124                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores7.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores7.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores7.core.rename.skidInsts       128518                       # count of insts added to the skid buffer (Count)
board.processor.cores7.core.rob.reads          497790                       # The number of ROB reads (Count)
board.processor.cores7.core.rob.writes         808768                       # The number of ROB writes (Count)
board.processor.cores7.core.thread_0.numInsts       135464                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps       242991                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::samples          763                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::mean     1.917431                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::stdev     1.632912                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::1          462     60.55%     60.55% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::2          136     17.82%     78.37% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::3           72      9.44%     87.81% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::4           42      5.50%     93.32% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::5           18      2.36%     95.67% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::6           10      1.31%     96.99% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::7            8      1.05%     98.03% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::8            5      0.66%     98.69% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::9            4      0.52%     99.21% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::10            4      0.52%     99.74% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::11            1      0.13%     99.87% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::12            1      0.13%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank0.cc_buffer_test_bank_test::total          763                       # Distribution of bank queue for bank 0 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::samples         2220                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::mean     1.602703                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::stdev     0.883881                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::1         1175     52.93%     52.93% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::2          906     40.81%     93.74% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::3           65      2.93%     96.67% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::4           35      1.58%     98.24% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::5           18      0.81%     99.05% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::6           10      0.45%     99.50% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::7            5      0.23%     99.73% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::8            4      0.18%     99.91% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::9            1      0.05%     99.95% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::10            1      0.05%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank1.cc_buffer_test_bank_test::total         2220                       # Distribution of bank queue for bank 1 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::samples         1078                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::mean     2.498145                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::stdev     1.679384                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::1          416     38.59%     38.59% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::2          230     21.34%     59.93% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::3          177     16.42%     76.35% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::4          112     10.39%     86.73% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::5           64      5.94%     92.67% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::6           45      4.17%     96.85% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::7           27      2.50%     99.35% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::8            5      0.46%     99.81% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::9            1      0.09%     99.91% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::10            1      0.09%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank10.cc_buffer_test_bank_test::total         1078                       # Distribution of bank queue for bank 10 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::samples         1244                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::mean     1.322347                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::stdev     0.897722                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::1         1035     83.20%     83.20% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::2          112      9.00%     92.20% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::3           50      4.02%     96.22% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::4           21      1.69%     97.91% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::5           11      0.88%     98.79% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::6            9      0.72%     99.52% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::7            5      0.40%     99.92% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::8            1      0.08%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank100.cc_buffer_test_bank_test::total         1244                       # Distribution of bank queue for bank 100 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::samples         5889                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::mean     2.217694                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::stdev     1.323705                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::1         2263     38.43%     38.43% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::2         1740     29.55%     67.97% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::3          807     13.70%     81.68% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::4          640     10.87%     92.55% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::5          312      5.30%     97.84% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::6          113      1.92%     99.76% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::7           14      0.24%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::max_value            7                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank101.cc_buffer_test_bank_test::total         5889                       # Distribution of bank queue for bank 101 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::samples         1293                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::mean     1.305491                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::stdev     0.777156                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::1         1061     82.06%     82.06% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::2          135     10.44%     92.50% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::3           51      3.94%     96.44% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::4           30      2.32%     98.76% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::5           12      0.93%     99.69% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::6            4      0.31%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::7            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::max_value            6                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank102.cc_buffer_test_bank_test::total         1293                       # Distribution of bank queue for bank 102 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::samples         3845                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::mean     2.419766                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::stdev     1.378678                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::1         1232     32.04%     32.04% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::2         1014     26.37%     58.41% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::3          829     21.56%     79.97% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::4          381      9.91%     89.88% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::5          352      9.15%     99.04% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::6           19      0.49%     99.53% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::7            7      0.18%     99.71% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::8            4      0.10%     99.82% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::9            2      0.05%     99.87% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::10            1      0.03%     99.90% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::11            1      0.03%     99.92% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::12            1      0.03%     99.95% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::13            1      0.03%     99.97% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::14            1      0.03%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::max_value           14                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank103.cc_buffer_test_bank_test::total         3845                       # Distribution of bank queue for bank 103 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::samples         3235                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::mean     1.186090                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::stdev     0.624677                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::1         2837     87.70%     87.70% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::2          296      9.15%     96.85% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::3           47      1.45%     98.30% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::4           30      0.93%     99.23% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::5           12      0.37%     99.60% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::6            6      0.19%     99.78% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::7            5      0.15%     99.94% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::8            2      0.06%    100.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank104.cc_buffer_test_bank_test::total         3235                       # Distribution of bank queue for bank 104 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::samples          717                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::mean     1.645746                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::stdev     1.061002                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::1          418     58.30%     58.30% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::2          220     30.68%     88.98% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::3           36      5.02%     94.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::4           21      2.93%     96.93% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::5           10      1.39%     98.33% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::6            6      0.84%     99.16% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::7            4      0.56%     99.72% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::8            2      0.28%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank105.cc_buffer_test_bank_test::total          717                       # Distribution of bank queue for bank 105 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::samples          418                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::mean     2.181818                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::stdev     1.857115                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::1          217     51.91%     51.91% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::2           88     21.05%     72.97% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::3           47     11.24%     84.21% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::4           25      5.98%     90.19% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::5           14      3.35%     93.54% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::6            9      2.15%     95.69% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::7            6      1.44%     97.13% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::8            5      1.20%     98.33% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::9            2      0.48%     98.80% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::10            2      0.48%     99.28% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::11            2      0.48%     99.76% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::12            1      0.24%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank106.cc_buffer_test_bank_test::total          418                       # Distribution of bank queue for bank 106 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::samples          359                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::mean     2.192201                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::stdev     1.782706                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::1          189     52.65%     52.65% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::2           71     19.78%     72.42% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::3           35      9.75%     82.17% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::4           21      5.85%     88.02% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::5           18      5.01%     93.04% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::6           11      3.06%     96.10% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::7            6      1.67%     97.77% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::8            4      1.11%     98.89% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::9            3      0.84%     99.72% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::10            1      0.28%    100.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank107.cc_buffer_test_bank_test::total          359                       # Distribution of bank queue for bank 107 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::samples          335                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::mean     2.053731                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::stdev     1.540893                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::1          177     52.84%     52.84% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::2           70     20.90%     73.73% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::3           40     11.94%     85.67% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::4           19      5.67%     91.34% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::5           11      3.28%     94.63% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::6            9      2.69%     97.31% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::7            6      1.79%     99.10% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::8            3      0.90%    100.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank108.cc_buffer_test_bank_test::total          335                       # Distribution of bank queue for bank 108 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::samples          298                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::mean     2.107383                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::stdev     1.731627                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::1          163     54.70%     54.70% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::2           55     18.46%     73.15% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::3           34     11.41%     84.56% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::4           18      6.04%     90.60% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::5           10      3.36%     93.96% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::6            7      2.35%     96.31% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::7            5      1.68%     97.99% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::8            2      0.67%     98.66% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::9            2      0.67%     99.33% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::10            2      0.67%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank109.cc_buffer_test_bank_test::total          298                       # Distribution of bank queue for bank 109 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::samples          690                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::mean     1.791304                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::stdev     1.264652                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::1          418     60.58%     60.58% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::2          125     18.12%     78.70% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::3           72     10.43%     89.13% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::4           43      6.23%     95.36% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::5           23      3.33%     98.70% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::6            4      0.58%     99.28% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::7            2      0.29%     99.57% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::8            1      0.14%     99.71% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::9            1      0.14%     99.86% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::10            1      0.14%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank11.cc_buffer_test_bank_test::total          690                       # Distribution of bank queue for bank 11 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::samples          240                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::mean     1.983333                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::stdev     1.669231                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::1          150     62.50%     62.50% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::2           33     13.75%     76.25% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::3           21      8.75%     85.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::4           11      4.58%     89.58% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::5            9      3.75%     93.33% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::6            7      2.92%     96.25% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::7            6      2.50%     98.75% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::8            3      1.25%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank110.cc_buffer_test_bank_test::total          240                       # Distribution of bank queue for bank 110 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::samples          446                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::mean     2.107623                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::stdev     1.683251                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::1          237     53.14%     53.14% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::2           96     21.52%     74.66% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::3           41      9.19%     83.86% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::4           28      6.28%     90.13% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::5           16      3.59%     93.72% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::6           12      2.69%     96.41% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::7            7      1.57%     97.98% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::8            7      1.57%     99.55% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::9            1      0.22%     99.78% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::10            1      0.22%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank111.cc_buffer_test_bank_test::total          446                       # Distribution of bank queue for bank 111 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::samples          318                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::mean     1.949686                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::stdev     1.483022                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::1          180     56.60%     56.60% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::2           60     18.87%     75.47% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::3           39     12.26%     87.74% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::4           18      5.66%     93.40% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::5            7      2.20%     95.60% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::6            7      2.20%     97.80% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::7            3      0.94%     98.74% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::8            3      0.94%     99.69% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::9            1      0.31%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank112.cc_buffer_test_bank_test::total          318                       # Distribution of bank queue for bank 112 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::samples          381                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::mean     2.194226                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::stdev     1.891551                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::1          197     51.71%     51.71% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::2           81     21.26%     72.97% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::3           43     11.29%     84.25% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::4           22      5.77%     90.03% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::5           12      3.15%     93.18% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::6            9      2.36%     95.54% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::7            6      1.57%     97.11% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::8            5      1.31%     98.43% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::9            2      0.52%     98.95% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::10            1      0.26%     99.21% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::11            1      0.26%     99.48% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::12            1      0.26%     99.74% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::13            1      0.26%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank113.cc_buffer_test_bank_test::total          381                       # Distribution of bank queue for bank 113 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::samples          457                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::mean     2.312910                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::stdev     1.921858                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::1          227     49.67%     49.67% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::2           88     19.26%     68.93% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::3           54     11.82%     80.74% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::4           34      7.44%     88.18% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::5           18      3.94%     92.12% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::6           13      2.84%     94.97% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::7           11      2.41%     97.37% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::8            7      1.53%     98.91% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::9            1      0.22%     99.12% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::10            1      0.22%     99.34% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::11            1      0.22%     99.56% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::12            1      0.22%     99.78% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::13            1      0.22%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank114.cc_buffer_test_bank_test::total          457                       # Distribution of bank queue for bank 114 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::samples         1068                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::mean     1.848315                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::stdev     1.177510                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::1          571     53.46%     53.46% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::2          234     21.91%     75.37% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::3          186     17.42%     92.79% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::4           40      3.75%     96.54% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::5           17      1.59%     98.13% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::6           11      1.03%     99.16% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::7            6      0.56%     99.72% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::8            3      0.28%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank115.cc_buffer_test_bank_test::total         1068                       # Distribution of bank queue for bank 115 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::samples         2141                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::mean     1.346100                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::stdev     0.877693                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::1         1702     79.50%     79.50% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::2          286     13.36%     92.85% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::3           78      3.64%     96.50% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::4           38      1.77%     98.27% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::5           16      0.75%     99.02% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::6            9      0.42%     99.44% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::7            8      0.37%     99.81% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::8            4      0.19%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank116.cc_buffer_test_bank_test::total         2141                       # Distribution of bank queue for bank 116 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::samples          611                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::mean     1.801964                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::stdev     1.578045                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::1          414     67.76%     67.76% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::2           87     14.24%     82.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::3           39      6.38%     88.38% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::4           22      3.60%     91.98% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::5           20      3.27%     95.25% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::6           11      1.80%     97.05% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::7            8      1.31%     98.36% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::8            7      1.15%     99.51% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::9            1      0.16%     99.67% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::10            1      0.16%     99.84% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::11            1      0.16%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::max_value           11                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank117.cc_buffer_test_bank_test::total          611                       # Distribution of bank queue for bank 117 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::samples         8849                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::mean     1.432478                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::stdev     0.713622                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::1         5785     65.37%     65.37% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::2         2492     28.16%     93.54% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::3          480      5.42%     98.96% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::4           51      0.58%     99.54% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::5           14      0.16%     99.69% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::6           11      0.12%     99.82% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::7            7      0.08%     99.90% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::8            6      0.07%     99.97% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::9            1      0.01%     99.98% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::10            1      0.01%     99.99% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::11            1      0.01%    100.00% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::max_value           11                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank118.cc_buffer_test_bank_test::total         8849                       # Distribution of bank queue for bank 118 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::samples        10117                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::mean     2.749333                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::stdev     1.898635                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::1         3211     31.74%     31.74% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::2         2303     22.76%     54.50% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::3         1858     18.37%     72.87% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::4         1370     13.54%     86.41% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::5          529      5.23%     91.64% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::6          330      3.26%     94.90% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::7          145      1.43%     96.33% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::8          138      1.36%     97.70% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::9          131      1.29%     98.99% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::10          101      1.00%     99.99% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::11            1      0.01%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::max_value           11                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank119.cc_buffer_test_bank_test::total        10117                       # Distribution of bank queue for bank 119 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::samples         1106                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::mean     1.922242                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::stdev     1.311734                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::1          558     50.45%     50.45% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::2          299     27.03%     77.49% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::3          141     12.75%     90.24% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::4           52      4.70%     94.94% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::5           24      2.17%     97.11% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::6           16      1.45%     98.55% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::7            8      0.72%     99.28% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::8            6      0.54%     99.82% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::9            1      0.09%     99.91% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::10            1      0.09%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank12.cc_buffer_test_bank_test::total         1106                       # Distribution of bank queue for bank 12 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::samples         1114                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::mean     1.770197                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::stdev     1.282676                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::1          654     58.71%     58.71% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::2          270     24.24%     82.94% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::3           98      8.80%     91.74% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::4           36      3.23%     94.97% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::5           23      2.06%     97.04% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::6           14      1.26%     98.29% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::7           11      0.99%     99.28% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::8            8      0.72%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank120.cc_buffer_test_bank_test::total         1114                       # Distribution of bank queue for bank 120 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::samples          794                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::mean     1.618388                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::stdev     1.050654                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::1          472     59.45%     59.45% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::2          245     30.86%     90.30% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::3           33      4.16%     94.46% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::4           19      2.39%     96.85% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::5           11      1.39%     98.24% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::6            8      1.01%     99.24% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::7            3      0.38%     99.62% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::8            3      0.38%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank121.cc_buffer_test_bank_test::total          794                       # Distribution of bank queue for bank 121 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::samples          592                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::mean     1.706081                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::stdev     1.171328                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::1          361     60.98%     60.98% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::2          133     22.47%     83.45% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::3           50      8.45%     91.89% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::4           25      4.22%     96.11% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::5           12      2.03%     98.14% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::6            6      1.01%     99.16% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::7            3      0.51%     99.66% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::8            2      0.34%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank122.cc_buffer_test_bank_test::total          592                       # Distribution of bank queue for bank 122 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::samples          327                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::mean     2.116208                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::stdev     1.770224                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::1          180     55.05%     55.05% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::2           62     18.96%     74.01% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::3           33     10.09%     84.10% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::4           20      6.12%     90.21% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::5           10      3.06%     93.27% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::6            9      2.75%     96.02% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::7            5      1.53%     97.55% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::8            5      1.53%     99.08% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::9            1      0.31%     99.39% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::10            1      0.31%     99.69% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::11            1      0.31%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::max_value           11                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank123.cc_buffer_test_bank_test::total          327                       # Distribution of bank queue for bank 123 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::samples          385                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::mean     2.005195                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::stdev     1.621783                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::1          223     57.92%     57.92% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::2           70     18.18%     76.10% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::3           38      9.87%     85.97% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::4           18      4.68%     90.65% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::5           13      3.38%     94.03% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::6            9      2.34%     96.36% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::7            8      2.08%     98.44% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::8            6      1.56%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank124.cc_buffer_test_bank_test::total          385                       # Distribution of bank queue for bank 124 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::samples          547                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::mean     1.477148                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::stdev     1.127791                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::1          423     77.33%     77.33% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::2           59     10.79%     88.12% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::3           31      5.67%     93.78% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::4           16      2.93%     96.71% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::5            7      1.28%     97.99% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::6            5      0.91%     98.90% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::7            3      0.55%     99.45% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::8            3      0.55%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank125.cc_buffer_test_bank_test::total          547                       # Distribution of bank queue for bank 125 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::samples         1985                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::mean     1.142569                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::stdev     0.652482                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::1         1838     92.59%     92.59% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::2           89      4.48%     97.08% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::3           26      1.31%     98.39% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::4           11      0.55%     98.94% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::5            8      0.40%     99.35% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::6            5      0.25%     99.60% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::7            4      0.20%     99.80% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::8            4      0.20%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank126.cc_buffer_test_bank_test::total         1985                       # Distribution of bank queue for bank 126 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::samples         6322                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::mean     1.072920                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::stdev     0.402764                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::1         5997     94.86%     94.86% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::2          267      4.22%     99.08% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::3           24      0.38%     99.46% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::4           15      0.24%     99.70% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::5            6      0.09%     99.79% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::6            5      0.08%     99.87% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::7            4      0.06%     99.94% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::8            4      0.06%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank127.cc_buffer_test_bank_test::total         6322                       # Distribution of bank queue for bank 127 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::samples          661                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::mean     2.090772                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::stdev     1.554346                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::1          334     50.53%     50.53% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::2          149     22.54%     73.07% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::3           75     11.35%     84.42% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::4           46      6.96%     91.38% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::5           30      4.54%     95.92% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::6           12      1.82%     97.73% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::7            7      1.06%     98.79% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::8            4      0.61%     99.39% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::9            2      0.30%     99.70% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::10            2      0.30%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank13.cc_buffer_test_bank_test::total          661                       # Distribution of bank queue for bank 13 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::samples          809                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::mean     2.401731                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::stdev     2.130762                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::1          428     52.90%     52.90% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::2          125     15.45%     68.36% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::3           79      9.77%     78.12% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::4           57      7.05%     85.17% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::5           44      5.44%     90.61% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::6           29      3.58%     94.19% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::7           15      1.85%     96.04% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::8           12      1.48%     97.53% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::9            8      0.99%     98.52% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::10            5      0.62%     99.13% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::11            3      0.37%     99.51% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::12            2      0.25%     99.75% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::13            2      0.25%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank14.cc_buffer_test_bank_test::total          809                       # Distribution of bank queue for bank 14 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::samples          683                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::mean     2.351391                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::stdev     1.873439                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::1          333     48.76%     48.76% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::2          132     19.33%     68.08% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::3           76     11.13%     79.21% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::4           47      6.88%     86.09% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::5           36      5.27%     91.36% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::6           26      3.81%     95.17% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::7           17      2.49%     97.66% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::8           10      1.46%     99.12% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::9            3      0.44%     99.56% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::10            2      0.29%     99.85% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::11            1      0.15%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::max_value           11                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank15.cc_buffer_test_bank_test::total          683                       # Distribution of bank queue for bank 15 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::samples          749                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::mean     2.229640                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::stdev     1.739945                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::1          372     49.67%     49.67% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::2          150     20.03%     69.69% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::3           88     11.75%     81.44% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::4           58      7.74%     89.19% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::5           37      4.94%     94.13% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::6           18      2.40%     96.53% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::7           11      1.47%     98.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::8            9      1.20%     99.20% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::9            3      0.40%     99.60% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::10            1      0.13%     99.73% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::11            1      0.13%     99.87% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::12            1      0.13%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank16.cc_buffer_test_bank_test::total          749                       # Distribution of bank queue for bank 16 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::samples          731                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::mean     2.143639                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::stdev     1.750115                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::1          404     55.27%     55.27% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::2          125     17.10%     72.37% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::3           76     10.40%     82.76% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::4           45      6.16%     88.92% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::5           30      4.10%     93.02% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::6           23      3.15%     96.17% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::7           14      1.92%     98.08% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::8           10      1.37%     99.45% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::9            2      0.27%     99.73% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::10            1      0.14%     99.86% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::11            1      0.14%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::max_value           11                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank17.cc_buffer_test_bank_test::total          731                       # Distribution of bank queue for bank 17 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::samples          765                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::mean     2.550327                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::stdev     2.030305                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::1          349     45.62%     45.62% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::2          136     17.78%     63.40% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::3           95     12.42%     75.82% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::4           57      7.45%     83.27% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::5           43      5.62%     88.89% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::6           35      4.58%     93.46% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::7           23      3.01%     96.47% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::8           18      2.35%     98.82% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::9            6      0.78%     99.61% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::10            1      0.13%     99.74% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::11            1      0.13%     99.87% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::12            1      0.13%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank18.cc_buffer_test_bank_test::total          765                       # Distribution of bank queue for bank 18 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::samples          593                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::mean     2.337268                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::stdev     2.049450                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::1          304     51.26%     51.26% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::2          103     17.37%     68.63% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::3           73     12.31%     80.94% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::4           44      7.42%     88.36% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::5           21      3.54%     91.91% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::6           16      2.70%     94.60% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::7           11      1.85%     96.46% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::8            6      1.01%     97.47% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::9            5      0.84%     98.31% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::10            4      0.67%     98.99% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::11            3      0.51%     99.49% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::12            2      0.34%     99.83% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::13            1      0.17%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank19.cc_buffer_test_bank_test::total          593                       # Distribution of bank queue for bank 19 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::samples         1197                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::mean     1.283208                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::stdev     0.923039                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::1         1044     87.22%     87.22% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::2           71      5.93%     93.15% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::3           34      2.84%     95.99% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::4           19      1.59%     97.58% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::5           14      1.17%     98.75% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::6            6      0.50%     99.25% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::7            6      0.50%     99.75% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::8            3      0.25%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank2.cc_buffer_test_bank_test::total         1197                       # Distribution of bank queue for bank 2 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::samples          560                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::mean     2.544643                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::stdev     2.470174                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::1          281     50.18%     50.18% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::2          106     18.93%     69.11% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::3           55      9.82%     78.93% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::4           34      6.07%     85.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::5           24      4.29%     89.29% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::6           18      3.21%     92.50% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::7            9      1.61%     94.11% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::8            7      1.25%     95.36% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::9            6      1.07%     96.43% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::10            5      0.89%     97.32% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::11            5      0.89%     98.21% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::12            5      0.89%     99.11% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::13            5      0.89%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank20.cc_buffer_test_bank_test::total          560                       # Distribution of bank queue for bank 20 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::samples          698                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::mean     2.038682                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::stdev     1.600733                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::1          387     55.44%     55.44% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::2          139     19.91%     75.36% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::3           68      9.74%     85.10% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::4           37      5.30%     90.40% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::5           28      4.01%     94.41% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::6           17      2.44%     96.85% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::7           12      1.72%     98.57% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::8           10      1.43%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank21.cc_buffer_test_bank_test::total          698                       # Distribution of bank queue for bank 21 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::samples          701                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::mean     2.156919                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::stdev     1.749587                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::1          387     55.21%     55.21% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::2          117     16.69%     71.90% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::3           70      9.99%     81.88% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::4           46      6.56%     88.45% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::5           34      4.85%     93.30% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::6           20      2.85%     96.15% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::7           15      2.14%     98.29% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::8            9      1.28%     99.57% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::9            1      0.14%     99.71% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::10            1      0.14%     99.86% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::11            1      0.14%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::max_value           11                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank22.cc_buffer_test_bank_test::total          701                       # Distribution of bank queue for bank 22 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::samples          808                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::mean     2.375000                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::stdev     2.039685                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::1          395     48.89%     48.89% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::2          164     20.30%     69.18% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::3           90     11.14%     80.32% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::4           53      6.56%     86.88% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::5           32      3.96%     90.84% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::6           26      3.22%     94.06% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::7           20      2.48%     96.53% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::8           18      2.23%     98.76% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::9            2      0.25%     99.01% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::10            2      0.25%     99.26% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::11            2      0.25%     99.50% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::12            1      0.12%     99.63% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::13            1      0.12%     99.75% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::14            1      0.12%     99.88% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::15            1      0.12%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::max_value           15                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank23.cc_buffer_test_bank_test::total          808                       # Distribution of bank queue for bank 23 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::samples          974                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::mean     2.306982                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::stdev     1.758612                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::1          452     46.41%     46.41% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::2          217     22.28%     68.69% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::3          117     12.01%     80.70% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::4           71      7.29%     87.99% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::5           45      4.62%     92.61% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::6           30      3.08%     95.69% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::7           21      2.16%     97.84% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::8           17      1.75%     99.59% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::9            2      0.21%     99.79% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::10            2      0.21%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank24.cc_buffer_test_bank_test::total          974                       # Distribution of bank queue for bank 24 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::samples          811                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::mean     2.736128                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::stdev     2.619851                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::1          371     45.75%     45.75% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::2          145     17.88%     63.63% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::3           97     11.96%     75.59% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::4           69      8.51%     84.09% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::5           32      3.95%     88.04% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::6           26      3.21%     91.25% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::7           22      2.71%     93.96% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::8           18      2.22%     96.18% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::9            5      0.62%     96.79% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::10            4      0.49%     97.29% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::11            4      0.49%     97.78% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::12            4      0.49%     98.27% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::13            4      0.49%     98.77% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::14            4      0.49%     99.26% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::15            4      0.49%     99.75% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::16            2      0.25%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::max_value           16                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank25.cc_buffer_test_bank_test::total          811                       # Distribution of bank queue for bank 25 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::samples        14635                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::mean     2.208268                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::stdev     1.206821                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::1         5343     36.51%     36.51% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::2         3954     27.02%     63.53% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::3         2813     19.22%     82.75% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::4         2245     15.34%     98.09% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::5          144      0.98%     99.07% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::6           86      0.59%     99.66% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::7           26      0.18%     99.84% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::8           13      0.09%     99.92% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::9            2      0.01%     99.94% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::10            2      0.01%     99.95% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::11            2      0.01%     99.97% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::12            2      0.01%     99.98% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::13            1      0.01%     99.99% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::14            1      0.01%     99.99% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::15            1      0.01%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::max_value           15                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank26.cc_buffer_test_bank_test::total        14635                       # Distribution of bank queue for bank 26 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::samples          749                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::mean     2.532710                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::stdev     2.458329                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::1          363     48.46%     48.46% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::2          145     19.36%     67.82% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::3           77     10.28%     78.10% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::4           55      7.34%     85.45% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::5           41      5.47%     90.92% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::6           26      3.47%     94.39% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::7           12      1.60%     95.99% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::8            6      0.80%     96.80% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::9            3      0.40%     97.20% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::10            3      0.40%     97.60% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::11            3      0.40%     98.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::12            3      0.40%     98.40% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::13            3      0.40%     98.80% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::14            3      0.40%     99.20% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::15            3      0.40%     99.60% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::16            3      0.40%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::max_value           16                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank27.cc_buffer_test_bank_test::total          749                       # Distribution of bank queue for bank 27 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::samples         5317                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::mean     1.445552                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::stdev     0.948791                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::1         3769     70.89%     70.89% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::2         1146     21.55%     92.44% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::3          226      4.25%     96.69% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::4           68      1.28%     97.97% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::5           41      0.77%     98.74% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::6           28      0.53%     99.27% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::7           23      0.43%     99.70% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::8            9      0.17%     99.87% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::9            3      0.06%     99.92% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::10            2      0.04%     99.96% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::11            2      0.04%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::max_value           11                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank28.cc_buffer_test_bank_test::total         5317                       # Distribution of bank queue for bank 28 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::samples        43052                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::mean     3.147519                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::stdev     1.873754                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::1        10257     23.82%     23.82% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::2         9576     22.24%     46.07% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::3         6186     14.37%     60.44% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::4         6067     14.09%     74.53% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::5         5871     13.64%     88.17% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::6         2433      5.65%     93.82% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::7         2336      5.43%     99.24% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::8          138      0.32%     99.56% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::9           96      0.22%     99.79% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::10           41      0.10%     99.88% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::11           25      0.06%     99.94% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::12           24      0.06%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::13            2      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank29.cc_buffer_test_bank_test::total        43052                       # Distribution of bank queue for bank 29 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::samples          348                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::mean     1.945402                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::stdev     1.520241                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::1          207     59.48%     59.48% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::2           59     16.95%     76.44% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::3           31      8.91%     85.34% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::4           24      6.90%     92.24% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::5           11      3.16%     95.40% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::6            7      2.01%     97.41% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::7            6      1.72%     99.14% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::8            3      0.86%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank3.cc_buffer_test_bank_test::total          348                       # Distribution of bank queue for bank 3 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::samples         2401                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::mean     3.033736                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::stdev     1.986230                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::1          753     31.36%     31.36% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::2          438     18.24%     49.60% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::3          329     13.70%     63.31% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::4          289     12.04%     75.34% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::5          256     10.66%     86.01% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::6          195      8.12%     94.13% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::7           75      3.12%     97.25% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::8           59      2.46%     99.71% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::9            5      0.21%     99.92% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::10            2      0.08%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank30.cc_buffer_test_bank_test::total         2401                       # Distribution of bank queue for bank 30 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::samples         2541                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::mean     2.310508                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::stdev     1.406678                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::1          960     37.78%     37.78% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::2          683     26.88%     64.66% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::3          364     14.33%     78.98% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::4          310     12.20%     91.18% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::5          148      5.82%     97.01% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::6           62      2.44%     99.45% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::7           11      0.43%     99.88% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::8            3      0.12%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank31.cc_buffer_test_bank_test::total         2541                       # Distribution of bank queue for bank 31 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::samples         3642                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::mean     2.542284                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::stdev     1.764024                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::1         1372     37.67%     37.67% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::2          881     24.19%     61.86% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::3          490     13.45%     75.32% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::4          374     10.27%     85.58% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::5          210      5.77%     91.35% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::6          165      4.53%     95.88% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::7           83      2.28%     98.16% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::8           65      1.78%     99.95% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::9            2      0.05%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank32.cc_buffer_test_bank_test::total         3642                       # Distribution of bank queue for bank 32 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::samples         3011                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::mean     2.028894                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::stdev     1.273351                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::1         1307     43.41%     43.41% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::2          925     30.72%     74.13% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::3          389     12.92%     87.05% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::4          274      9.10%     96.15% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::5           61      2.03%     98.17% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::6           33      1.10%     99.27% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::7           11      0.37%     99.63% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::8            5      0.17%     99.80% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::9            1      0.03%     99.83% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::10            1      0.03%     99.87% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::11            1      0.03%     99.90% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::12            1      0.03%     99.93% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::13            1      0.03%     99.97% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::14            1      0.03%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::max_value           14                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank33.cc_buffer_test_bank_test::total         3011                       # Distribution of bank queue for bank 33 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::samples         3152                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::mean     3.269353                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::stdev     2.248193                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::1          928     29.44%     29.44% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::2          613     19.45%     48.89% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::3          380     12.06%     60.95% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::4          338     10.72%     71.67% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::5          297      9.42%     81.09% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::6          268      8.50%     89.59% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::7          145      4.60%     94.19% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::8          106      3.36%     97.56% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::9           73      2.32%     99.87% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::10            1      0.03%     99.90% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::11            1      0.03%     99.94% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::12            1      0.03%     99.97% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::13            1      0.03%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank34.cc_buffer_test_bank_test::total         3152                       # Distribution of bank queue for bank 34 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::samples         3125                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::mean     2.592320                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::stdev     1.899240                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::1         1187     37.98%     37.98% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::2          792     25.34%     63.33% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::3          409     13.09%     76.42% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::4          216      6.91%     83.33% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::5          172      5.50%     88.83% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::6          153      4.90%     93.73% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::7          119      3.81%     97.54% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::8           68      2.18%     99.71% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::9            6      0.19%     99.90% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::10            3      0.10%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank35.cc_buffer_test_bank_test::total         3125                       # Distribution of bank queue for bank 35 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::samples         2305                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::mean     2.349675                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::stdev     1.655976                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::1          944     40.95%     40.95% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::2          532     23.08%     64.03% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::3          407     17.66%     81.69% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::4          184      7.98%     89.67% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::5          108      4.69%     94.36% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::6           70      3.04%     97.40% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::7           26      1.13%     98.52% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::8           16      0.69%     99.22% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::9            8      0.35%     99.57% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::10            5      0.22%     99.78% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::11            2      0.09%     99.87% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::12            2      0.09%     99.96% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::13            1      0.04%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank36.cc_buffer_test_bank_test::total         2305                       # Distribution of bank queue for bank 36 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::samples         1458                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::mean     1.926612                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::stdev     1.517943                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::1          839     57.54%     57.54% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::2          303     20.78%     78.33% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::3          138      9.47%     87.79% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::4           77      5.28%     93.07% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::5           33      2.26%     95.34% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::6           27      1.85%     97.19% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::7           20      1.37%     98.56% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::8           16      1.10%     99.66% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::9            3      0.21%     99.86% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::10            2      0.14%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank37.cc_buffer_test_bank_test::total         1458                       # Distribution of bank queue for bank 37 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::samples         4296                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::mean     3.165503                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::stdev     2.187558                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::1         1293     30.10%     30.10% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::2          875     20.37%     50.47% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::3          580     13.50%     63.97% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::4          454     10.57%     74.53% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::5          317      7.38%     81.91% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::6          285      6.63%     88.55% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::7          254      5.91%     94.46% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::8          230      5.35%     99.81% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::9            3      0.07%     99.88% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::10            1      0.02%     99.91% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::11            1      0.02%     99.93% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::12            1      0.02%     99.95% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::13            1      0.02%     99.98% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::14            1      0.02%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::max_value           14                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank38.cc_buffer_test_bank_test::total         4296                       # Distribution of bank queue for bank 38 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::samples         1516                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::mean     1.916227                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::stdev     1.481316                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::1          819     54.02%     54.02% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::2          405     26.72%     80.74% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::3          128      8.44%     89.18% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::4           66      4.35%     93.54% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::5           36      2.37%     95.91% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::6           23      1.52%     97.43% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::7           18      1.19%     98.61% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::8           12      0.79%     99.41% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::9            4      0.26%     99.67% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::10            3      0.20%     99.87% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::11            2      0.13%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::max_value           11                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank39.cc_buffer_test_bank_test::total         1516                       # Distribution of bank queue for bank 39 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::samples          333                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::mean     1.894895                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::stdev     1.541906                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::1          209     62.76%     62.76% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::2           52     15.62%     78.38% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::3           27      8.11%     86.49% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::4           17      5.11%     91.59% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::5           12      3.60%     95.20% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::6            7      2.10%     97.30% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::7            5      1.50%     98.80% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::8            4      1.20%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank4.cc_buffer_test_bank_test::total          333                       # Distribution of bank queue for bank 4 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::samples         2292                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::mean     2.332024                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::stdev     1.617820                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::1          955     41.67%     41.67% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::2          594     25.92%     67.58% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::3          262     11.43%     79.01% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::4          206      8.99%     88.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::5          129      5.63%     93.63% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::6          100      4.36%     97.99% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::7           28      1.22%     99.21% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::8           14      0.61%     99.83% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::9            2      0.09%     99.91% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::10            1      0.04%     99.96% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::11            1      0.04%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::max_value           11                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank40.cc_buffer_test_bank_test::total         2292                       # Distribution of bank queue for bank 40 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::samples         2231                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::mean     1.959211                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::stdev     1.736355                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::1         1337     59.93%     59.93% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::2          464     20.80%     80.73% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::3          139      6.23%     86.96% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::4           89      3.99%     90.95% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::5           66      2.96%     93.90% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::6           58      2.60%     96.50% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::7           29      1.30%     97.80% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::8           19      0.85%     98.66% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::9           14      0.63%     99.28% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::10            8      0.36%     99.64% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::11            4      0.18%     99.82% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::12            2      0.09%     99.91% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::13            2      0.09%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank41.cc_buffer_test_bank_test::total         2231                       # Distribution of bank queue for bank 41 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::samples         1514                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::mean     2.357992                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::stdev     2.129944                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::1          782     51.65%     51.65% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::2          291     19.22%     70.87% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::3          141      9.31%     80.18% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::4           97      6.41%     86.59% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::5           69      4.56%     91.15% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::6           46      3.04%     94.19% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::7           31      2.05%     96.24% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::8           19      1.25%     97.49% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::9           11      0.73%     98.22% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::10            9      0.59%     98.81% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::11            7      0.46%     99.27% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::12            5      0.33%     99.60% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::13            5      0.33%     99.93% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::14            1      0.07%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::max_value           14                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank42.cc_buffer_test_bank_test::total         1514                       # Distribution of bank queue for bank 42 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::samples          799                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::mean     2.571965                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::stdev     2.017968                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::1          359     44.93%     44.93% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::2          158     19.77%     64.71% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::3           78      9.76%     74.47% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::4           60      7.51%     81.98% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::5           46      5.76%     87.73% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::6           39      4.88%     92.62% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::7           31      3.88%     96.50% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::8           27      3.38%     99.87% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::9            1      0.13%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank43.cc_buffer_test_bank_test::total          799                       # Distribution of bank queue for bank 43 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::samples          711                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::mean     2.729958                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::stdev     2.158557                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::1          315     44.30%     44.30% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::2          120     16.88%     61.18% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::3           75     10.55%     71.73% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::4           53      7.45%     79.18% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::5           43      6.05%     85.23% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::6           38      5.34%     90.58% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::7           33      4.64%     95.22% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::8           32      4.50%     99.72% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::9            1      0.14%     99.86% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::10            1      0.14%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank44.cc_buffer_test_bank_test::total          711                       # Distribution of bank queue for bank 44 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::samples          871                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::mean     2.774971                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::stdev     2.110699                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::1          360     41.33%     41.33% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::2          153     17.57%     58.90% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::3          104     11.94%     70.84% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::4           74      8.50%     79.33% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::5           55      6.31%     85.65% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::6           47      5.40%     91.04% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::7           39      4.48%     95.52% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::8           38      4.36%     99.89% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::9            1      0.11%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank45.cc_buffer_test_bank_test::total          871                       # Distribution of bank queue for bank 45 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::samples         1464                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::mean     2.181694                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::stdev     1.666622                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::1          691     47.20%     47.20% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::2          403     27.53%     74.73% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::3          129      8.81%     83.54% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::4           82      5.60%     89.14% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::5           57      3.89%     93.03% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::6           44      3.01%     96.04% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::7           31      2.12%     98.16% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::8           27      1.84%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank46.cc_buffer_test_bank_test::total         1464                       # Distribution of bank queue for bank 46 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::samples         7007                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::mean     2.301984                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::stdev     2.105517                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::1         3378     48.21%     48.21% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::2         2046     29.20%     77.41% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::3          404      5.77%     83.17% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::4          285      4.07%     87.24% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::5          242      3.45%     90.70% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::6          214      3.05%     93.75% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::7          156      2.23%     95.98% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::8           97      1.38%     97.36% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::9           56      0.80%     98.16% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::10           44      0.63%     98.79% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::11           40      0.57%     99.36% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::12           29      0.41%     99.77% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::13           13      0.19%     99.96% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::14            1      0.01%     99.97% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::15            1      0.01%     99.99% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::16            1      0.01%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::max_value           16                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank47.cc_buffer_test_bank_test::total         7007                       # Distribution of bank queue for bank 47 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::samples         3038                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::mean     2.100066                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::stdev     1.480149                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::1         1443     47.50%     47.50% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::2          766     25.21%     72.71% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::3          357     11.75%     84.46% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::4          258      8.49%     92.96% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::5           89      2.93%     95.89% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::6           55      1.81%     97.70% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::7           39      1.28%     98.98% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::8           26      0.86%     99.84% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::9            4      0.13%     99.97% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::10            1      0.03%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank48.cc_buffer_test_bank_test::total         3038                       # Distribution of bank queue for bank 48 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::samples        18925                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::mean     3.139287                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::stdev     1.642654                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::1         3925     20.74%     20.74% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::2         3683     19.46%     40.20% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::3         3562     18.82%     59.02% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::4         3333     17.61%     76.63% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::5         2827     14.94%     91.57% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::6         1307      6.91%     98.48% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::7          205      1.08%     99.56% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::8           58      0.31%     99.87% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::9           24      0.13%     99.99% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::10            1      0.01%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank49.cc_buffer_test_bank_test::total        18925                       # Distribution of bank queue for bank 49 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::samples          344                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::mean     2.098837                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::stdev     1.643646                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::1          185     53.78%     53.78% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::2           62     18.02%     71.80% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::3           43     12.50%     84.30% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::4           25      7.27%     91.57% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::5           11      3.20%     94.77% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::6            6      1.74%     96.51% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::7            6      1.74%     98.26% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::8            4      1.16%     99.42% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::9            1      0.29%     99.71% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::10            1      0.29%    100.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank5.cc_buffer_test_bank_test::total          344                       # Distribution of bank queue for bank 5 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::samples        13019                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::mean     2.381289                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::stdev     1.263589                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::1         3890     29.88%     29.88% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::2         3648     28.02%     57.90% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::3         2876     22.09%     79.99% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::4         2210     16.98%     96.97% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::5          221      1.70%     98.66% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::6           88      0.68%     99.34% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::7           40      0.31%     99.65% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::8           19      0.15%     99.79% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::9            8      0.06%     99.85% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::10            7      0.05%     99.91% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::11            6      0.05%     99.95% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::12            4      0.03%     99.98% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::13            1      0.01%     99.99% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::14            1      0.01%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::max_value           14                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank50.cc_buffer_test_bank_test::total        13019                       # Distribution of bank queue for bank 50 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::samples          943                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::mean     2.041357                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::stdev     1.432630                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::1          474     50.27%     50.27% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::2          204     21.63%     71.90% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::3          131     13.89%     85.79% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::4           83      8.80%     94.59% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::5           20      2.12%     96.71% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::6           12      1.27%     97.99% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::7            9      0.95%     98.94% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::8            8      0.85%     99.79% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::9            1      0.11%     99.89% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::10            1      0.11%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank51.cc_buffer_test_bank_test::total          943                       # Distribution of bank queue for bank 51 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::samples          610                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::mean     1.755738                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::stdev     1.374531                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::1          395     64.75%     64.75% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::2          107     17.54%     82.30% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::3           47      7.70%     90.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::4           22      3.61%     93.61% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::5           17      2.79%     96.39% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::6           10      1.64%     98.03% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::7            8      1.31%     99.34% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::8            4      0.66%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank52.cc_buffer_test_bank_test::total          610                       # Distribution of bank queue for bank 52 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::samples          517                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::mean     2.056093                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::stdev     1.697795                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::1          293     56.67%     56.67% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::2           96     18.57%     75.24% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::3           46      8.90%     84.14% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::4           31      6.00%     90.14% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::5           23      4.45%     94.58% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::6           12      2.32%     96.91% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::7            9      1.74%     98.65% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::8            3      0.58%     99.23% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::9            1      0.19%     99.42% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::10            1      0.19%     99.61% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::11            1      0.19%     99.81% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::12            1      0.19%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank53.cc_buffer_test_bank_test::total          517                       # Distribution of bank queue for bank 53 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::samples        11674                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::mean     1.504197                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::stdev     0.744050                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::1         7116     60.96%     60.96% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::2         3469     29.72%     90.67% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::3          941      8.06%     98.73% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::4          107      0.92%     99.65% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::5           18      0.15%     99.80% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::6           13      0.11%     99.91% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::7            3      0.03%     99.94% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::8            3      0.03%     99.97% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::9            1      0.01%     99.97% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::10            1      0.01%     99.98% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::11            1      0.01%     99.99% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::12            1      0.01%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank54.cc_buffer_test_bank_test::total        11674                       # Distribution of bank queue for bank 54 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::samples        13212                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::mean     2.791023                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::stdev     1.916942                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::1         4031     30.51%     30.51% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::2         3063     23.18%     53.69% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::3         2467     18.67%     72.37% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::4         1779     13.47%     85.83% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::5          712      5.39%     91.22% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::6          443      3.35%     94.57% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::7          205      1.55%     96.12% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::8          195      1.48%     97.60% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::9          182      1.38%     98.98% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::10          135      1.02%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank55.cc_buffer_test_bank_test::total        13212                       # Distribution of bank queue for bank 55 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::samples         1251                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::mean     2.144684                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::stdev     1.937589                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::1          667     53.32%     53.32% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::2          262     20.94%     74.26% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::3          122      9.75%     84.01% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::4           97      7.75%     91.77% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::5           32      2.56%     94.32% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::6           25      2.00%     96.32% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::7           17      1.36%     97.68% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::8           12      0.96%     98.64% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::9            3      0.24%     98.88% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::10            2      0.16%     99.04% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::11            2      0.16%     99.20% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::12            2      0.16%     99.36% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::13            1      0.08%     99.44% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::14            1      0.08%     99.52% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::15            3      0.24%     99.76% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::16            3      0.24%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::max_value           16                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank56.cc_buffer_test_bank_test::total         1251                       # Distribution of bank queue for bank 56 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::samples          872                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::mean     1.605505                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::stdev     1.252457                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::1          624     71.56%     71.56% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::2          123     14.11%     85.67% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::3           54      6.19%     91.86% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::4           28      3.21%     95.07% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::5           17      1.95%     97.02% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::6           15      1.72%     98.74% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::7            7      0.80%     99.54% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::8            4      0.46%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank57.cc_buffer_test_bank_test::total          872                       # Distribution of bank queue for bank 57 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::samples          554                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::mean     1.907942                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::stdev     1.468355                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::1          328     59.21%     59.21% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::2          104     18.77%     77.98% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::3           49      8.84%     86.82% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::4           30      5.42%     92.24% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::5           20      3.61%     95.85% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::6           11      1.99%     97.83% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::7            8      1.44%     99.28% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::8            4      0.72%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank58.cc_buffer_test_bank_test::total          554                       # Distribution of bank queue for bank 58 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::samples          503                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::mean     1.701789                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::stdev     1.236294                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::1          320     63.62%     63.62% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::2           99     19.68%     83.30% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::3           40      7.95%     91.25% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::4           23      4.57%     95.83% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::5            9      1.79%     97.61% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::6            6      1.19%     98.81% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::7            3      0.60%     99.40% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::8            3      0.60%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank59.cc_buffer_test_bank_test::total          503                       # Distribution of bank queue for bank 59 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::samples          313                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::mean     1.980831                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::stdev     1.560618                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::1          184     58.79%     58.79% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::2           51     16.29%     75.08% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::3           33     10.54%     85.62% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::4           18      5.75%     91.37% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::5           11      3.51%     94.89% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::6            8      2.56%     97.44% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::7            4      1.28%     98.72% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::8            4      1.28%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank6.cc_buffer_test_bank_test::total          313                       # Distribution of bank queue for bank 6 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::samples          572                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::mean     1.902098                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::stdev     1.497527                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::1          333     58.22%     58.22% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::2          116     20.28%     78.50% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::3           56      9.79%     88.29% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::4           31      5.42%     93.71% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::5           13      2.27%     95.98% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::6            8      1.40%     97.38% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::7            6      1.05%     98.43% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::8            6      1.05%     99.48% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::9            2      0.35%     99.83% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::10            1      0.17%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::max_value           10                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank60.cc_buffer_test_bank_test::total          572                       # Distribution of bank queue for bank 60 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::samples          809                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::mean     1.783684                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::stdev     1.366658                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::1          495     61.19%     61.19% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::2          173     21.38%     82.57% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::3           61      7.54%     90.11% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::4           34      4.20%     94.31% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::5           18      2.22%     96.54% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::6           12      1.48%     98.02% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::7            8      0.99%     99.01% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::8            7      0.87%     99.88% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::9            1      0.12%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank61.cc_buffer_test_bank_test::total          809                       # Distribution of bank queue for bank 61 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::samples          928                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::mean     2.053879                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::stdev     1.657680                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::1          500     53.88%     53.88% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::2          190     20.47%     74.35% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::3          111     11.96%     86.31% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::4           52      5.60%     91.92% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::5           29      3.12%     95.04% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::6           18      1.94%     96.98% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::7           13      1.40%     98.38% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::8            6      0.65%     99.03% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::9            3      0.32%     99.35% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::10            3      0.32%     99.68% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::11            1      0.11%     99.78% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::12            1      0.11%     99.89% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::13            1      0.11%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::max_value           13                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank62.cc_buffer_test_bank_test::total          928                       # Distribution of bank queue for bank 62 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::samples          733                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::mean     1.974079                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::stdev     1.480524                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::1          409     55.80%     55.80% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::2          144     19.65%     75.44% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::3           78     10.64%     86.08% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::4           48      6.55%     92.63% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::5           24      3.27%     95.91% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::6           13      1.77%     97.68% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::7           10      1.36%     99.05% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::8            7      0.95%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank63.cc_buffer_test_bank_test::total          733                       # Distribution of bank queue for bank 63 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::samples          693                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::mean     1.346320                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::stdev     0.919351                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::1          565     81.53%     81.53% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::2           72     10.39%     91.92% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::3           28      4.04%     95.96% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::4           13      1.88%     97.84% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::5            6      0.87%     98.70% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::6            6      0.87%     99.57% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::7            2      0.29%     99.86% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::8            1      0.14%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank64.cc_buffer_test_bank_test::total          693                       # Distribution of bank queue for bank 64 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::samples          770                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::mean     1.685714                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::stdev     1.046353                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::1          430     55.84%     55.84% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::2          239     31.04%     86.88% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::3           51      6.62%     93.51% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::4           30      3.90%     97.40% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::5           10      1.30%     98.70% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::6            5      0.65%     99.35% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::7            3      0.39%     99.74% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::8            2      0.26%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank65.cc_buffer_test_bank_test::total          770                       # Distribution of bank queue for bank 65 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::samples          303                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::mean     2.178218                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::stdev     1.741941                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::1          164     54.13%     54.13% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::2           50     16.50%     70.63% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::3           35     11.55%     82.18% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::4           21      6.93%     89.11% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::5           11      3.63%     92.74% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::6            8      2.64%     95.38% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::7            8      2.64%     98.02% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::8            6      1.98%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank66.cc_buffer_test_bank_test::total          303                       # Distribution of bank queue for bank 66 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::samples          561                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::mean     2.322638                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::stdev     1.927527                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::1          261     46.52%     46.52% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::2          123     21.93%     68.45% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::3           73     13.01%     81.46% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::4           43      7.66%     89.13% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::5           27      4.81%     93.94% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::6           10      1.78%     95.72% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::7           10      1.78%     97.50% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::8            7      1.25%     98.75% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::9            1      0.18%     98.93% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::10            1      0.18%     99.11% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::11            1      0.18%     99.29% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::12            1      0.18%     99.47% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::13            1      0.18%     99.64% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::14            1      0.18%     99.82% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::15            1      0.18%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::max_value           15                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank67.cc_buffer_test_bank_test::total          561                       # Distribution of bank queue for bank 67 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::samples          443                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::mean     2.106095                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::stdev     1.695091                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::1          241     54.40%     54.40% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::2           83     18.74%     73.14% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::3           46     10.38%     83.52% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::4           32      7.22%     90.74% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::5           15      3.39%     94.13% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::6           11      2.48%     96.61% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::7            7      1.58%     98.19% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::8            5      1.13%     99.32% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::9            1      0.23%     99.55% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::10            1      0.23%     99.77% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::11            1      0.23%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::max_value           11                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank68.cc_buffer_test_bank_test::total          443                       # Distribution of bank queue for bank 68 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::samples          309                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::mean     1.822006                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::stdev     1.474029                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::1          197     63.75%     63.75% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::2           52     16.83%     80.58% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::3           25      8.09%     88.67% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::4           13      4.21%     92.88% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::5            9      2.91%     95.79% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::6            5      1.62%     97.41% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::7            4      1.29%     98.71% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::8            4      1.29%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank69.cc_buffer_test_bank_test::total          309                       # Distribution of bank queue for bank 69 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::samples         9133                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::mean     1.783970                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::stdev     0.844501                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::1         4163     45.58%     45.58% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::2         2948     32.28%     77.86% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::3         1932     21.15%     99.01% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::4           45      0.49%     99.51% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::5           23      0.25%     99.76% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::6           14      0.15%     99.91% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::7            5      0.05%     99.97% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::8            3      0.03%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank7.cc_buffer_test_bank_test::total         9133                       # Distribution of bank queue for bank 7 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::samples          531                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::mean     1.542373                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::stdev     1.258778                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::1          412     77.59%     77.59% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::2           45      8.47%     86.06% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::3           29      5.46%     91.53% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::4           21      3.95%     95.48% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::5            9      1.69%     97.18% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::6            7      1.32%     98.49% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::7            5      0.94%     99.44% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::8            3      0.56%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank70.cc_buffer_test_bank_test::total          531                       # Distribution of bank queue for bank 70 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::samples          521                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::mean     1.641075                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::stdev     1.243352                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::1          370     71.02%     71.02% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::2           62     11.90%     82.92% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::3           37      7.10%     90.02% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::4           27      5.18%     95.20% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::5           13      2.50%     97.70% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::6            8      1.54%     99.23% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::7            3      0.58%     99.81% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::8            1      0.19%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank71.cc_buffer_test_bank_test::total          521                       # Distribution of bank queue for bank 71 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::samples          376                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::mean     1.507979                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::stdev     1.195521                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::1          290     77.13%     77.13% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::2           40     10.64%     87.77% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::3           19      5.05%     92.82% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::4           11      2.93%     95.74% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::5            7      1.86%     97.61% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::6            4      1.06%     98.67% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::7            3      0.80%     99.47% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::8            2      0.53%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank72.cc_buffer_test_bank_test::total          376                       # Distribution of bank queue for bank 72 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::samples          305                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::mean     2.134426                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::stdev     1.605386                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::1          158     51.80%     51.80% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::2           58     19.02%     70.82% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::3           36     11.80%     82.62% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::4           27      8.85%     91.48% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::5            9      2.95%     94.43% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::6            7      2.30%     96.72% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::7            6      1.97%     98.69% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::8            4      1.31%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank73.cc_buffer_test_bank_test::total          305                       # Distribution of bank queue for bank 73 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::samples          370                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::mean     1.778378                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::stdev     1.272842                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::1          225     60.81%     60.81% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::2           74     20.00%     80.81% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::3           32      8.65%     89.46% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::4           20      5.41%     94.86% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::5            9      2.43%     97.30% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::6            7      1.89%     99.19% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::7            2      0.54%     99.73% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::8            1      0.27%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank74.cc_buffer_test_bank_test::total          370                       # Distribution of bank queue for bank 74 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::samples        53050                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::mean    12.219189                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::stdev     3.215987                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::1          387      0.73%      0.73% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::2          250      0.47%      1.20% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::3          195      0.37%      1.57% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::4          334      0.63%      2.20% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::5         1083      2.04%      4.24% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::6         1392      2.62%      6.86% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::7         1357      2.56%      9.42% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::8         1372      2.59%     12.01% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::9         3309      6.24%     18.25% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::10         3844      7.25%     25.49% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::11         5845     11.02%     36.51% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::12         5763     10.86%     47.37% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::13         5668     10.68%     58.06% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::14         5915     11.15%     69.21% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::15         8364     15.77%     84.97% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::16         7972     15.03%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::max_value           16                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank75.cc_buffer_test_bank_test::total        53050                       # Distribution of bank queue for bank 75 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::samples          799                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::mean     1.644556                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::stdev     1.167143                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::1          498     62.33%     62.33% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::2          199     24.91%     87.23% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::3           48      6.01%     93.24% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::4           27      3.38%     96.62% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::5           13      1.63%     98.25% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::6            7      0.88%     99.12% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::7            3      0.38%     99.50% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::8            1      0.13%     99.62% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::9            1      0.13%     99.75% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::10            1      0.13%     99.87% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::11            1      0.13%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::max_value           11                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank76.cc_buffer_test_bank_test::total          799                       # Distribution of bank queue for bank 76 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::samples          423                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::mean     1.799054                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::stdev     1.265585                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::1          251     59.34%     59.34% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::2           87     20.57%     79.91% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::3           40      9.46%     89.36% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::4           24      5.67%     95.04% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::5           11      2.60%     97.64% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::6            6      1.42%     99.05% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::7            3      0.71%     99.76% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::8            1      0.24%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank77.cc_buffer_test_bank_test::total          423                       # Distribution of bank queue for bank 77 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::samples          486                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::mean     1.753086                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::stdev     1.230514                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::1          281     57.82%     57.82% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::2          122     25.10%     82.92% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::3           51     10.49%     93.42% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::4           10      2.06%     95.47% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::5            8      1.65%     97.12% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::6            7      1.44%     98.56% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::7            4      0.82%     99.38% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::8            3      0.62%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank78.cc_buffer_test_bank_test::total          486                       # Distribution of bank queue for bank 78 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::samples          865                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::mean     1.782659                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::stdev     1.101945                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::1          488     56.42%     56.42% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::2          192     22.20%     78.61% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::3           95     10.98%     89.60% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::4           74      8.55%     98.15% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::5            9      1.04%     99.19% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::6            5      0.58%     99.77% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::7            2      0.23%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::max_value            7                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank79.cc_buffer_test_bank_test::total          865                       # Distribution of bank queue for bank 79 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::samples         9813                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::mean     1.820952                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::stdev     0.884505                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::1         4344     44.27%     44.27% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::2         3167     32.27%     76.54% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::3         2145     21.86%     98.40% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::4           85      0.87%     99.27% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::5           41      0.42%     99.68% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::6           22      0.22%     99.91% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::7            3      0.03%     99.94% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::8            2      0.02%     99.96% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::9            1      0.01%     99.97% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::10            1      0.01%     99.98% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::11            1      0.01%     99.99% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::12            1      0.01%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank8.cc_buffer_test_bank_test::total         9813                       # Distribution of bank queue for bank 8 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::samples        18728                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::mean     9.306546                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::stdev     4.796188                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::1         1170      6.25%      6.25% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::2          979      5.23%     11.47% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::3          935      4.99%     16.47% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::4          929      4.96%     21.43% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::5          926      4.94%     26.37% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::6         1101      5.88%     32.25% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::7         1099      5.87%     38.12% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::8          962      5.14%     43.26% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::9         1003      5.36%     48.61% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::10          999      5.33%     53.95% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::11         1043      5.57%     59.52% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::12         1188      6.34%     65.86% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::13         1259      6.72%     72.58% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::14         1703      9.09%     81.67% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::15         1848      9.87%     91.54% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::16         1584      8.46%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::max_value           16                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank80.cc_buffer_test_bank_test::total        18728                       # Distribution of bank queue for bank 80 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::samples          752                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::mean     1.484043                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::stdev     0.915766                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::1          495     65.82%     65.82% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::2          208     27.66%     93.48% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::3           22      2.93%     96.41% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::4           12      1.60%     98.01% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::5            6      0.80%     98.80% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::6            4      0.53%     99.34% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::7            3      0.40%     99.73% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::8            2      0.27%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank81.cc_buffer_test_bank_test::total          752                       # Distribution of bank queue for bank 81 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::samples         1479                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::mean     2.198783                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::stdev     1.377756                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::1          653     44.15%     44.15% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::2          323     21.84%     65.99% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::3          215     14.54%     80.53% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::4          152     10.28%     90.80% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::5          125      8.45%     99.26% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::6            5      0.34%     99.59% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::7            3      0.20%     99.80% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::8            3      0.20%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank82.cc_buffer_test_bank_test::total         1479                       # Distribution of bank queue for bank 82 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::samples        33999                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::mean     2.025560                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::stdev     1.047981                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::1        13266     39.02%     39.02% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::2        11073     32.57%     71.59% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::3         5567     16.37%     87.96% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::4         3815     11.22%     99.18% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::5          187      0.55%     99.73% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::6           83      0.24%     99.98% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::7            4      0.01%     99.99% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::8            3      0.01%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::9            1      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank83.cc_buffer_test_bank_test::total        33999                       # Distribution of bank queue for bank 83 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::samples          622                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::mean     1.300643                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::stdev     0.879888                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::1          527     84.73%     84.73% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::2           49      7.88%     92.60% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::3           22      3.54%     96.14% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::4           12      1.93%     98.07% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::5            6      0.96%     99.04% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::6            3      0.48%     99.52% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::7            2      0.32%     99.84% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::8            1      0.16%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank84.cc_buffer_test_bank_test::total          622                       # Distribution of bank queue for bank 84 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::samples          769                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::mean     1.470741                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::stdev     0.864213                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::1          510     66.32%     66.32% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::2          206     26.79%     93.11% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::3           26      3.38%     96.49% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::4           14      1.82%     98.31% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::5            7      0.91%     99.22% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::6            3      0.39%     99.61% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::7            2      0.26%     99.87% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::8            1      0.13%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank85.cc_buffer_test_bank_test::total          769                       # Distribution of bank queue for bank 85 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::samples          385                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::mean     1.727273                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::stdev     1.212311                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::1          233     60.52%     60.52% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::2           84     21.82%     82.34% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::3           39     10.13%     92.47% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::4           14      3.64%     96.10% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::5            6      1.56%     97.66% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::6            4      1.04%     98.70% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::7            3      0.78%     99.48% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::8            2      0.52%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank86.cc_buffer_test_bank_test::total          385                       # Distribution of bank queue for bank 86 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::samples          308                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::mean     1.701299                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::stdev     1.156372                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::1          191     62.01%     62.01% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::2           61     19.81%     81.82% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::3           32     10.39%     92.21% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::4           13      4.22%     96.43% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::5            6      1.95%     98.38% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::6            3      0.97%     99.35% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::7            1      0.32%     99.68% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::8            1      0.32%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank87.cc_buffer_test_bank_test::total          308                       # Distribution of bank queue for bank 87 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::samples         1365                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::mean     1.323810                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::stdev     0.739975                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::1         1043     76.41%     76.41% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::2          256     18.75%     95.16% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::3           40      2.93%     98.10% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::4           12      0.88%     98.97% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::5            6      0.44%     99.41% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::6            4      0.29%     99.71% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::7            2      0.15%     99.85% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::8            2      0.15%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank88.cc_buffer_test_bank_test::total         1365                       # Distribution of bank queue for bank 88 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::samples          390                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::mean     2.617949                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::stdev     3.052276                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::1          228     58.46%     58.46% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::2           55     14.10%     72.56% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::3           30      7.69%     80.26% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::4           19      4.87%     85.13% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::5           14      3.59%     88.72% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::6            6      1.54%     90.26% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::7            5      1.28%     91.54% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::8            5      1.28%     92.82% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::9            4      1.03%     93.85% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::10            4      1.03%     94.87% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::11            4      1.03%     95.90% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::12            4      1.03%     96.92% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::13            4      1.03%     97.95% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::14            4      1.03%     98.97% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::15            4      1.03%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::max_value           15                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank89.cc_buffer_test_bank_test::total          390                       # Distribution of bank queue for bank 89 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::samples          569                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::mean     1.991213                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::stdev     1.449232                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::1          309     54.31%     54.31% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::2          119     20.91%     75.22% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::3           59     10.37%     85.59% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::4           35      6.15%     91.74% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::5           23      4.04%     95.78% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::6           16      2.81%     98.59% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::7            6      1.05%     99.65% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::8            2      0.35%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank9.cc_buffer_test_bank_test::total          569                       # Distribution of bank queue for bank 9 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::samples          696                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::mean     1.817529                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::stdev     1.270487                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::1          390     56.03%     56.03% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::2          177     25.43%     81.47% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::3           57      8.19%     89.66% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::4           40      5.75%     95.40% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::5           16      2.30%     97.70% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::6            7      1.01%     98.71% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::7            5      0.72%     99.43% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::8            3      0.43%     99.86% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::9            1      0.14%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank90.cc_buffer_test_bank_test::total          696                       # Distribution of bank queue for bank 90 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::samples         1104                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::mean     2.386775                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::stdev     2.208499                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::1          499     45.20%     45.20% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::2          266     24.09%     69.29% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::3          138     12.50%     81.79% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::4          102      9.24%     91.03% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::5           30      2.72%     93.75% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::6           21      1.90%     95.65% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::7            9      0.82%     96.47% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::8            7      0.63%     97.10% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::9            5      0.45%     97.55% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::10            5      0.45%     98.01% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::11            4      0.36%     98.37% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::12            4      0.36%     98.73% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::13            4      0.36%     99.09% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::14            4      0.36%     99.46% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::15            4      0.36%     99.82% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::16            2      0.18%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::max_value           16                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank91.cc_buffer_test_bank_test::total         1104                       # Distribution of bank queue for bank 91 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::samples         6655                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::mean     1.371600                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::stdev     0.677256                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::1         4709     70.76%     70.76% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::2         1542     23.17%     93.93% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::3          337      5.06%     98.99% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::4           39      0.59%     99.58% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::5           12      0.18%     99.76% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::6            7      0.11%     99.86% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::7            6      0.09%     99.95% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::8            3      0.05%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank92.cc_buffer_test_bank_test::total         6655                       # Distribution of bank queue for bank 92 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::samples          570                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::mean     1.470175                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::stdev     1.052233                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::1          422     74.04%     74.04% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::2           89     15.61%     89.65% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::3           31      5.44%     95.09% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::4           13      2.28%     97.37% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::5            6      1.05%     98.42% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::6            3      0.53%     98.95% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::7            3      0.53%     99.47% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::8            3      0.53%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank93.cc_buffer_test_bank_test::total          570                       # Distribution of bank queue for bank 93 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::samples          426                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::mean     1.758216                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::stdev     1.236785                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::1          261     61.27%     61.27% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::2           82     19.25%     80.52% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::3           41      9.62%     90.14% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::4           23      5.40%     95.54% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::5           10      2.35%     97.89% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::6            5      1.17%     99.06% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::7            3      0.70%     99.77% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::8            1      0.23%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank94.cc_buffer_test_bank_test::total          426                       # Distribution of bank queue for bank 94 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::samples          887                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::mean     1.928974                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::stdev     1.310887                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::1          431     48.59%     48.59% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::2          235     26.49%     75.08% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::3          164     18.49%     93.57% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::4           23      2.59%     96.17% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::5           11      1.24%     97.41% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::6            8      0.90%     98.31% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::7            7      0.79%     99.10% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::8            4      0.45%     99.55% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::9            1      0.11%     99.66% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::10            1      0.11%     99.77% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::11            1      0.11%     99.89% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::12            1      0.11%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::max_value           12                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank95.cc_buffer_test_bank_test::total          887                       # Distribution of bank queue for bank 95 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::samples          872                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::mean     1.685780                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::stdev     1.201751                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::1          524     60.09%     60.09% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::2          237     27.18%     87.27% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::3           50      5.73%     93.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::4           25      2.87%     95.87% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::5           13      1.49%     97.36% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::6           10      1.15%     98.51% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::7            8      0.92%     99.43% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::8            4      0.46%     99.89% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::9            1      0.11%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::max_value            9                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank96.cc_buffer_test_bank_test::total          872                       # Distribution of bank queue for bank 96 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::samples          441                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::mean     1.895692                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::stdev     1.359480                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::1          252     57.14%     57.14% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::2           88     19.95%     77.10% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::3           44      9.98%     87.07% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::4           29      6.58%     93.65% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::5           14      3.17%     96.83% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::6            9      2.04%     98.87% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::7            4      0.91%     99.77% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::8            1      0.23%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank97.cc_buffer_test_bank_test::total          441                       # Distribution of bank queue for bank 97 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::samples          382                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::mean     1.829843                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::stdev     1.242236                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::1          221     57.85%     57.85% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::2           77     20.16%     78.01% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::3           40     10.47%     88.48% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::4           25      6.54%     95.03% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::5           12      3.14%     98.17% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::6            5      1.31%     99.48% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::7            2      0.52%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::8            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::max_value            7                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank98.cc_buffer_test_bank_test::total          382                       # Distribution of bank queue for bank 98 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::samples          447                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::mean     1.919463                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::stdev     1.366726                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::underflows            0      0.00%      0.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::0            0      0.00%      0.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::1          239     53.47%     53.47% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::2          107     23.94%     77.40% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::3           51     11.41%     88.81% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::4           25      5.59%     94.41% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::5           10      2.24%     96.64% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::6            7      1.57%     98.21% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::7            4      0.89%     99.11% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::8            4      0.89%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::9            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::10            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::11            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::12            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::13            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::14            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::15            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::16            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::overflows            0      0.00%    100.00% # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::min_value            1                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::max_value            8                       # Distribution of bank queue for bank 99 (Unspecified)
board.cache_hierarchy.cc_l3cache.bank99.cc_buffer_test_bank_test::total          447                       # Distribution of bank queue for bank 99 (Unspecified)
board.processor.cores0.core.cc_buffer.bank_queue_full_block         4903                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores0.core.cc_buffer.cc_buffer_cycles       290033                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores0.core.cc_buffer.decode_bandwidth_stalls        51413                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::samples       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::mean    18.444749                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    34.313541                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::0       177769     61.29%     61.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::1         4587      1.58%     62.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::2         4750      1.64%     64.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::3         2358      0.81%     65.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::4         5709      1.97%     67.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::5         2410      0.83%     68.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::6         2035      0.70%     68.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::7         2224      0.77%     69.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::8         2384      0.82%     70.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::9         1989      0.69%     71.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::10         1563      0.54%     71.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::11         1572      0.54%     72.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::12         1399      0.48%     72.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::13         2477      0.85%     73.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::14         1346      0.46%     73.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::15         1401      0.48%     74.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::16         2215      0.76%     75.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::17         1495      0.52%     75.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::18         1605      0.55%     76.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::19         1132      0.39%     76.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::20         1023      0.35%     77.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::21         1008      0.35%     77.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::22          925      0.32%     77.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::23         1088      0.38%     78.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::24         1678      0.58%     78.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::25         1322      0.46%     79.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::26          815      0.28%     79.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::27          566      0.20%     79.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::28         1481      0.51%     80.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::29          591      0.20%     80.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::30          834      0.29%     80.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::31          488      0.17%     80.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::32         1077      0.37%     81.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::33          672      0.23%     81.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::34          518      0.18%     81.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::35          492      0.17%     81.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::36          696      0.24%     81.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::37          533      0.18%     82.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::38          585      0.20%     82.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::39          580      0.20%     82.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::40          768      0.26%     82.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::41          528      0.18%     82.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::42          381      0.13%     83.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::43          341      0.12%     83.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::44          419      0.14%     83.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::45          469      0.16%     83.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::46          392      0.14%     83.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::47          328      0.11%     83.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::48          574      0.20%     83.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::49          261      0.09%     84.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::50          298      0.10%     84.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::51          244      0.08%     84.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::52          305      0.11%     84.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::53          308      0.11%     84.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::54          226      0.08%     84.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::55          244      0.08%     84.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::56          408      0.14%     84.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::57          209      0.07%     84.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::58          211      0.07%     84.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::59          284      0.10%     85.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::60          192      0.07%     85.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::61          205      0.07%     85.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::62          202      0.07%     85.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::63          135      0.05%     85.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::64          499      0.17%     85.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::65          141      0.05%     85.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::66          142      0.05%     85.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::67          205      0.07%     85.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::68          225      0.08%     85.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::69          153      0.05%     85.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::70          132      0.05%     85.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::71          135      0.05%     85.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::72          264      0.09%     85.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::73          142      0.05%     85.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::74          114      0.04%     86.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::75          139      0.05%     86.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::76           98      0.03%     86.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::77          127      0.04%     86.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::78          141      0.05%     86.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::79           88      0.03%     86.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::80          423      0.15%     86.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::81          113      0.04%     86.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::82          112      0.04%     86.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::83          142      0.05%     86.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::84          147      0.05%     86.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::85           97      0.03%     86.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::86          106      0.04%     86.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::87           67      0.02%     86.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::88          257      0.09%     86.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::89          102      0.04%     86.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::90           95      0.03%     86.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::91           95      0.03%     86.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::92           90      0.03%     86.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::93           80      0.03%     86.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::94           98      0.03%     86.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::95           64      0.02%     86.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::96        22566      7.78%     94.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::97          989      0.34%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::98          947      0.33%     95.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::99          810      0.28%     95.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::100          605      0.21%     95.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::101          774      0.27%     96.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::102          848      0.29%     96.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::103         1478      0.51%     96.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::104         2968      1.02%     97.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::105         1106      0.38%     98.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::106         1004      0.35%     98.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::107         1321      0.46%     99.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::108          738      0.25%     99.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::109          606      0.21%     99.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::110          224      0.08%     99.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::111          447      0.15%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::112           41      0.01%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::113           11      0.00%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::114            9      0.00%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::115            9      0.00%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::116          316      0.11%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::117            5      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::118            7      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::119            2      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::120            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::121            7      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::122            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::123            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::124            4      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::125            5      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::126            4      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::127            4      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::128           15      0.01%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          128                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_buffer_occupancy_histogram::total       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.decode_execute_full_stalls         8855                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::samples       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::mean    51.920495                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    78.091468                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::0       129338     44.59%     44.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::1         2188      0.75%     45.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::2         3351      1.16%     46.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::3         1948      0.67%     47.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::4         2127      0.73%     47.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::5         1997      0.69%     48.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::6         1783      0.61%     49.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::7         1457      0.50%     49.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::8         1638      0.56%     50.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::9         1401      0.48%     50.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::10         1539      0.53%     51.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::11         1540      0.53%     51.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::12         1653      0.57%     52.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::13         1953      0.67%     53.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::14         1718      0.59%     53.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::15         2338      0.81%     54.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::16         1848      0.64%     55.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::17         1731      0.60%     55.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::18         1667      0.57%     56.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::19         1277      0.44%     56.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::20         1560      0.54%     57.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::21         1579      0.54%     57.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::22         1824      0.63%     58.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::23         1487      0.51%     58.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::24         1916      0.66%     59.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::25         1414      0.49%     60.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::26         1549      0.53%     60.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::27         1391      0.48%     61.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::28         1741      0.60%     61.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::29         1703      0.59%     62.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::30         1361      0.47%     62.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::31         1685      0.58%     63.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::32         1764      0.61%     63.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::33         1204      0.42%     64.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::34         1358      0.47%     64.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::35         1126      0.39%     65.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::36         1026      0.35%     65.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::37         1396      0.48%     66.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::38         1033      0.36%     66.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::39          981      0.34%     66.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::40         1140      0.39%     67.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::41         1190      0.41%     67.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::42         1363      0.47%     68.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::43         1064      0.37%     68.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::44         1156      0.40%     68.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::45          933      0.32%     69.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::46          903      0.31%     69.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::47          893      0.31%     69.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::48          973      0.34%     70.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::49          906      0.31%     70.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::50          845      0.29%     70.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::51          717      0.25%     70.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::52          852      0.29%     71.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::53          815      0.28%     71.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::54          707      0.24%     71.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::55          608      0.21%     71.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::56          732      0.25%     72.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::57          592      0.20%     72.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::58          722      0.25%     72.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::59          629      0.22%     72.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::60          689      0.24%     73.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::61          668      0.23%     73.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::62          640      0.22%     73.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::63          501      0.17%     73.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::64          692      0.24%     73.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::65          533      0.18%     74.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::66          525      0.18%     74.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::67          550      0.19%     74.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::68          505      0.17%     74.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::69          501      0.17%     74.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::70          493      0.17%     75.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::71          478      0.16%     75.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::72          456      0.16%     75.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::73          500      0.17%     75.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::74          540      0.19%     75.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::75          486      0.17%     75.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::76          488      0.17%     76.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::77          430      0.15%     76.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::78          452      0.16%     76.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::79          395      0.14%     76.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::80          463      0.16%     76.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::81          453      0.16%     76.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::82          479      0.17%     76.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::83          446      0.15%     77.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::84          471      0.16%     77.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::85          449      0.15%     77.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::86          395      0.14%     77.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::87          484      0.17%     77.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::88          462      0.16%     77.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::89          428      0.15%     78.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::90          488      0.17%     78.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::91          453      0.16%     78.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::92          450      0.16%     78.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::93          460      0.16%     78.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::94          506      0.17%     78.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::95          488      0.17%     79.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::96          439      0.15%     79.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::97          405      0.14%     79.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::98          394      0.14%     79.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::99          347      0.12%     79.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::100          391      0.13%     79.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::101          311      0.11%     79.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::102          369      0.13%     79.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::103          331      0.11%     80.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::104          320      0.11%     80.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::105          311      0.11%     80.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::106          390      0.13%     80.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::107          266      0.09%     80.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::108          319      0.11%     80.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::109          305      0.11%     80.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::110          389      0.13%     80.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::111          373      0.13%     80.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::112          346      0.12%     81.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::113          271      0.09%     81.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::114          319      0.11%     81.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::115          285      0.10%     81.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::116          297      0.10%     81.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::117          236      0.08%     81.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::118          272      0.09%     81.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::119          234      0.08%     81.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::120          265      0.09%     81.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::121          242      0.08%     81.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::122          300      0.10%     82.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::123          267      0.09%     82.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::124          269      0.09%     82.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::125          264      0.09%     82.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::126          317      0.11%     82.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::127          281      0.10%     82.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::128          304      0.10%     82.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::129          241      0.08%     82.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::130          236      0.08%     82.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::131          200      0.07%     82.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::132          217      0.07%     82.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::133          212      0.07%     83.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::134          192      0.07%     83.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::135          208      0.07%     83.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::136          194      0.07%     83.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::137          180      0.06%     83.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::138          233      0.08%     83.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::139          215      0.07%     83.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::140          248      0.09%     83.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::141          293      0.10%     83.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::142          272      0.09%     83.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::143          175      0.06%     83.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::144          217      0.07%     83.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::145          183      0.06%     83.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::146          181      0.06%     83.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::147          225      0.08%     84.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::148          205      0.07%     84.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::149          159      0.05%     84.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::150          220      0.08%     84.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::151          195      0.07%     84.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::152          247      0.09%     84.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::153          288      0.10%     84.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::154          269      0.09%     84.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::155          207      0.07%     84.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::156          255      0.09%     84.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::157          230      0.08%     84.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::158          218      0.08%     84.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::159          291      0.10%     85.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::160          274      0.09%     85.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::161          241      0.08%     85.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::162          269      0.09%     85.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::163          242      0.08%     85.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::164          222      0.08%     85.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::165          264      0.09%     85.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::166          239      0.08%     85.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::167          193      0.07%     85.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::168          228      0.08%     85.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::169          193      0.07%     85.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::170          271      0.09%     85.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::171          205      0.07%     85.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::172          245      0.08%     86.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::173          195      0.07%     86.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::174          157      0.05%     86.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::175          178      0.06%     86.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::176          186      0.06%     86.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::177          126      0.04%     86.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::178          168      0.06%     86.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::179          123      0.04%     86.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::180          120      0.04%     86.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::181          133      0.05%     86.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::182          126      0.04%     86.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::183          201      0.07%     86.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::184          149      0.05%     86.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::185          125      0.04%     86.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::186          137      0.05%     86.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::187          120      0.04%     86.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::188          144      0.05%     86.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::189          139      0.05%     86.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::190          107      0.04%     86.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::191          142      0.05%     87.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::192          125      0.04%     87.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::193          121      0.04%     87.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::194           98      0.03%     87.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::195          112      0.04%     87.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::196          114      0.04%     87.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::197          127      0.04%     87.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::198          138      0.05%     87.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::199          113      0.04%     87.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::200          127      0.04%     87.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::201          122      0.04%     87.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::202          111      0.04%     87.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::203          145      0.05%     87.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::204           96      0.03%     87.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::205           84      0.03%     87.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::206           97      0.03%     87.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::207          111      0.04%     87.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::208          100      0.03%     87.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::209          123      0.04%     87.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::210           93      0.03%     87.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::211           75      0.03%     87.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::212          162      0.06%     87.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::213          108      0.04%     87.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::214           99      0.03%     87.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::215          123      0.04%     87.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::216          105      0.04%     88.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::217           66      0.02%     88.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::218           59      0.02%     88.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::219           87      0.03%     88.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::220          313      0.11%     88.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::221          384      0.13%     88.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::222          509      0.18%     88.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::223          585      0.20%     88.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::224        15951      5.50%     94.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::225         1046      0.36%     94.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::226         1019      0.35%     94.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::227          896      0.31%     95.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::228          695      0.24%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::229          842      0.29%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::230          913      0.31%     96.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::231         1579      0.54%     96.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::232         3234      1.12%     97.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::233         1215      0.42%     98.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::234         1099      0.38%     98.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::235         1382      0.48%     99.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::236          819      0.28%     99.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::237          684      0.24%     99.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::238          254      0.09%     99.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::239          513      0.18%     99.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::240           96      0.03%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::241           17      0.01%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::242           20      0.01%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::243           20      0.01%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::244          334      0.12%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::245           12      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::246           10      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::247           12      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::248           10      0.00%     99.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::249            8      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::250           12      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::251            7      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::252            7      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::253           12      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::254            8      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::255            9      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::256           42      0.01%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          256                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_buffer_occupancy_histogram::total       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores0.core.cc_buffer.execute_old_inst_not_finished        55982                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores0.core.cc_buffer.num_fault_insts        17911                       # Number of fault insts executed (Unspecified)
board.processor.cores0.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores0.core.cc_buffer.ooo_stall_signals        84916                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores0.core.cc_buffer.regfile_bandwidth_reached        44909                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores0.core.cc_buffer.regfile_insts_processed      1118831                       # Number of insts regfile has processes (Unspecified)
board.processor.cores1.core.cc_buffer.bank_queue_full_block        11084                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores1.core.cc_buffer.cc_buffer_cycles       290033                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores1.core.cc_buffer.decode_bandwidth_stalls        11163                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::samples       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::mean     7.175225                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    25.513053                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::0       255302     88.03%     88.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::1         2240      0.77%     88.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::2         2447      0.84%     89.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::3          514      0.18%     89.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::4         1518      0.52%     90.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::5          566      0.20%     90.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::6          498      0.17%     90.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::7          274      0.09%     90.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::8          572      0.20%     91.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::9          519      0.18%     91.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::10          267      0.09%     91.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::11          366      0.13%     91.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::12           89      0.03%     91.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::13         1097      0.38%     91.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::14          219      0.08%     91.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::15          275      0.09%     91.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::16          398      0.14%     92.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::17          315      0.11%     92.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::18          650      0.22%     92.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::19          339      0.12%     92.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::20          116      0.04%     92.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::21          189      0.07%     92.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::22          244      0.08%     92.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::23          357      0.12%     92.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::24          513      0.18%     93.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::25          126      0.04%     93.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::26          137      0.05%     93.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::27           68      0.02%     93.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::28          123      0.04%     93.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::29          134      0.05%     93.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::30          145      0.05%     93.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::31           26      0.01%     93.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::32          240      0.08%     93.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::33          189      0.07%     93.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::34          128      0.04%     93.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::35           86      0.03%     93.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::36          154      0.05%     93.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::37           33      0.01%     93.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::38           40      0.01%     93.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::39          112      0.04%     93.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::40          211      0.07%     93.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::41           51      0.02%     93.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::42           50      0.02%     93.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::43           30      0.01%     93.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::44           41      0.01%     93.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::45           63      0.02%     93.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::46           28      0.01%     93.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::47           48      0.02%     93.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::48           26      0.01%     93.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::49           17      0.01%     93.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::50           22      0.01%     93.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::51           15      0.01%     93.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::52           19      0.01%     93.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::53           43      0.01%     93.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::54           18      0.01%     93.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::55           23      0.01%     93.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::56           36      0.01%     93.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::57           28      0.01%     93.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::58            8      0.00%     93.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::59           42      0.01%     93.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::60            8      0.00%     93.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::61           29      0.01%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::62           55      0.02%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::63            8      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::64           12      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::65            6      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::66           17      0.01%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::67            5      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::68            2      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::69            1      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::70            2      0.00%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::71            7      0.00%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::72            5      0.00%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::73            1      0.00%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::74            1      0.00%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::75            1      0.00%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::76            2      0.00%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::77            6      0.00%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::78            4      0.00%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::80            4      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::81            5      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::82           12      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::83            2      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::84            2      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::85            1      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::86            2      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::87            5      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::88            6      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::89            1      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::90            1      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::91            1      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::92            3      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::93            7      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::94            1      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::96          167      0.06%     94.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::97            5      0.00%     94.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::98            1      0.00%     94.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::99            5      0.00%     94.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::100            6      0.00%     94.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::101            3      0.00%     94.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::102            8      0.00%     94.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::103            7      0.00%     94.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::104         5645      1.95%     96.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::105         1520      0.52%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::106         2798      0.96%     97.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::107         3755      1.29%     98.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::108         2031      0.70%     99.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::109          247      0.09%     99.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::110           35      0.01%     99.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::111          251      0.09%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::112           35      0.01%     99.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::113            6      0.00%     99.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::114           14      0.00%     99.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::115            5      0.00%     99.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::116          225      0.08%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::117            7      0.00%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::118            7      0.00%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::119           12      0.00%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::120            5      0.00%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::121            4      0.00%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::122           14      0.00%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::123           10      0.00%     99.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::124          460      0.16%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::125            3      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::126            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::127            1      0.00%     99.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::128           71      0.02%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          128                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_buffer_occupancy_histogram::total       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.decode_execute_full_stalls         9193                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::samples       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::mean    16.225230                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    56.136426                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::0       251867     86.84%     86.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::1          727      0.25%     87.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::2         1890      0.65%     87.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::3          430      0.15%     87.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::4          628      0.22%     88.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::5          386      0.13%     88.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::6          408      0.14%     88.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::7          204      0.07%     88.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::8          262      0.09%     88.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::9          121      0.04%     88.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::10          374      0.13%     88.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::11          378      0.13%     88.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::12          320      0.11%     88.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::13          525      0.18%     89.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::14          299      0.10%     89.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::15          975      0.34%     89.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::16          409      0.14%     89.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::17          344      0.12%     89.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::18          385      0.13%     89.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::19          160      0.06%     90.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::20          111      0.04%     90.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::21          102      0.04%     90.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::22          467      0.16%     90.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::23          175      0.06%     90.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::24          593      0.20%     90.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::25          195      0.07%     90.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::26          280      0.10%     90.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::27          229      0.08%     90.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::28          442      0.15%     90.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::29          287      0.10%     91.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::30          152      0.05%     91.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::31          544      0.19%     91.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::32          474      0.16%     91.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::33          172      0.06%     91.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::34          141      0.05%     91.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::35          190      0.07%     91.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::36          200      0.07%     91.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::37          348      0.12%     91.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::38          138      0.05%     91.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::39          154      0.05%     91.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::40          256      0.09%     91.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::41          454      0.16%     92.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::42          456      0.16%     92.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::43          266      0.09%     92.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::44          182      0.06%     92.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::45          208      0.07%     92.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::46          120      0.04%     92.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::47          161      0.06%     92.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::48          121      0.04%     92.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::49          130      0.04%     92.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::50          172      0.06%     92.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::51          111      0.04%     92.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::52          224      0.08%     92.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::53          146      0.05%     92.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::54          108      0.04%     92.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::55           60      0.02%     92.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::56          116      0.04%     93.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::57           26      0.01%     93.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::58          184      0.06%     93.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::59           95      0.03%     93.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::60          199      0.07%     93.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::61          103      0.04%     93.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::62           83      0.03%     93.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::63           22      0.01%     93.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::64           28      0.01%     93.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::65           30      0.01%     93.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::66           33      0.01%     93.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::67           46      0.02%     93.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::68           45      0.02%     93.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::69           29      0.01%     93.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::70           28      0.01%     93.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::71           42      0.01%     93.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::72           28      0.01%     93.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::73           31      0.01%     93.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::74           57      0.02%     93.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::75           73      0.03%     93.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::76           80      0.03%     93.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::77           12      0.00%     93.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::78           21      0.01%     93.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::79           20      0.01%     93.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::80           26      0.01%     93.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::81           41      0.01%     93.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::82           54      0.02%     93.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::83           34      0.01%     93.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::84           58      0.02%     93.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::85           87      0.03%     93.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::86           35      0.01%     93.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::87           57      0.02%     93.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::88           18      0.01%     93.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::89           45      0.02%     93.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::90           52      0.02%     93.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::91           54      0.02%     93.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::92           51      0.02%     93.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::93           19      0.01%     93.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::94           17      0.01%     93.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::95           28      0.01%     93.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::96           27      0.01%     93.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::97           16      0.01%     93.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::98           34      0.01%     93.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::99           18      0.01%     93.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::100            8      0.00%     93.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::101           12      0.00%     93.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::102           28      0.01%     93.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::103           16      0.01%     93.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::104           19      0.01%     93.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::105           21      0.01%     93.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::106            1      0.00%     93.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::107            1      0.00%     93.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::108           13      0.00%     93.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::109           19      0.01%     93.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::110           13      0.00%     93.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::111           14      0.00%     93.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::112           10      0.00%     93.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::113           39      0.01%     93.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::114           26      0.01%     93.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::115           14      0.00%     93.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::116           10      0.00%     93.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::117           17      0.01%     93.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::118           27      0.01%     93.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::119           31      0.01%     93.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::120           50      0.02%     93.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::121            9      0.00%     93.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::122            7      0.00%     93.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::123           15      0.01%     93.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::124           18      0.01%     93.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::125           38      0.01%     93.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::126           25      0.01%     93.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::127           27      0.01%     93.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::128          102      0.04%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::129           18      0.01%     93.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::130           10      0.00%     93.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::131           11      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::132            7      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::133            5      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::134            5      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::135            4      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::136           12      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::137            5      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::138            3      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::139            4      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::140            6      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::141           10      0.00%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::142           13      0.00%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::143            9      0.00%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::144            3      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::145            7      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::146            4      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::147           12      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::148            2      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::149            3      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::150            4      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::151            3      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::152            1      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::153            3      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::155            7      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::156            5      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::157            8      0.00%     94.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::158            8      0.00%     94.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::159            8      0.00%     94.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::160            3      0.00%     94.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::161            2      0.00%     94.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::162            4      0.00%     94.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::163            1      0.00%     94.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%     94.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::165            4      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::166            6      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::168            2      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::169            2      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::170            2      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::171            1      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::172            2      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::176            3      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::177            2      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::182            2      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::184            2      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::186            4      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::188            1      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::190            4      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::194            5      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::196            2      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::200            2      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::202            2      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::203            2      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::204            2      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::208            2      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::209            3      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::210            1      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::211            0      0.00%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::212            4      0.00%     94.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%     94.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%     94.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%     94.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%     94.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::217            2      0.00%     94.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::218            2      0.00%     94.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::219            1      0.00%     94.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::220            4      0.00%     94.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%     94.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::222            2      0.00%     94.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%     94.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::224            4      0.00%     94.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::225            5      0.00%     94.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::226            1      0.00%     94.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::227            5      0.00%     94.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::228            6      0.00%     94.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::229            3      0.00%     94.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::230            7      0.00%     94.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::231            8      0.00%     94.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::232         5652      1.95%     96.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::233         1526      0.53%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::234         2805      0.97%     97.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::235         3759      1.30%     98.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::236         2041      0.70%     99.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::237          247      0.09%     99.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::238           36      0.01%     99.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::239          251      0.09%     99.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::240           35      0.01%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::241            6      0.00%     99.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::242           16      0.01%     99.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::243            6      0.00%     99.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::244          225      0.08%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::245            7      0.00%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::246            7      0.00%     99.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::247           14      0.00%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::248            5      0.00%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::249            5      0.00%     99.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::250           14      0.00%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::251           11      0.00%     99.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::252          469      0.16%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::253            4      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::254            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::255            1      0.00%     99.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::256           75      0.03%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          256                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_buffer_occupancy_histogram::total       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores1.core.cc_buffer.execute_old_inst_not_finished        16474                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores1.core.cc_buffer.num_fault_insts         2251                       # Number of fault insts executed (Unspecified)
board.processor.cores1.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores1.core.cc_buffer.ooo_stall_signals        49763                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores1.core.cc_buffer.regfile_bandwidth_reached        10459                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores1.core.cc_buffer.regfile_insts_processed       284857                       # Number of insts regfile has processes (Unspecified)
board.processor.cores2.core.cc_buffer.bank_queue_full_block        38266                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores2.core.cc_buffer.cc_buffer_cycles       290033                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores2.core.cc_buffer.decode_bandwidth_stalls         7659                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::samples       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::mean     6.090369                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    24.033199                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::0       259103     89.34%     89.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::1         2188      0.75%     90.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::2         2391      0.82%     90.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::3          609      0.21%     91.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::4         1443      0.50%     91.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::5          513      0.18%     91.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::6          482      0.17%     91.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::7          268      0.09%     92.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::8          574      0.20%     92.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::9          554      0.19%     92.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::10          258      0.09%     92.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::11          445      0.15%     92.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::12           96      0.03%     92.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::13         1045      0.36%     93.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::14          246      0.08%     93.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::15          256      0.09%     93.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::16          360      0.12%     93.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::17          342      0.12%     93.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::18          628      0.22%     93.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::19          337      0.12%     93.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::20          118      0.04%     93.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::21          195      0.07%     93.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::22          243      0.08%     94.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::23          360      0.12%     94.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::24          513      0.18%     94.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::25          116      0.04%     94.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::26          114      0.04%     94.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::27           65      0.02%     94.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::28          107      0.04%     94.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::29          108      0.04%     94.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::30          108      0.04%     94.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::31           32      0.01%     94.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::32          226      0.08%     94.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::33          197      0.07%     94.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::34          124      0.04%     94.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::35           82      0.03%     94.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::36          166      0.06%     94.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::37           30      0.01%     94.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::38           42      0.01%     94.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::39          110      0.04%     94.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::40          212      0.07%     94.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::41           50      0.02%     94.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::42           31      0.01%     94.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::43           20      0.01%     94.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::44           47      0.02%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::45           49      0.02%     95.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::46           19      0.01%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::47           29      0.01%     95.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::48           30      0.01%     95.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::49           21      0.01%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::50           33      0.01%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::51           14      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::52           14      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::53           40      0.01%     95.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::54           16      0.01%     95.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::55           17      0.01%     95.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::56           28      0.01%     95.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::57           24      0.01%     95.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::58            1      0.00%     95.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::59           28      0.01%     95.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::60            8      0.00%     95.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::61           30      0.01%     95.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::62           49      0.02%     95.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::63            5      0.00%     95.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::64           14      0.00%     95.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::65            3      0.00%     95.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::66           19      0.01%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::67            1      0.00%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::68            2      0.00%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::69            1      0.00%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::70            1      0.00%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::71            7      0.00%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::72            2      0.00%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::73            2      0.00%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::74            1      0.00%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::75            1      0.00%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::76            1      0.00%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::77            6      0.00%     95.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%     95.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%     95.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::80           14      0.00%     95.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::81            0      0.00%     95.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::82           10      0.00%     95.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::83            2      0.00%     95.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::84            1      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::85            2      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::86            1      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::87            7      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::88            4      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::89            1      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::93            6      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::95            0      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::96          123      0.04%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::97            4      0.00%     95.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%     95.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::99            2      0.00%     95.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%     95.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::101            5      0.00%     95.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::102           12      0.00%     95.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::103           18      0.01%     95.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::104          418      0.14%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::105         1642      0.57%     95.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::106         3980      1.37%     97.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::107          798      0.28%     97.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::108         1892      0.65%     98.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::109           59      0.02%     98.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::110          548      0.19%     98.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::111           31      0.01%     98.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::112           91      0.03%     98.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::113          549      0.19%     98.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::114            3      0.00%     98.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::115            5      0.00%     98.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::116           22      0.01%     98.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::117          556      0.19%     98.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::118           11      0.00%     98.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::119            7      0.00%     98.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::120           10      0.00%     98.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::121           13      0.00%     98.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::122          555      0.19%     99.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::123          549      0.19%     99.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::124         1801      0.62%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::125           14      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::126            3      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::127            6      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::128          188      0.06%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          128                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_buffer_occupancy_histogram::total       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.decode_execute_full_stalls         9067                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::samples       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::mean    13.509252                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    51.636995                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::0       255970     88.26%     88.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::1          800      0.28%     88.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::2         2023      0.70%     89.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::3          297      0.10%     89.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::4          563      0.19%     89.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::5          350      0.12%     89.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::6          358      0.12%     89.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::7          138      0.05%     89.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::8          227      0.08%     89.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::9           85      0.03%     89.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::10          337      0.12%     90.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::11          395      0.14%     90.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::12          302      0.10%     90.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::13          596      0.21%     90.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::14          302      0.10%     90.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::15          955      0.33%     90.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::16          396      0.14%     91.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::17          350      0.12%     91.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::18          348      0.12%     91.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::19          161      0.06%     91.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::20          142      0.05%     91.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::21           80      0.03%     91.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::22          478      0.16%     91.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::23          200      0.07%     91.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::24          606      0.21%     91.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::25          215      0.07%     91.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::26          253      0.09%     92.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::27          252      0.09%     92.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::28          473      0.16%     92.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::29          286      0.10%     92.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::30          140      0.05%     92.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::31          512      0.18%     92.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::32          456      0.16%     92.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::33          159      0.05%     92.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::34          144      0.05%     92.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::35          196      0.07%     92.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::36          186      0.06%     93.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::37          309      0.11%     93.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::38          158      0.05%     93.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::39          158      0.05%     93.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::40          265      0.09%     93.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::41          457      0.16%     93.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::42          439      0.15%     93.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::43          249      0.09%     93.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::44          138      0.05%     93.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::45          207      0.07%     93.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::46          131      0.05%     93.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::47          149      0.05%     93.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::48          101      0.03%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::49          125      0.04%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::50          156      0.05%     94.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::51          103      0.04%     94.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::52          205      0.07%     94.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::53          147      0.05%     94.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::54          122      0.04%     94.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::55           38      0.01%     94.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::56           76      0.03%     94.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::57           19      0.01%     94.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::58          178      0.06%     94.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::59          101      0.03%     94.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::60          184      0.06%     94.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::61          123      0.04%     94.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::62           75      0.03%     94.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::63           13      0.00%     94.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::64           15      0.01%     94.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::65           37      0.01%     94.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::66           27      0.01%     94.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::67           58      0.02%     94.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::68           52      0.02%     94.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::69           24      0.01%     94.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::70           26      0.01%     94.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::71           42      0.01%     94.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::72           31      0.01%     94.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::73           44      0.02%     94.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::74           59      0.02%     94.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::75           79      0.03%     94.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::76           72      0.02%     94.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::77           15      0.01%     94.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::78           11      0.00%     94.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::79           20      0.01%     94.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::80           22      0.01%     94.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::81           55      0.02%     94.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::82           52      0.02%     94.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::83           37      0.01%     94.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::84           58      0.02%     94.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::85           90      0.03%     94.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::86           28      0.01%     94.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::87           54      0.02%     94.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::88            8      0.00%     94.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::89           35      0.01%     94.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::90           54      0.02%     94.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::91           47      0.02%     94.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::92           43      0.01%     94.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::93            9      0.00%     94.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::94           22      0.01%     94.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::95           38      0.01%     94.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::96            4      0.00%     94.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::97           22      0.01%     94.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::98           32      0.01%     94.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::99           16      0.01%     94.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::100            9      0.00%     94.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::101           10      0.00%     94.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::102           18      0.01%     95.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::103            9      0.00%     95.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::104           17      0.01%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::105            7      0.00%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::106            1      0.00%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::107            1      0.00%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::108            6      0.00%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::109           19      0.01%     95.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::110           20      0.01%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::111           15      0.01%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::112            6      0.00%     95.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::113           31      0.01%     95.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::114           30      0.01%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::115           11      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::116           19      0.01%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::117           13      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::118           15      0.01%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::119           32      0.01%     95.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::120           25      0.01%     95.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::121            4      0.00%     95.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%     95.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::123            9      0.00%     95.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::124            7      0.00%     95.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::125           23      0.01%     95.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::126           38      0.01%     95.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::127            7      0.00%     95.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::128          119      0.04%     95.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::129           13      0.00%     95.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::130            8      0.00%     95.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::131            8      0.00%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::132            3      0.00%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::133            2      0.00%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::134            4      0.00%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::135            2      0.00%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::136           11      0.00%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::137            6      0.00%     95.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%     95.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::139            2      0.00%     95.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::140            7      0.00%     95.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::141            8      0.00%     95.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::142           12      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::143            4      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::144            9      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::145            6      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::147           10      0.00%     95.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::148            1      0.00%     95.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::149            2      0.00%     95.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::150            3      0.00%     95.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::151            3      0.00%     95.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::152            5      0.00%     95.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::153            2      0.00%     95.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%     95.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::155            6      0.00%     95.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::156           10      0.00%     95.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::157            9      0.00%     95.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::158            3      0.00%     95.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::159            2      0.00%     95.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::160            7      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::161            1      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::164            1      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::165            5      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::166            1      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::171            1      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::172            5      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::180            1      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::182            4      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::190            2      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::191            2      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::196            1      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::200            2      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::201            2      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::204            1      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::208            2      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::211            1      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::214            2      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::218            2      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::219            1      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::224            2      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::225            2      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::226            1      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::227            2      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::229            5      0.00%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::230           11      0.00%     95.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::231           18      0.01%     95.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::232          415      0.14%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::233         1643      0.57%     95.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::234         3983      1.37%     97.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::235          799      0.28%     97.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::236         1891      0.65%     98.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::237           61      0.02%     98.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::238          549      0.19%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::239           32      0.01%     98.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::240           93      0.03%     98.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::241          551      0.19%     98.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::242            3      0.00%     98.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::243            5      0.00%     98.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::244           24      0.01%     98.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::245          557      0.19%     98.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::246           11      0.00%     98.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::247            7      0.00%     98.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::248            6      0.00%     98.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::249           17      0.01%     98.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::250          557      0.19%     99.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::251          550      0.19%     99.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::252         1801      0.62%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::253           14      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::254            3      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::255            4      0.00%     99.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::256          195      0.07%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          256                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_buffer_occupancy_histogram::total       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores2.core.cc_buffer.execute_old_inst_not_finished        16937                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores2.core.cc_buffer.num_fault_insts         2207                       # Number of fault insts executed (Unspecified)
board.processor.cores2.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores2.core.cc_buffer.ooo_stall_signals        45035                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores2.core.cc_buffer.regfile_bandwidth_reached         6991                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores2.core.cc_buffer.regfile_insts_processed       213059                       # Number of insts regfile has processes (Unspecified)
board.processor.cores3.core.cc_buffer.bank_queue_full_block      2058628                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores3.core.cc_buffer.cc_buffer_cycles       290033                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores3.core.cc_buffer.decode_bandwidth_stalls         5802                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::samples       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::mean     6.664121                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    26.093466                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::0       258429     89.10%     89.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::1         2231      0.77%     89.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::2         2442      0.84%     90.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::3          629      0.22%     90.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::4         1458      0.50%     91.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::5          529      0.18%     91.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::6          481      0.17%     91.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::7          272      0.09%     91.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::8          575      0.20%     92.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::9          544      0.19%     92.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::10          271      0.09%     92.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::11          459      0.16%     92.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::12           50      0.02%     92.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::13         1077      0.37%     92.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::14          274      0.09%     93.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::15          252      0.09%     93.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::16          357      0.12%     93.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::17          337      0.12%     93.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::18          651      0.22%     93.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::19          334      0.12%     93.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::20           96      0.03%     93.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::21          214      0.07%     93.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::22          256      0.09%     93.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::23          374      0.13%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::24          453      0.16%     94.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::25          128      0.04%     94.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::26          130      0.04%     94.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::27           54      0.02%     94.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::28           92      0.03%     94.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::29           97      0.03%     94.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::30          115      0.04%     94.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::31           22      0.01%     94.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::32          236      0.08%     94.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::33          172      0.06%     94.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::34          116      0.04%     94.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::35           82      0.03%     94.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::36          156      0.05%     94.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::37           30      0.01%     94.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::38           38      0.01%     94.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::39          123      0.04%     94.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::40          193      0.07%     94.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::41           39      0.01%     94.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::42           46      0.02%     94.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::43           21      0.01%     94.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::44           23      0.01%     94.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::45           39      0.01%     94.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::46           19      0.01%     94.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::47           48      0.02%     94.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::48           36      0.01%     94.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::49           25      0.01%     94.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::50           15      0.01%     94.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::51           16      0.01%     94.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::52           23      0.01%     94.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::53           39      0.01%     94.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::54           25      0.01%     94.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::55           24      0.01%     94.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::56           29      0.01%     94.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::57           36      0.01%     94.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::58            2      0.00%     94.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::59           47      0.02%     94.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::60            4      0.00%     94.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::61           32      0.01%     94.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::62           57      0.02%     94.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::63            6      0.00%     94.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::64           11      0.00%     94.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::65            8      0.00%     94.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::66           20      0.01%     95.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::67            5      0.00%     95.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::68            2      0.00%     95.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::69            4      0.00%     95.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::70            3      0.00%     95.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::71            8      0.00%     95.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::72            5      0.00%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::75            1      0.00%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::76            0      0.00%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::77           10      0.00%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::78            1      0.00%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::79            1      0.00%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::80            9      0.00%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::81            2      0.00%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::82           16      0.01%     95.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::83            5      0.00%     95.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::84            2      0.00%     95.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::85            4      0.00%     95.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::86            2      0.00%     95.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::87            5      0.00%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::88            8      0.00%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::91            2      0.00%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::92            0      0.00%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::93           11      0.00%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::94            1      0.00%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::95            2      0.00%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::96          179      0.06%     95.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%     95.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::98            2      0.00%     95.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%     95.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::100            4      0.00%     95.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::101            3      0.00%     95.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::102           22      0.01%     95.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::103            7      0.00%     95.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::104         2402      0.83%     95.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::105          181      0.06%     96.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::106          150      0.05%     96.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::107         1520      0.52%     96.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::108         1006      0.35%     96.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::109          150      0.05%     96.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::110          143      0.05%     97.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::111          113      0.04%     97.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::112           45      0.02%     97.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::113           47      0.02%     97.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::114           25      0.01%     97.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::115           49      0.02%     97.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::116           57      0.02%     97.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::117            6      0.00%     97.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::118           10      0.00%     97.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::119           14      0.00%     97.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::120           25      0.01%     97.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::121           22      0.01%     97.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::122           25      0.01%     97.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::123           39      0.01%     97.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::124          299      0.10%     97.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::125           48      0.02%     97.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::126           71      0.02%     97.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::127           86      0.03%     97.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::128         7655      2.64%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          128                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_buffer_occupancy_histogram::total       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.decode_execute_full_stalls        11438                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::samples       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::mean    14.345947                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    54.141277                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::0       255418     88.07%     88.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::1          708      0.24%     88.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::2         1967      0.68%     88.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::3          288      0.10%     89.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::4          568      0.20%     89.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::5          331      0.11%     89.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::6          344      0.12%     89.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::7          134      0.05%     89.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::8          218      0.08%     89.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::9           97      0.03%     89.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::10          352      0.12%     89.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::11          405      0.14%     89.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::12          289      0.10%     90.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::13          592      0.20%     90.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::14          306      0.11%     90.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::15         1071      0.37%     90.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::16          400      0.14%     90.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::17          385      0.13%     90.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::18          379      0.13%     91.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::19          160      0.06%     91.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::20          131      0.05%     91.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::21          113      0.04%     91.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::22          512      0.18%     91.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::23          183      0.06%     91.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::24          562      0.19%     91.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::25          219      0.08%     91.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::26          221      0.08%     91.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::27          253      0.09%     91.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::28          459      0.16%     92.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::29          296      0.10%     92.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::30          158      0.05%     92.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::31          474      0.16%     92.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::32          484      0.17%     92.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::33          153      0.05%     92.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::34          137      0.05%     92.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::35          214      0.07%     92.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::36          193      0.07%     92.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::37          306      0.11%     92.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::38          137      0.05%     92.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::39          176      0.06%     93.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::40          259      0.09%     93.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::41          455      0.16%     93.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::42          438      0.15%     93.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::43          260      0.09%     93.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::44          146      0.05%     93.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::45          198      0.07%     93.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::46          101      0.03%     93.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::47          110      0.04%     93.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::48          112      0.04%     93.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::49          110      0.04%     93.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::50          169      0.06%     93.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::51          100      0.03%     93.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::52          227      0.08%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::53          191      0.07%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::54          102      0.04%     94.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::55           74      0.03%     94.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::56           85      0.03%     94.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::57           26      0.01%     94.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::58          172      0.06%     94.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::59           94      0.03%     94.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::60          164      0.06%     94.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::61          110      0.04%     94.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::62           88      0.03%     94.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::63           17      0.01%     94.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::64           21      0.01%     94.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::65           31      0.01%     94.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::66           25      0.01%     94.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::67           43      0.01%     94.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::68           40      0.01%     94.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::69           22      0.01%     94.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::70           26      0.01%     94.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::71           54      0.02%     94.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::72           30      0.01%     94.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::73           24      0.01%     94.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::74           50      0.02%     94.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::75           57      0.02%     94.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::76           49      0.02%     94.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::77           15      0.01%     94.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::78           18      0.01%     94.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::79           18      0.01%     94.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::80           29      0.01%     94.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::81           38      0.01%     94.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::82           37      0.01%     94.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::83           41      0.01%     94.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::84           31      0.01%     94.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::85           47      0.02%     94.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::86           25      0.01%     94.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::87           53      0.02%     94.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::88           24      0.01%     94.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::89           42      0.01%     94.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::90           42      0.01%     94.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::91           60      0.02%     94.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::92           59      0.02%     94.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::93           15      0.01%     94.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::94           21      0.01%     94.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::95           33      0.01%     94.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::96           28      0.01%     94.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::97           19      0.01%     94.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::98           27      0.01%     94.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::99            8      0.00%     94.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::100            8      0.00%     94.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::101            5      0.00%     94.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::102           25      0.01%     94.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::103           11      0.00%     94.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::104           25      0.01%     94.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::105           14      0.00%     94.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::106            4      0.00%     94.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::107            2      0.00%     94.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::108            6      0.00%     94.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::109           24      0.01%     94.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::110           16      0.01%     94.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::111           26      0.01%     94.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::112           17      0.01%     94.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::113           17      0.01%     94.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::114           27      0.01%     94.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::115            8      0.00%     94.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::116           16      0.01%     94.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::117            6      0.00%     94.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::118           24      0.01%     94.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::119           41      0.01%     94.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::120           42      0.01%     94.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::121           11      0.00%     94.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::122            4      0.00%     94.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::123           10      0.00%     94.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::124           17      0.01%     94.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::125           43      0.01%     94.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::126           50      0.02%     94.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::127           20      0.01%     94.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::128          123      0.04%     94.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::129           22      0.01%     94.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::130           11      0.00%     94.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::131            7      0.00%     94.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::132           15      0.01%     94.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::133            3      0.00%     94.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::134            5      0.00%     94.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::135           11      0.00%     95.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::136           10      0.00%     95.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::137            6      0.00%     95.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::138            2      0.00%     95.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::139            5      0.00%     95.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::140            5      0.00%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::141            4      0.00%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::142           24      0.01%     95.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::143           10      0.00%     95.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::144           14      0.00%     95.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::145            6      0.00%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::146            2      0.00%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::147            4      0.00%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::148            9      0.00%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::149            1      0.00%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::150            7      0.00%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::151            7      0.00%     95.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%     95.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::153            2      0.00%     95.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::154            2      0.00%     95.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::155            6      0.00%     95.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::156            7      0.00%     95.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::157            8      0.00%     95.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::158           16      0.01%     95.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::159            4      0.00%     95.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::160            4      0.00%     95.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%     95.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::162            3      0.00%     95.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::163            1      0.00%     95.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::164            5      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::165            3      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::166            4      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::167            2      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::168            1      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::170            1      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::171            2      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::173            6      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::178            2      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::179            3      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::181            1      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::182            1      0.00%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::183            4      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::184            1      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::189            9      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::190            1      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::191            2      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::195            1      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::197            2      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::199            2      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::200            1      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::201            2      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::203            1      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::205            3      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::207            2      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::209            2      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::211            1      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::213            2      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::214            1      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::215            3      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::216            1      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::219            4      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::220            1      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::221            1      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::223            2      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::224            2      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::226            2      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::227            1      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::228            3      0.00%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::229            3      0.00%     95.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::230           22      0.01%     95.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::231            6      0.00%     95.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::232         2413      0.83%     95.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::233          181      0.06%     95.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::234          158      0.05%     96.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::235         1525      0.53%     96.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::236         1012      0.35%     96.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::237          156      0.05%     96.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::238          143      0.05%     97.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::239          113      0.04%     97.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::240           45      0.02%     97.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::241           47      0.02%     97.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::242           25      0.01%     97.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::243           49      0.02%     97.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::244           57      0.02%     97.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::245            6      0.00%     97.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::246           10      0.00%     97.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::247           14      0.00%     97.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::248           25      0.01%     97.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::249           22      0.01%     97.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::250           25      0.01%     97.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::251           39      0.01%     97.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::252          299      0.10%     97.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::253           48      0.02%     97.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::254           71      0.02%     97.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::255           86      0.03%     97.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::256         7657      2.64%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          256                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_buffer_occupancy_histogram::total       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores3.core.cc_buffer.execute_old_inst_not_finished        13339                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores3.core.cc_buffer.num_fault_insts         2225                       # Number of fault insts executed (Unspecified)
board.processor.cores3.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores3.core.cc_buffer.ooo_stall_signals        50161                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores3.core.cc_buffer.regfile_bandwidth_reached         5137                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores3.core.cc_buffer.regfile_insts_processed       163872                       # Number of insts regfile has processes (Unspecified)
board.processor.cores4.core.cc_buffer.bank_queue_full_block      1455028                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores4.core.cc_buffer.cc_buffer_cycles       290033                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores4.core.cc_buffer.decode_bandwidth_stalls         4246                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::samples       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::mean     5.852034                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    24.461862                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::0       260446     89.80%     89.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::1         2208      0.76%     90.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::2         2536      0.87%     91.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::3          592      0.20%     91.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::4         1479      0.51%     92.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::5          547      0.19%     92.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::6          491      0.17%     92.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::7          279      0.10%     92.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::8          580      0.20%     92.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::9          549      0.19%     92.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::10          247      0.09%     93.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::11          474      0.16%     93.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::12           73      0.03%     93.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::13         1074      0.37%     93.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::14          238      0.08%     93.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::15          258      0.09%     93.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::16          368      0.13%     93.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::17          305      0.11%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::18          676      0.23%     94.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::19          334      0.12%     94.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::20          109      0.04%     94.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::21          177      0.06%     94.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::22          234      0.08%     94.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::23          397      0.14%     94.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::24          493      0.17%     94.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::25          127      0.04%     94.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::26          139      0.05%     94.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::27           54      0.02%     94.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::28          113      0.04%     95.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::29          105      0.04%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::30          120      0.04%     95.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::31           21      0.01%     95.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::32          216      0.07%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::33          194      0.07%     95.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::34          104      0.04%     95.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::35           72      0.02%     95.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::36          158      0.05%     95.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::37           24      0.01%     95.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::38           51      0.02%     95.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::39          130      0.04%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::40          192      0.07%     95.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::41           39      0.01%     95.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::42           49      0.02%     95.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::43           18      0.01%     95.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::44           24      0.01%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::45           47      0.02%     95.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::46            9      0.00%     95.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::47           44      0.02%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::48           35      0.01%     95.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::49           22      0.01%     95.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::50           18      0.01%     95.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::51           11      0.00%     95.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::52           12      0.00%     95.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::53           43      0.01%     95.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::54           20      0.01%     95.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::55           23      0.01%     95.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::56           32      0.01%     95.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::57           38      0.01%     95.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::58            7      0.00%     95.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::59           23      0.01%     95.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::60            6      0.00%     95.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::61           24      0.01%     95.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::62           31      0.01%     95.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::63            8      0.00%     95.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::64           16      0.01%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::65            3      0.00%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::66           18      0.01%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::67            2      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::69            2      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::70            6      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::71           11      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::72            2      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::73            4      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::76            1      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::77            6      0.00%     95.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::78            1      0.00%     95.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%     95.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::80           11      0.00%     95.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::81            3      0.00%     95.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::82           12      0.00%     95.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::83            2      0.00%     95.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::84            1      0.00%     95.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::85            8      0.00%     95.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::86            4      0.00%     95.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::87            9      0.00%     95.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::88            5      0.00%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::89            1      0.00%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::90            4      0.00%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::92            2      0.00%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::93            5      0.00%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::94            1      0.00%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::95            1      0.00%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::96          131      0.05%     95.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::97            1      0.00%     95.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%     95.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::99            4      0.00%     95.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::100            3      0.00%     95.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::101            6      0.00%     95.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::102           18      0.01%     95.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::103           36      0.01%     95.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::104         1592      0.55%     96.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::105           24      0.01%     96.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::106           27      0.01%     96.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::107          592      0.20%     96.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::108          578      0.20%     96.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::109           36      0.01%     96.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::110           13      0.00%     96.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::111          136      0.05%     96.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::112          191      0.07%     96.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::113           22      0.01%     96.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::114           18      0.01%     96.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::115           14      0.00%     96.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::116           28      0.01%     96.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::117           31      0.01%     96.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::118           24      0.01%     96.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::119          227      0.08%     97.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::120          886      0.31%     97.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::121         1052      0.36%     97.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::122         1042      0.36%     98.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::123           26      0.01%     98.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::124           29      0.01%     98.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::125           30      0.01%     98.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::126          937      0.32%     98.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::127         1286      0.44%     98.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::128         3285      1.13%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          128                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_buffer_occupancy_histogram::total       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.decode_execute_full_stalls        10888                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::samples       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::mean    12.587837                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    50.631195                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::0       257352     88.73%     88.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::1          755      0.26%     88.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::2         2088      0.72%     89.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::3          312      0.11%     89.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::4          593      0.20%     90.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::5          357      0.12%     90.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::6          361      0.12%     90.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::7          156      0.05%     90.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::8          233      0.08%     90.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::9           92      0.03%     90.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::10          323      0.11%     90.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::11          432      0.15%     90.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::12          302      0.10%     90.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::13          618      0.21%     91.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::14          342      0.12%     91.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::15         1022      0.35%     91.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::16          358      0.12%     91.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::17          348      0.12%     91.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::18          378      0.13%     91.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::19          162      0.06%     91.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::20          129      0.04%     91.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::21          114      0.04%     92.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::22          510      0.18%     92.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::23          198      0.07%     92.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::24          589      0.20%     92.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::25          200      0.07%     92.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::26          236      0.08%     92.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::27          222      0.08%     92.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::28          477      0.16%     92.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::29          310      0.11%     92.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::30          145      0.05%     92.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::31          567      0.20%     93.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::32          433      0.15%     93.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::33          141      0.05%     93.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::34          136      0.05%     93.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::35          182      0.06%     93.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::36          210      0.07%     93.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::37          328      0.11%     93.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::38          157      0.05%     93.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::39          187      0.06%     93.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::40          247      0.09%     93.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::41          422      0.15%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::42          407      0.14%     94.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::43          290      0.10%     94.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::44          165      0.06%     94.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::45          195      0.07%     94.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::46           78      0.03%     94.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::47          123      0.04%     94.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::48           82      0.03%     94.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::49          116      0.04%     94.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::50          165      0.06%     94.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::51          109      0.04%     94.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::52          236      0.08%     94.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::53          145      0.05%     94.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::54          120      0.04%     94.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::55           46      0.02%     94.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::56           77      0.03%     94.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::57           17      0.01%     94.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::58          167      0.06%     94.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::59          103      0.04%     94.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::60          192      0.07%     95.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::61           93      0.03%     95.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::62           65      0.02%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::63           21      0.01%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::64           18      0.01%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::65           39      0.01%     95.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::66           26      0.01%     95.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::67           54      0.02%     95.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::68           50      0.02%     95.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::69           24      0.01%     95.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::70           23      0.01%     95.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::71           38      0.01%     95.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::72           27      0.01%     95.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::73           45      0.02%     95.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::74           61      0.02%     95.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::75           65      0.02%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::76           71      0.02%     95.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::77           12      0.00%     95.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::78           17      0.01%     95.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::79           24      0.01%     95.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::80           36      0.01%     95.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::81           63      0.02%     95.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::82           50      0.02%     95.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::83           32      0.01%     95.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::84           56      0.02%     95.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::85           82      0.03%     95.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::86           18      0.01%     95.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::87           39      0.01%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::88           23      0.01%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::89           34      0.01%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::90           52      0.02%     95.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::91           54      0.02%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::92           62      0.02%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::93           11      0.00%     95.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::94            7      0.00%     95.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::95           26      0.01%     95.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::96           12      0.00%     95.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::97           23      0.01%     95.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::98           28      0.01%     95.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::99            9      0.00%     95.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::100           10      0.00%     95.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::101            6      0.00%     95.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::102           15      0.01%     95.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::103           19      0.01%     95.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::104           25      0.01%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::105            8      0.00%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::106            3      0.00%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::107            2      0.00%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::108            7      0.00%     95.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::109           10      0.00%     95.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::110           20      0.01%     95.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::111           16      0.01%     95.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::112           19      0.01%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::113           27      0.01%     95.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::114           21      0.01%     95.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::115           20      0.01%     95.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::116           16      0.01%     95.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::117           11      0.00%     95.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::118           18      0.01%     95.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::119           39      0.01%     95.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::120           25      0.01%     95.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::121            4      0.00%     95.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::122            1      0.00%     95.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::123            9      0.00%     95.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::124            5      0.00%     95.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::125           25      0.01%     95.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::126           37      0.01%     95.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::127            7      0.00%     95.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::128           92      0.03%     95.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::129            8      0.00%     95.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::130           10      0.00%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::131           11      0.00%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::132            5      0.00%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::133            1      0.00%     95.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::134            8      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::135            3      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::136            5      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::137            3      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::138            0      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::139            4      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::140            3      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::141            1      0.00%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::142           11      0.00%     95.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::143           11      0.00%     95.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::144           18      0.01%     95.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::145            6      0.00%     95.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::146            2      0.00%     95.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::147            4      0.00%     95.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::148            1      0.00%     95.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%     95.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::150            7      0.00%     95.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::151            3      0.00%     95.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::152            4      0.00%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::153            3      0.00%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::155            4      0.00%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::156            5      0.00%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::157            2      0.00%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::158            5      0.00%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::159            4      0.00%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::160           12      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::161            0      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::162            1      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::165            4      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::166            2      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::167            5      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::168            0      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::170            2      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::173            2      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::178            2      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::181            2      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%     95.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::185            4      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::187            2      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::188            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::195            2      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::196            2      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::201            4      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::203            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::204            2      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::205            2      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::211            1      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::213            2      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::216            1      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::217            2      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::219            2      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::222            2      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::223            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%     95.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::227            7      0.00%     95.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::228            3      0.00%     95.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::229            5      0.00%     95.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::230           14      0.00%     95.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::231           36      0.01%     95.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::232         1595      0.55%     96.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::233           24      0.01%     96.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::234           22      0.01%     96.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::235          591      0.20%     96.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::236          580      0.20%     96.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::237           36      0.01%     96.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::238           13      0.00%     96.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::239          133      0.05%     96.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::240          206      0.07%     96.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::241           22      0.01%     96.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::242           15      0.01%     96.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::243           19      0.01%     96.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::244           28      0.01%     96.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::245           30      0.01%     96.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::246           24      0.01%     96.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::247          232      0.08%     97.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::248          887      0.31%     97.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::249         1051      0.36%     97.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::250         1043      0.36%     98.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::251           26      0.01%     98.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::252           31      0.01%     98.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::253           32      0.01%     98.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::254          941      0.32%     98.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::255         1286      0.44%     98.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::256         3325      1.15%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          256                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_buffer_occupancy_histogram::total       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores4.core.cc_buffer.execute_old_inst_not_finished        15687                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores4.core.cc_buffer.num_fault_insts         2209                       # Number of fault insts executed (Unspecified)
board.processor.cores4.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores4.core.cc_buffer.ooo_stall_signals        44741                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores4.core.cc_buffer.regfile_bandwidth_reached         3569                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores4.core.cc_buffer.regfile_insts_processed       146237                       # Number of insts regfile has processes (Unspecified)
board.processor.cores5.core.cc_buffer.bank_queue_full_block       141005                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores5.core.cc_buffer.cc_buffer_cycles       290033                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores5.core.cc_buffer.decode_bandwidth_stalls        10893                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::samples       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::mean     7.212590                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    25.712426                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::0       255897     88.23%     88.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::1         2154      0.74%     88.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::2         2332      0.80%     89.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::3          597      0.21%     89.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::4         1398      0.48%     90.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::5          551      0.19%     90.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::6          472      0.16%     90.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::7          247      0.09%     90.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::8          512      0.18%     91.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::9          514      0.18%     91.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::10          260      0.09%     91.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::11          361      0.12%     91.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::12           65      0.02%     91.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::13         1096      0.38%     91.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::14          218      0.08%     91.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::15          261      0.09%     92.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::16          362      0.12%     92.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::17          288      0.10%     92.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::18          631      0.22%     92.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::19          359      0.12%     92.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::20          107      0.04%     92.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::21          179      0.06%     92.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::22          228      0.08%     92.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::23          335      0.12%     92.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::24          467      0.16%     93.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::25          124      0.04%     93.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::26          120      0.04%     93.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::27           82      0.03%     93.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::28          116      0.04%     93.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::29          105      0.04%     93.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::30          164      0.06%     93.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::31           17      0.01%     93.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::32          230      0.08%     93.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::33          200      0.07%     93.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::34          119      0.04%     93.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::35           92      0.03%     93.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::36          137      0.05%     93.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::37           24      0.01%     93.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::38           36      0.01%     93.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::39          122      0.04%     93.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::40          198      0.07%     93.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::41           62      0.02%     93.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::42           46      0.02%     93.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::43           32      0.01%     93.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::44           54      0.02%     93.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::45           37      0.01%     93.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::46           13      0.00%     93.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::47           37      0.01%     93.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::48           22      0.01%     93.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::49           13      0.00%     93.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::50           24      0.01%     93.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::51           15      0.01%     93.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::52           10      0.00%     93.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::53           42      0.01%     93.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::54           19      0.01%     93.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::55           24      0.01%     93.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::56           28      0.01%     93.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::57           37      0.01%     93.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::58            6      0.00%     93.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::59           44      0.02%     93.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::60            5      0.00%     93.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::61           29      0.01%     93.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::62           44      0.02%     93.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::63            8      0.00%     93.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::64           17      0.01%     93.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::65            3      0.00%     93.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::66           20      0.01%     93.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::67            3      0.00%     93.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::68            2      0.00%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::69            1      0.00%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::70            3      0.00%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::71            9      0.00%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::72            1      0.00%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::76            2      0.00%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::77            5      0.00%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::78            4      0.00%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::80           12      0.00%     93.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::81            7      0.00%     93.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::82            9      0.00%     93.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::83            3      0.00%     93.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::84            3      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::85            2      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::86            2      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::87            8      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::88            3      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::89            1      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::92            2      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::93            7      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::94            2      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::95            2      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::96          119      0.04%     94.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::97            6      0.00%     94.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::98            1      0.00%     94.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::99            1      0.00%     94.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::100            5      0.00%     94.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::101            4      0.00%     94.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::102           19      0.01%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::103           19      0.01%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::104         6415      2.21%     96.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::105         1104      0.38%     96.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::106           23      0.01%     96.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::107         6442      2.22%     98.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::108         1720      0.59%     99.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::109          112      0.04%     99.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::110           20      0.01%     99.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::111          141      0.05%     99.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::112           69      0.02%     99.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::113           65      0.02%     99.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::114           13      0.00%     99.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::115           69      0.02%     99.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::116           61      0.02%     99.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::117           11      0.00%     99.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::118            7      0.00%     99.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::119            9      0.00%     99.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::120            7      0.00%     99.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::121           10      0.00%     99.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::122           20      0.01%     99.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::123            6      0.00%     99.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::124          518      0.18%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::125           19      0.01%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::126           22      0.01%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::127           36      0.01%     99.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::128          379      0.13%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          128                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_buffer_occupancy_histogram::total       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.decode_execute_full_stalls         9428                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::samples       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::mean    16.204001                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    56.365887                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::0       252941     87.21%     87.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::1          701      0.24%     87.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::2         1846      0.64%     88.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::3          325      0.11%     88.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::4          565      0.19%     88.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::5          369      0.13%     88.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::6          344      0.12%     88.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::7          148      0.05%     88.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::8          225      0.08%     88.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::9           71      0.02%     88.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::10          338      0.12%     88.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::11          340      0.12%     89.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::12          271      0.09%     89.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::13          482      0.17%     89.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::14          264      0.09%     89.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::15         1005      0.35%     89.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::16          371      0.13%     89.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::17          388      0.13%     89.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::18          373      0.13%     90.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::19          178      0.06%     90.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::20          122      0.04%     90.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::21           99      0.03%     90.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::22          458      0.16%     90.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::23          194      0.07%     90.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::24          567      0.20%     90.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::25          194      0.07%     90.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::26          253      0.09%     90.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::27          243      0.08%     90.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::28          440      0.15%     91.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::29          298      0.10%     91.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::30          136      0.05%     91.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::31          550      0.19%     91.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::32          451      0.16%     91.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::33          173      0.06%     91.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::34          141      0.05%     91.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::35          203      0.07%     91.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::36          181      0.06%     91.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::37          322      0.11%     91.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::38          138      0.05%     91.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::39          160      0.06%     92.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::40          242      0.08%     92.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::41          380      0.13%     92.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::42          437      0.15%     92.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::43          225      0.08%     92.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::44          163      0.06%     92.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::45          184      0.06%     92.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::46          124      0.04%     92.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::47          150      0.05%     92.67% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::48          114      0.04%     92.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::49          129      0.04%     92.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::50          170      0.06%     92.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::51           91      0.03%     92.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::52          204      0.07%     92.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::53          153      0.05%     92.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::54          101      0.03%     93.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::55           64      0.02%     93.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::56          113      0.04%     93.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::57           20      0.01%     93.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::58          185      0.06%     93.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::59           82      0.03%     93.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::60          173      0.06%     93.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::61          117      0.04%     93.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::62           81      0.03%     93.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::63           12      0.00%     93.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::64           10      0.00%     93.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::65           23      0.01%     93.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::66           22      0.01%     93.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::67           55      0.02%     93.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::68           37      0.01%     93.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::69           26      0.01%     93.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::70           17      0.01%     93.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::71           52      0.02%     93.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::72           20      0.01%     93.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::73           26      0.01%     93.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::74           60      0.02%     93.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::75           70      0.02%     93.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::76           63      0.02%     93.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::77           21      0.01%     93.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::78           14      0.00%     93.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::79            8      0.00%     93.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::80           27      0.01%     93.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::81           44      0.02%     93.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::82           74      0.03%     93.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::83           27      0.01%     93.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::84           47      0.02%     93.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::85           55      0.02%     93.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::86           36      0.01%     93.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::87           78      0.03%     93.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::88           15      0.01%     93.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::89           29      0.01%     93.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::90           54      0.02%     93.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::91           47      0.02%     93.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::92           60      0.02%     93.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::93           25      0.01%     93.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::94           15      0.01%     93.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::95           27      0.01%     93.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::96           15      0.01%     93.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::97           24      0.01%     93.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::98           27      0.01%     93.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::99           18      0.01%     93.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::100           15      0.01%     93.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::101            8      0.00%     93.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::102           33      0.01%     93.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::103           21      0.01%     93.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::104           15      0.01%     93.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::105            5      0.00%     93.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::106            1      0.00%     93.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::107            3      0.00%     93.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::108           12      0.00%     93.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::109           15      0.01%     93.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::110           13      0.00%     93.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::111           18      0.01%     93.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::112            5      0.00%     93.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::113           31      0.01%     93.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::114           23      0.01%     93.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::115           15      0.01%     93.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::116           11      0.00%     93.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::117           23      0.01%     93.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::118           25      0.01%     93.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::119           34      0.01%     93.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::120           28      0.01%     93.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::121            6      0.00%     93.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::122            1      0.00%     93.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::123           19      0.01%     93.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::124            7      0.00%     93.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::125           34      0.01%     93.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::126           43      0.01%     93.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::127           11      0.00%     93.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::128          109      0.04%     93.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::129           17      0.01%     93.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::130            6      0.00%     93.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::131            9      0.00%     93.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::132            5      0.00%     93.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::133            3      0.00%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::134            2      0.00%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::135            8      0.00%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::136            9      0.00%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::137            4      0.00%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::138            2      0.00%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::139            3      0.00%     93.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::140            6      0.00%     93.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::141            4      0.00%     93.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::142           13      0.00%     93.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::143           13      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::144            9      0.00%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::145           12      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::146            3      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::147            4      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::148            1      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::149            2      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::150            2      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::151            4      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::152            2      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::153            4      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::154            1      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::155            5      0.00%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::156            8      0.00%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::157            3      0.00%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::158            5      0.00%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::159            5      0.00%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::160            4      0.00%     93.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::161            9      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::162            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::163            1      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::164            1      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::165            1      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::166            1      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::167            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::168            1      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::171            2      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::175            1      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::177            2      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::179            2      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::183            1      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::188            2      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::190            1      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::193            1      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::195            1      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::196            3      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::202            1      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::203            1      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%     94.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::206            2      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::207            0      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::211            1      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::212            0      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::214            2      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::218            1      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::219            0      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::221            1      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::223            1      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::224            3      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::227            1      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::228            3      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::229            5      0.00%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::230           18      0.01%     94.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::231           17      0.01%     94.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::232         6417      2.21%     96.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::233         1103      0.38%     96.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::234           20      0.01%     96.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::235         6443      2.22%     98.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::236         1718      0.59%     99.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::237          112      0.04%     99.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::238           19      0.01%     99.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::239          142      0.05%     99.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::240           78      0.03%     99.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::241           64      0.02%     99.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::242           16      0.01%     99.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::243           71      0.02%     99.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::244           60      0.02%     99.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::245            9      0.00%     99.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::246            7      0.00%     99.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::247           10      0.00%     99.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::248            9      0.00%     99.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::249           10      0.00%     99.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::250           22      0.01%     99.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::251            6      0.00%     99.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::252          519      0.18%     99.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::253           17      0.01%     99.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::254           22      0.01%     99.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::255           36      0.01%     99.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::256          404      0.14%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          256                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_buffer_occupancy_histogram::total       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores5.core.cc_buffer.execute_old_inst_not_finished        15812                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores5.core.cc_buffer.num_fault_insts         2215                       # Number of fault insts executed (Unspecified)
board.processor.cores5.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores5.core.cc_buffer.ooo_stall_signals        50066                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores5.core.cc_buffer.regfile_bandwidth_reached        10164                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores5.core.cc_buffer.regfile_insts_processed       276883                       # Number of insts regfile has processes (Unspecified)
board.processor.cores6.core.cc_buffer.bank_queue_full_block        40328                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores6.core.cc_buffer.cc_buffer_cycles       290033                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores6.core.cc_buffer.decode_bandwidth_stalls         5630                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::samples       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::mean     4.755224                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    21.392501                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::0       262561     90.53%     90.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::1         2245      0.77%     91.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::2         2497      0.86%     92.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::3          613      0.21%     92.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::4         1548      0.53%     92.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::5          564      0.19%     93.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::6          514      0.18%     93.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::7          272      0.09%     93.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::8          554      0.19%     93.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::9          591      0.20%     93.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::10          250      0.09%     93.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::11          455      0.16%     94.01% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::12           66      0.02%     94.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::13         1101      0.38%     94.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::14          240      0.08%     94.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::15          265      0.09%     94.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::16          342      0.12%     94.71% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::17          361      0.12%     94.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::18          639      0.22%     95.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::19          346      0.12%     95.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::20          103      0.04%     95.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::21          206      0.07%     95.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::22          228      0.08%     95.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::23          390      0.13%     95.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::24          485      0.17%     95.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::25          100      0.03%     95.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::26          120      0.04%     95.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::27           50      0.02%     95.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::28           99      0.03%     95.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::29          104      0.04%     95.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::30          102      0.04%     95.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::31           22      0.01%     95.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::32          232      0.08%     95.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::33          181      0.06%     96.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::34          112      0.04%     96.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::35           84      0.03%     96.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::36          165      0.06%     96.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::37           31      0.01%     96.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::38           40      0.01%     96.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::39          120      0.04%     96.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::40          213      0.07%     96.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::41           33      0.01%     96.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::42           36      0.01%     96.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::43           20      0.01%     96.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::44           29      0.01%     96.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::45           58      0.02%     96.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::46           10      0.00%     96.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::47           48      0.02%     96.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::48           39      0.01%     96.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::49           23      0.01%     96.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::50           22      0.01%     96.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::51           16      0.01%     96.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::52           21      0.01%     96.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::53           38      0.01%     96.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::54           25      0.01%     96.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::55           20      0.01%     96.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::56           31      0.01%     96.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::57           23      0.01%     96.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::58            3      0.00%     96.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::59           32      0.01%     96.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::60            6      0.00%     96.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::61           26      0.01%     96.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::62           50      0.02%     96.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::63            9      0.00%     96.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::64           17      0.01%     96.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::65            4      0.00%     96.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::66           21      0.01%     96.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::67            2      0.00%     96.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::68            6      0.00%     96.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::69            2      0.00%     96.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::70            3      0.00%     96.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::71            6      0.00%     96.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::72            9      0.00%     96.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::73            0      0.00%     96.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%     96.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::75            2      0.00%     96.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::76            1      0.00%     96.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::77            3      0.00%     96.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::78            0      0.00%     96.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%     96.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::80            8      0.00%     96.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::81            1      0.00%     96.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::82           17      0.01%     96.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::83            2      0.00%     96.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::84            1      0.00%     96.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::85            5      0.00%     96.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::86            4      0.00%     96.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::87            5      0.00%     96.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::88            9      0.00%     96.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::89            0      0.00%     96.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::90            0      0.00%     96.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::91            0      0.00%     96.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::92            5      0.00%     96.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::93            3      0.00%     96.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::94            1      0.00%     96.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::95            1      0.00%     96.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::96          117      0.04%     96.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::97            0      0.00%     96.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%     96.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::99            0      0.00%     96.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%     96.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::101            5      0.00%     96.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::102           15      0.01%     96.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::103            0      0.00%     96.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::104          540      0.19%     96.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::105            4      0.00%     96.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::106            4      0.00%     96.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::107          368      0.13%     96.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::108         4540      1.57%     98.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::109            1      0.00%     98.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::110            5      0.00%     98.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::111            4      0.00%     98.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::112           14      0.00%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::113            1      0.00%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::115            2      0.00%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::116            4      0.00%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::117            2      0.00%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::118            1      0.00%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::119            1      0.00%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::120            1      0.00%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::121            1      0.00%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::122            7      0.00%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::123            2      0.00%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::124         4404      1.52%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::125            4      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::128           19      0.01%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          128                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_buffer_occupancy_histogram::total       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.decode_execute_full_stalls         7256                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::samples       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::mean    10.499816                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    45.292199                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::0       259487     89.47%     89.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::1          785      0.27%     89.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::2         2193      0.76%     90.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::3          320      0.11%     90.61% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::4          604      0.21%     90.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::5          372      0.13%     90.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::6          410      0.14%     91.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::7          147      0.05%     91.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::8          227      0.08%     91.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::9           93      0.03%     91.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::10          347      0.12%     91.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::11          410      0.14%     91.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::12          274      0.09%     91.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::13          593      0.20%     91.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::14          298      0.10%     91.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::15         1085      0.37%     92.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::16          361      0.12%     92.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::17          359      0.12%     92.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::18          383      0.13%     92.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::19          167      0.06%     92.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::20          145      0.05%     92.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::21          116      0.04%     92.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::22          501      0.17%     92.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::23          168      0.06%     93.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::24          531      0.18%     93.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::25          215      0.07%     93.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::26          230      0.08%     93.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::27          247      0.09%     93.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::28          456      0.16%     93.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::29          328      0.11%     93.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::30          128      0.04%     93.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::31          508      0.18%     93.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::32          461      0.16%     94.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::33          139      0.05%     94.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::34          149      0.05%     94.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::35          179      0.06%     94.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::36          175      0.06%     94.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::37          307      0.11%     94.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::38          142      0.05%     94.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::39          152      0.05%     94.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::40          282      0.10%     94.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::41          444      0.15%     94.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::42          422      0.15%     94.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::43          272      0.09%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::44          174      0.06%     95.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::45          221      0.08%     95.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::46          101      0.03%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::47           94      0.03%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::48           93      0.03%     95.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::49          119      0.04%     95.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::50          179      0.06%     95.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::51          112      0.04%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::52          234      0.08%     95.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::53          180      0.06%     95.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::54           91      0.03%     95.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::55           54      0.02%     95.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::56           69      0.02%     95.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::57           17      0.01%     95.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::58          172      0.06%     95.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::59          107      0.04%     95.72% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::60          161      0.06%     95.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::61          116      0.04%     95.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::62           79      0.03%     95.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::63           17      0.01%     95.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::64           25      0.01%     95.86% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::65           34      0.01%     95.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::66           29      0.01%     95.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::67           51      0.02%     95.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::68           44      0.02%     95.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::69           29      0.01%     95.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::70           19      0.01%     95.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::71           34      0.01%     95.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::72           23      0.01%     95.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::73           31      0.01%     95.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::74           58      0.02%     95.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::75           64      0.02%     96.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::76           66      0.02%     96.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::77            8      0.00%     96.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::78           13      0.00%     96.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::79           13      0.00%     96.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::80           34      0.01%     96.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::81           45      0.02%     96.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::82           34      0.01%     96.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::83           29      0.01%     96.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::84           44      0.02%     96.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::85           87      0.03%     96.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::86           20      0.01%     96.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::87           33      0.01%     96.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::88           24      0.01%     96.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::89           47      0.02%     96.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::90           50      0.02%     96.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::91           64      0.02%     96.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::92           49      0.02%     96.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::93           19      0.01%     96.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::94           13      0.00%     96.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::95           32      0.01%     96.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::96           11      0.00%     96.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::97           14      0.00%     96.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::98           31      0.01%     96.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::99            5      0.00%     96.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::100            5      0.00%     96.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::101           12      0.00%     96.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::102           17      0.01%     96.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::103            7      0.00%     96.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::104           24      0.01%     96.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::105            6      0.00%     96.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::106            2      0.00%     96.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::107            1      0.00%     96.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::108            9      0.00%     96.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::109           17      0.01%     96.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::110           14      0.00%     96.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::111           25      0.01%     96.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::112           12      0.00%     96.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::113           25      0.01%     96.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::114           21      0.01%     96.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::115            9      0.00%     96.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::116           20      0.01%     96.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::117           16      0.01%     96.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::118           28      0.01%     96.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::119           37      0.01%     96.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::120           38      0.01%     96.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::121            5      0.00%     96.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::122            1      0.00%     96.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::123           12      0.00%     96.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::124           17      0.01%     96.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::125           44      0.02%     96.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::126           66      0.02%     96.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::127           10      0.00%     96.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::128           95      0.03%     96.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::129            4      0.00%     96.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::130            7      0.00%     96.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::131            4      0.00%     96.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::132            8      0.00%     96.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::133            2      0.00%     96.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::134            6      0.00%     96.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::135            8      0.00%     96.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::136            4      0.00%     96.49% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::137            3      0.00%     96.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::138            2      0.00%     96.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::139            5      0.00%     96.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::140            9      0.00%     96.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::141            6      0.00%     96.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::142           10      0.00%     96.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::143           10      0.00%     96.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::144            8      0.00%     96.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::145            3      0.00%     96.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::146            0      0.00%     96.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::147            4      0.00%     96.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::148            5      0.00%     96.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%     96.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::150            7      0.00%     96.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::151            7      0.00%     96.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::152            0      0.00%     96.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::153            3      0.00%     96.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%     96.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::155            7      0.00%     96.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::156           10      0.00%     96.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::157            7      0.00%     96.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::158            3      0.00%     96.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::159            5      0.00%     96.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::160            5      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::161            3      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::162            1      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::163            1      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::164            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::165            2      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::166            3      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::167            4      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::168            1      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::171            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::173            2      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::175            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::176            2      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::177            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::179            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::182            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::183            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::184            2      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::188            1      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::189            1      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::190            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::191            1      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::195            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::196            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::199            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::201            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::203            1      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::204            2      0.00%     96.54% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::205            1      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::206            0      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::207            2      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::208            0      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::211            2      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::212            1      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::214            0      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::215            0      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::217            0      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::219            1      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::221            1      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::223            3      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::224            0      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::225            0      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::227            2      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::229            4      0.00%     96.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::230           17      0.01%     96.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::231            1      0.00%     96.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::232          546      0.19%     96.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::233            5      0.00%     96.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::234            4      0.00%     96.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::235          371      0.13%     96.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::236         4565      1.57%     98.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::237            1      0.00%     98.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::238            5      0.00%     98.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::239            5      0.00%     98.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::240           12      0.00%     98.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::241            1      0.00%     98.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%     98.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::243            2      0.00%     98.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::244            2      0.00%     98.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::245            2      0.00%     98.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::246            1      0.00%     98.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::247            1      0.00%     98.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::248            3      0.00%     98.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::249            1      0.00%     98.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::250            7      0.00%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::251            2      0.00%     98.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::252         4427      1.53%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::253            4      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::256           19      0.01%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          256                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_buffer_occupancy_histogram::total       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores6.core.cc_buffer.execute_old_inst_not_finished        16182                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores6.core.cc_buffer.num_fault_insts         2214                       # Number of fault insts executed (Unspecified)
board.processor.cores6.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores6.core.cc_buffer.ooo_stall_signals        34208                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores6.core.cc_buffer.regfile_bandwidth_reached         5020                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores6.core.cc_buffer.regfile_insts_processed       162409                       # Number of insts regfile has processes (Unspecified)
board.processor.cores7.core.cc_buffer.bank_queue_full_block         2692                       # Number of times cc_buffer attempted to send packet to banked cache and it was blocked (Unspecified)
board.processor.cores7.core.cc_buffer.cc_buffer_cycles       290033                       # Number of cc_buffer cycles executed (Unspecified)
board.processor.cores7.core.cc_buffer.decode_bandwidth_stalls         9296                       # Number of cycles decode stalled due to decode buffer bandwidth being reached (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::samples       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::mean     5.587071                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::stdev    22.386858                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::0       259929     89.62%     89.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::1         2212      0.76%     90.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::2         2385      0.82%     91.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::3          563      0.19%     91.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::4         1506      0.52%     91.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::5          587      0.20%     92.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::6          496      0.17%     92.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::7          272      0.09%     92.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::8          508      0.18%     92.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::9          493      0.17%     92.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::10          265      0.09%     92.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::11          395      0.14%     92.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::12           44      0.02%     92.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::13         1098      0.38%     93.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::14          208      0.07%     93.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::15          283      0.10%     93.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::16          371      0.13%     93.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::17          334      0.12%     93.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::18          621      0.21%     93.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::19          351      0.12%     94.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::20           86      0.03%     94.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::21          193      0.07%     94.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::22          224      0.08%     94.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::23          352      0.12%     94.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::24          475      0.16%     94.56% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::25          117      0.04%     94.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::26          124      0.04%     94.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::27           47      0.02%     94.66% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::28          113      0.04%     94.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::29          125      0.04%     94.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::30          127      0.04%     94.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::31           30      0.01%     94.79% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::32          236      0.08%     94.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::33          176      0.06%     94.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::34          104      0.04%     94.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::35           79      0.03%     95.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::36          147      0.05%     95.05% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::37           31      0.01%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::38           40      0.01%     95.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::39          116      0.04%     95.11% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::40          206      0.07%     95.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::41           45      0.02%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::42           44      0.02%     95.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::43           11      0.00%     95.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::44           37      0.01%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::45           39      0.01%     95.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::46           19      0.01%     95.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::47           44      0.02%     95.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::48           35      0.01%     95.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::49           13      0.00%     95.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::50           18      0.01%     95.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::51           11      0.00%     95.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::52           10      0.00%     95.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::53           25      0.01%     95.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::54           21      0.01%     95.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::55           18      0.01%     95.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::56           26      0.01%     95.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::57           24      0.01%     95.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::58            4      0.00%     95.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::59           32      0.01%     95.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::60            2      0.00%     95.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::61           23      0.01%     95.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::62           61      0.02%     95.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::63            6      0.00%     95.38% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::64           22      0.01%     95.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::65            3      0.00%     95.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::66           22      0.01%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::67            1      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::68            0      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::69            1      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::70            2      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::71            3      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::72            1      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::73            1      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::74            0      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::75            0      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::76            2      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::77           11      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::78            2      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::79            0      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::80           17      0.01%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::81            4      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::82           18      0.01%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::83            1      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::84            1      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::85            1      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::86            2      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::87            3      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::88            3      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::89            1      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::90            1      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::91            1      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::92            3      0.00%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::93           10      0.00%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::94            0      0.00%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::95            1      0.00%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::96          137      0.05%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::97            2      0.00%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::98            0      0.00%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::99            1      0.00%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::100            0      0.00%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::101            8      0.00%     95.48% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::102         1257      0.43%     95.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::103          476      0.16%     96.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::104         4660      1.61%     97.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::105            2      0.00%     97.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::106           37      0.01%     97.70% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::107         3242      1.12%     98.82% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::108         1257      0.43%     99.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::109         1875      0.65%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::110            0      0.00%     99.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::111          134      0.05%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::112            9      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::113            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::114            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::115            1      0.00%     99.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::116          134      0.05%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::117            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::118            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::119            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::120            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::121            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::122            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::123            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::124            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::125            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::126            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::127            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::128           16      0.01%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::max_value          128                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_buffer_occupancy_histogram::total       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.decode_execute_full_stalls         6722                       # Number of cycles decode stalled due to execute buffer being full (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::samples       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::mean    12.681778                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::stdev    49.408045                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::underflows            0      0.00%      0.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::0       257027     88.62%     88.62% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::1          746      0.26%     88.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::2         1854      0.64%     89.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::3          349      0.12%     89.64% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::4          610      0.21%     89.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::5          330      0.11%     89.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::6          343      0.12%     90.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::7          136      0.05%     90.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::8          249      0.09%     90.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::9          130      0.04%     90.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::10          379      0.13%     90.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::11          351      0.12%     90.51% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::12          249      0.09%     90.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::13          535      0.18%     90.78% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::14          280      0.10%     90.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::15         1049      0.36%     91.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::16          385      0.13%     91.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::17          364      0.13%     91.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::18          391      0.13%     91.63% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::19          162      0.06%     91.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::20          118      0.04%     91.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::21          105      0.04%     91.76% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::22          467      0.16%     91.92% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::23          194      0.07%     91.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::24          535      0.18%     92.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::25          224      0.08%     92.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::26          267      0.09%     92.34% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::27          224      0.08%     92.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::28          431      0.15%     92.57% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::29          330      0.11%     92.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::30          139      0.05%     92.73% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::31          499      0.17%     92.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::32          452      0.16%     93.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::33          177      0.06%     93.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::34          153      0.05%     93.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::35          211      0.07%     93.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::36          185      0.06%     93.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::37          328      0.11%     93.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::38          131      0.05%     93.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::39          153      0.05%     93.52% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::40          240      0.08%     93.60% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::41          416      0.14%     93.75% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::42          405      0.14%     93.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::43          247      0.09%     93.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::44          186      0.06%     94.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::45          179      0.06%     94.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::46          113      0.04%     94.14% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::47          139      0.05%     94.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::48          118      0.04%     94.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::49          120      0.04%     94.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::50          174      0.06%     94.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::51          111      0.04%     94.37% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::52          221      0.08%     94.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::53          164      0.06%     94.50% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::54           92      0.03%     94.53% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::55           46      0.02%     94.55% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::56          101      0.03%     94.58% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::57           20      0.01%     94.59% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::58          171      0.06%     94.65% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::59           94      0.03%     94.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::60          165      0.06%     94.74% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::61          114      0.04%     94.77% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::62           80      0.03%     94.80% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::63           10      0.00%     94.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::64           26      0.01%     94.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::65           31      0.01%     94.83% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::66           32      0.01%     94.84% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::67           46      0.02%     94.85% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::68           43      0.01%     94.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::69           18      0.01%     94.87% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::70           14      0.00%     94.88% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::71           45      0.02%     94.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::72           15      0.01%     94.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::73           37      0.01%     94.91% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::74           57      0.02%     94.93% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::75           59      0.02%     94.95% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::76           36      0.01%     94.96% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::77           13      0.00%     94.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::78           16      0.01%     94.97% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::79           10      0.00%     94.98% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::80           36      0.01%     94.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::81           34      0.01%     95.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::82           42      0.01%     95.02% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::83           27      0.01%     95.03% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::84           29      0.01%     95.04% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::85           61      0.02%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::86           19      0.01%     95.06% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::87           53      0.02%     95.08% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::88           14      0.00%     95.09% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::89           40      0.01%     95.10% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::90           52      0.02%     95.12% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::91           48      0.02%     95.13% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::92           38      0.01%     95.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::93            6      0.00%     95.15% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::94           16      0.01%     95.16% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::95           37      0.01%     95.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::96           17      0.01%     95.17% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::97           13      0.00%     95.18% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::98           32      0.01%     95.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::99           11      0.00%     95.19% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::100            7      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::101           11      0.00%     95.20% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::102           23      0.01%     95.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::103           19      0.01%     95.21% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::104           18      0.01%     95.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::105            5      0.00%     95.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::106            3      0.00%     95.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::107            4      0.00%     95.22% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::108            5      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::109            9      0.00%     95.23% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::110           21      0.01%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::111           24      0.01%     95.24% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::112           13      0.00%     95.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::113           16      0.01%     95.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::114           24      0.01%     95.26% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::115           17      0.01%     95.27% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::116           22      0.01%     95.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::117            7      0.00%     95.28% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::118           27      0.01%     95.29% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::119           24      0.01%     95.30% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::120           32      0.01%     95.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::121           10      0.00%     95.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::122            0      0.00%     95.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::123            5      0.00%     95.31% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::124            8      0.00%     95.32% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::125           43      0.01%     95.33% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::126           72      0.02%     95.35% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::127            8      0.00%     95.36% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::128          102      0.04%     95.39% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::129           14      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::130            6      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::131            3      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::132            1      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::133            1      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::134            5      0.00%     95.40% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::135            6      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::136           12      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::137            4      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::138            1      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::139            2      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::140            1      0.00%     95.41% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::141           10      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::142           18      0.01%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::143            6      0.00%     95.42% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::144           10      0.00%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::145            4      0.00%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::146            4      0.00%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::147            1      0.00%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::148            1      0.00%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::149            0      0.00%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::150            3      0.00%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::151            7      0.00%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::152            1      0.00%     95.43% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::153            6      0.00%     95.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::154            0      0.00%     95.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::155            2      0.00%     95.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::156            2      0.00%     95.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::157           16      0.01%     95.44% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::158            7      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::159            3      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::160            2      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::161            2      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::162            1      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::163            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::164            2      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::165            1      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::166            1      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::167            1      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::168            1      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::169            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::170            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::171            2      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::172            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::173            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::174            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::175            1      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::176            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::177            2      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::178            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::179            2      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::180            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::181            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::182            2      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::183            1      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::184            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::185            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::186            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::187            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::188            2      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::189            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::190            1      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::191            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::192            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::193            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::194            0      0.00%     95.45% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::195            4      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::196            2      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::197            0      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::198            0      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::199            2      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::200            0      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::201            1      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::202            0      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::203            3      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::204            0      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::205            0      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::206            2      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::207            1      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::208            1      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::209            0      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::210            0      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::211            2      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::212            2      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::213            0      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::214            3      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::215            2      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::216            0      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::217            2      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::218            0      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::219            1      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::220            0      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::221            0      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::222            0      0.00%     95.46% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::223            2      0.00%     95.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::224            3      0.00%     95.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::225            1      0.00%     95.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::226            0      0.00%     95.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::227            1      0.00%     95.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::228            0      0.00%     95.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::229            9      0.00%     95.47% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::230         1257      0.43%     95.90% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::231          476      0.16%     96.07% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::232         4671      1.61%     97.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::233            2      0.00%     97.68% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::234           37      0.01%     97.69% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::235         3247      1.12%     98.81% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::236         1259      0.43%     99.25% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::237         1879      0.65%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::238            0      0.00%     99.89% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::239          137      0.05%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::240            9      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::241            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::242            0      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::243            1      0.00%     99.94% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::244          138      0.05%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::245            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::246            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::247            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::248            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::249            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::250            3      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::251            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::252            2      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::253            1      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::254            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::255            0      0.00%     99.99% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::256           16      0.01%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::overflows            0      0.00%    100.00% # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::min_value            0                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::max_value          256                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_buffer_occupancy_histogram::total       290033                       # Distribution of decode buffer occupancy (Unspecified)
board.processor.cores7.core.cc_buffer.execute_old_inst_not_finished        14595                       # Number of times execute buffer paused due to oldest insts not being finished executing (Unspecified)
board.processor.cores7.core.cc_buffer.num_fault_insts         2183                       # Number of fault insts executed (Unspecified)
board.processor.cores7.core.cc_buffer.num_unknown_insts            0                       # Number of unknown insts executed (Unspecified)
board.processor.cores7.core.cc_buffer.ooo_stall_signals        36483                       # Number of cycles stalled due to buffer (Unspecified)
board.processor.cores7.core.cc_buffer.regfile_bandwidth_reached         8642                       # Number of times execute buffer paused due to bandwidth reached (Unspecified)
board.processor.cores7.core.cc_buffer.regfile_insts_processed       240363                       # Number of insts regfile has processes (Unspecified)

---------- End Simulation Statistics   ----------
