-- Testbench for Half Adder (Behavioral Model)
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Half_Adder_tb is
-- Testbench has no ports
end Half_Adder_tb;

architecture Behavioral of Half_Adder_tb is

    -- Component Declaration of the Unit Under Test (UUT)
    component Half_Adder
        Port (
            A : in  STD_LOGIC;
            B : in  STD_LOGIC;
            SUM : out  STD_LOGIC;
            CARRY : out  STD_LOGIC
        );
    end component;

    -- Signals to connect to UUT
    signal A_tb : STD_LOGIC := '0';
    signal B_tb : STD_LOGIC := '0';
    signal SUM_tb : STD_LOGIC;
    signal CARRY_tb : STD_LOGIC;

begin

    -- Instantiate the Unit Under Test (UUT)
    UUT: Half_Adder
        Port map (
            A => A_tb,
            B => B_tb,
            SUM => SUM_tb,
            CARRY => CARRY_tb
        );

    -- Stimulus process
    stim_proc: process
    begin
        -- Test case 1
        A_tb <= '0'; B_tb <= '0';
        wait for 10 ns;

        -- Test case 2
        A_tb <= '0'; B_tb <= '1';
        wait for 10 ns;

        -- Test case 3
        A_tb <= '1'; B_tb <= '0';
        wait for 10 ns;

        -- Test case 4
        A_tb <= '1'; B_tb <= '1';
        wait for 10 ns;

        -- Stop simulation
        wait;
    end process;

end Behavioral;
