# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 10.srcs/sources_1/imports/new/ALU.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/BitShifter.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/Bitshiftleft.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/Bitshiftright.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/CMP.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/Combiner.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/DFF.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/sources_1/new/Dec_2_to_4.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/sources_1/new/Dec_3_to_8.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/Divider.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/Inverter.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUX_1_to_2.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/MUX_2_8.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/MUX_2_WAY_4bit.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUX_2_way_4_bit.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/MUX_2_way_8bit.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/MUX_4_8.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/MUX_8_8.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/Multiplier.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd" \
"../../../../Lab 10.srcs/sources_1/new/NanoProcessor.vhd" \
"../../../../Lab 10.srcs/sources_1/new/NanoProcessorLower.vhd" \
"../../../../Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/sources_1/new/Out_unit.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/PROM.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/Power.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/Prog_counter.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/RCA.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd" \
"../../../../Lab 10.srcs/sources_1/new/RCA_4.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/RCA_8bit.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/sources_1/new/Reset.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/Reseter.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/TWISTER.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/signed_divider.vhd" \
"../../../../Lab 10.srcs/sources_1/imports/new/validator.vhd" \
"../../../../Lab 10.srcs/sim_1/new/TB_Nano.vhd" \

# Do not sort compile order
nosort
