<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: XMC_USIC_CH Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structXMC__USIC__CH.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">XMC_USIC_CH Struct Reference<div class="ingroups"><a class="el" href="group__XMClib.html">XMC Peripheral Library</a> &raquo; <a class="el" href="group__USIC.html">USIC</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a1e12f98da981dc98db86102268323cfc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#a1e12f98da981dc98db86102268323cfc">RESERVED0</a></td></tr>
<tr class="separator:a1e12f98da981dc98db86102268323cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbeb927abee860b5d9de9a3724397f30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#afbeb927abee860b5d9de9a3724397f30">CCFG</a></td></tr>
<tr class="separator:afbeb927abee860b5d9de9a3724397f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e875a4afa3b3086c13b5a41dda6502d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#a8e875a4afa3b3086c13b5a41dda6502d">RESERVED1</a></td></tr>
<tr class="separator:a8e875a4afa3b3086c13b5a41dda6502d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74dc94e4d27fbb84dd33f782069f9b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#ac74dc94e4d27fbb84dd33f782069f9b8">KSCFG</a></td></tr>
<tr class="separator:ac74dc94e4d27fbb84dd33f782069f9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a846c03458ffeb003425751b527da98a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#a846c03458ffeb003425751b527da98a9">FDR</a></td></tr>
<tr class="separator:a846c03458ffeb003425751b527da98a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac24a3d149d1658f5a3d075e6e99a776c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#ac24a3d149d1658f5a3d075e6e99a776c">BRG</a></td></tr>
<tr class="separator:ac24a3d149d1658f5a3d075e6e99a776c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7603f163c676976523885317d3a92b60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#a7603f163c676976523885317d3a92b60">INPR</a></td></tr>
<tr class="separator:a7603f163c676976523885317d3a92b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a75789a0d6f9752730565f3ca91dab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#a42a75789a0d6f9752730565f3ca91dab">DXCR</a> [6]</td></tr>
<tr class="separator:a42a75789a0d6f9752730565f3ca91dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ca9662d3c3c3b5c87f18318490f241"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#ac0ca9662d3c3c3b5c87f18318490f241">SCTR</a></td></tr>
<tr class="separator:ac0ca9662d3c3c3b5c87f18318490f241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed91bdd9eb261f45073545a110361ed9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#aed91bdd9eb261f45073545a110361ed9">TCSR</a></td></tr>
<tr class="separator:aed91bdd9eb261f45073545a110361ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58147fa530676f52410b8be14fe407c2"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a3853828ded8010f9d7618492cec98806"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structXMC__USIC__CH.html#ae69e2e881ef63d2f0d84e651dc674c41">PCR_IICMode</a></td></tr>
<tr class="separator:a3853828ded8010f9d7618492cec98806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae58e055326a09336a2d64dc1b8739010"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structXMC__USIC__CH.html#ae8dea81033cb91c14d0a233238f62356">PCR_IISMode</a></td></tr>
<tr class="separator:ae58e055326a09336a2d64dc1b8739010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab17b424de397870588df865d68a8cb12"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structXMC__USIC__CH.html#abdbc80cfff161570e3283e0588346943">PCR_SSCMode</a></td></tr>
<tr class="separator:ab17b424de397870588df865d68a8cb12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b04a93cae7f9091dcf200ff0e4d0e9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structXMC__USIC__CH.html#a756f5422ef36e8cfc119889c748fbb3f">PCR</a></td></tr>
<tr class="separator:a44b04a93cae7f9091dcf200ff0e4d0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af509776acd0d998d957927a4e1833742"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structXMC__USIC__CH.html#a7380685f38cbbc82786aaa2415b0331b">PCR_ASCMode</a></td></tr>
<tr class="separator:af509776acd0d998d957927a4e1833742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58147fa530676f52410b8be14fe407c2"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a58147fa530676f52410b8be14fe407c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff38b4f4a85e60c7b1685672e90e3cb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#aff38b4f4a85e60c7b1685672e90e3cb3">CCR</a></td></tr>
<tr class="separator:aff38b4f4a85e60c7b1685672e90e3cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52de05a7801e4ca48fca61f59c58c0f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#a52de05a7801e4ca48fca61f59c58c0f8">CMTR</a></td></tr>
<tr class="separator:a52de05a7801e4ca48fca61f59c58c0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a160d5a59d49ac4cbfd55cdf808a0d0ca"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7dc4ba96dbcd249b62ef7698e0f4d365"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structXMC__USIC__CH.html#a30af495cab43bdf1e2d78f75cb562f6f">PSR_IICMode</a></td></tr>
<tr class="separator:a7dc4ba96dbcd249b62ef7698e0f4d365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b01e13cd33ea46065cd615797a6e9a7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structXMC__USIC__CH.html#a683aa709802608b8fbf0ae5c46bbbc57">PSR_IISMode</a></td></tr>
<tr class="separator:a2b01e13cd33ea46065cd615797a6e9a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e28ee7e81347b4dbe7c4705a189171f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structXMC__USIC__CH.html#a636e3db3e7fc2504bf2c681b225ecf30">PSR_SSCMode</a></td></tr>
<tr class="separator:a7e28ee7e81347b4dbe7c4705a189171f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef8787f20c1ee49d0a855d26b8244b0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structXMC__USIC__CH.html#a8297fadc65710347c4c91d8bac8a5890">PSR</a></td></tr>
<tr class="separator:aeef8787f20c1ee49d0a855d26b8244b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c06eff952fe763bf871c5cfd3524783"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="structXMC__USIC__CH.html#a263548090ecdaea04baffa641314961f">PSR_ASCMode</a></td></tr>
<tr class="separator:a4c06eff952fe763bf871c5cfd3524783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a160d5a59d49ac4cbfd55cdf808a0d0ca"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a160d5a59d49ac4cbfd55cdf808a0d0ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e264c5b741951152b3da8cb7895361"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#a87e264c5b741951152b3da8cb7895361">PSCR</a></td></tr>
<tr class="separator:a87e264c5b741951152b3da8cb7895361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75eed69ee85bb4eac9c5126ca06e5b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#aa75eed69ee85bb4eac9c5126ca06e5b0">RBUFSR</a></td></tr>
<tr class="separator:aa75eed69ee85bb4eac9c5126ca06e5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a4d847366f4f152785e71ef76af3e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#a25a4d847366f4f152785e71ef76af3e9">RBUF</a></td></tr>
<tr class="separator:a25a4d847366f4f152785e71ef76af3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a816ebbd45f0e51c58c34f5835bf16ee1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#a816ebbd45f0e51c58c34f5835bf16ee1">RBUFD</a></td></tr>
<tr class="separator:a816ebbd45f0e51c58c34f5835bf16ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd3a3a673219ec5da172b8a8a5f1adc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#afd3a3a673219ec5da172b8a8a5f1adc0">RBUF0</a></td></tr>
<tr class="separator:afd3a3a673219ec5da172b8a8a5f1adc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb9415c9ab1015096a22963e43a7a16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#abdb9415c9ab1015096a22963e43a7a16">RBUF1</a></td></tr>
<tr class="separator:abdb9415c9ab1015096a22963e43a7a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa755e42f206e6aec18bdf212881ab672"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#aa755e42f206e6aec18bdf212881ab672">RBUF01SR</a></td></tr>
<tr class="separator:aa755e42f206e6aec18bdf212881ab672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02f9c59f5463bf198029d3a83f081b98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#a02f9c59f5463bf198029d3a83f081b98">FMR</a></td></tr>
<tr class="separator:a02f9c59f5463bf198029d3a83f081b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abefbb24d6a71a045eb44fb91194fb645"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#abefbb24d6a71a045eb44fb91194fb645">RESERVED2</a> [5]</td></tr>
<tr class="separator:abefbb24d6a71a045eb44fb91194fb645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f39e470b5c1da9e71b14cfb79aeb5ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#a5f39e470b5c1da9e71b14cfb79aeb5ba">TBUF</a> [32]</td></tr>
<tr class="separator:a5f39e470b5c1da9e71b14cfb79aeb5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a069f33c158dacd47483e00258186fc94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#a069f33c158dacd47483e00258186fc94">BYP</a></td></tr>
<tr class="separator:a069f33c158dacd47483e00258186fc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1dfbd7232bb227594d30bd53dba3c64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#ab1dfbd7232bb227594d30bd53dba3c64">BYPCR</a></td></tr>
<tr class="separator:ab1dfbd7232bb227594d30bd53dba3c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab448d1338e17e82a62e4967c7af48239"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#ab448d1338e17e82a62e4967c7af48239">TBCTR</a></td></tr>
<tr class="separator:ab448d1338e17e82a62e4967c7af48239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d2a1ec3a324c33d43d458521569ec8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#af0d2a1ec3a324c33d43d458521569ec8">RBCTR</a></td></tr>
<tr class="separator:af0d2a1ec3a324c33d43d458521569ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab47e07f1fd3be4d9494795fe6ee5c8c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#ab47e07f1fd3be4d9494795fe6ee5c8c0">TRBPTR</a></td></tr>
<tr class="separator:ab47e07f1fd3be4d9494795fe6ee5c8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a598626dad52688979638d22e37be7ed0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#a598626dad52688979638d22e37be7ed0">TRBSR</a></td></tr>
<tr class="separator:a598626dad52688979638d22e37be7ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5bee7215e8854f822e89cae55052ef4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#ae5bee7215e8854f822e89cae55052ef4">TRBSCR</a></td></tr>
<tr class="separator:ae5bee7215e8854f822e89cae55052ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71624f3479ea926bdc85385ff1d23a80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#a71624f3479ea926bdc85385ff1d23a80">OUTR</a></td></tr>
<tr class="separator:a71624f3479ea926bdc85385ff1d23a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3a941cacc04c7849cff7770b80e582"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#aeb3a941cacc04c7849cff7770b80e582">OUTDR</a></td></tr>
<tr class="separator:aeb3a941cacc04c7849cff7770b80e582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c692f675f68f5ba3a1f431b60513b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#af6c692f675f68f5ba3a1f431b60513b8">RESERVED3</a> [23]</td></tr>
<tr class="separator:af6c692f675f68f5ba3a1f431b60513b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c27f1c3562104bf69a690cf90622188"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXMC__USIC__CH.html#a5c27f1c3562104bf69a690cf90622188">IN</a> [32]</td></tr>
<tr class="separator:a5c27f1c3562104bf69a690cf90622188"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>USIC channel structure.<br  />
 The members of the structure are same as in the device header file, except for some registers. DX0CR, DX1CR, DX2CR, DX3CR, DX4CR and DX5CR are replaced with the array DXCR[6]. TBUF0 to TBUF31 are replaced with TBUF[32]. IN0 to IN31 are replaced with IN[32]. </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00484">484</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a58147fa530676f52410b8be14fe407c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58147fa530676f52410b8be14fe407c2">&#9670;&nbsp;</a></span>@1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a160d5a59d49ac4cbfd55cdf808a0d0ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a160d5a59d49ac4cbfd55cdf808a0d0ca">&#9670;&nbsp;</a></span>@3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac24a3d149d1658f5a3d075e6e99a776c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac24a3d149d1658f5a3d075e6e99a776c">&#9670;&nbsp;</a></span>BRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::BRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate generator register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00491">491</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a069f33c158dacd47483e00258186fc94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a069f33c158dacd47483e00258186fc94">&#9670;&nbsp;</a></span>BYP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::BYP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO bypass register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00524">524</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="ab1dfbd7232bb227594d30bd53dba3c64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1dfbd7232bb227594d30bd53dba3c64">&#9670;&nbsp;</a></span>BYPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::BYPCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FIFO bypass control register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00525">525</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="afbeb927abee860b5d9de9a3724397f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbeb927abee860b5d9de9a3724397f30">&#9670;&nbsp;</a></span>CCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t XMC_USIC_CH::CCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel configuration register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00487">487</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="aff38b4f4a85e60c7b1685672e90e3cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff38b4f4a85e60c7b1685672e90e3cb3">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel control register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00504">504</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a52de05a7801e4ca48fca61f59c58c0f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52de05a7801e4ca48fca61f59c58c0f8">&#9670;&nbsp;</a></span>CMTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::CMTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Capture mode timer register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00505">505</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a42a75789a0d6f9752730565f3ca91dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a75789a0d6f9752730565f3ca91dab">&#9670;&nbsp;</a></span>DXCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::DXCR[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Input control registers DX0 to DX5. </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00493">493</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a846c03458ffeb003425751b527da98a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a846c03458ffeb003425751b527da98a9">&#9670;&nbsp;</a></span>FDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::FDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Fractional divider configuration register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00490">490</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a02f9c59f5463bf198029d3a83f081b98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02f9c59f5463bf198029d3a83f081b98">&#9670;&nbsp;</a></span>FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t XMC_USIC_CH::FMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flag modification register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00521">521</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a5c27f1c3562104bf69a690cf90622188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c27f1c3562104bf69a690cf90622188">&#9670;&nbsp;</a></span>IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t XMC_USIC_CH::IN[32]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO input register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00534">534</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a7603f163c676976523885317d3a92b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7603f163c676976523885317d3a92b60">&#9670;&nbsp;</a></span>INPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::INPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt node pointer register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00492">492</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="ac74dc94e4d27fbb84dd33f782069f9b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac74dc94e4d27fbb84dd33f782069f9b8">&#9670;&nbsp;</a></span>KSCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::KSCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Kernel state configuration register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00489">489</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="aeb3a941cacc04c7849cff7770b80e582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3a941cacc04c7849cff7770b80e582">&#9670;&nbsp;</a></span>OUTDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t XMC_USIC_CH::OUTDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO debug output register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00532">532</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a71624f3479ea926bdc85385ff1d23a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71624f3479ea926bdc85385ff1d23a80">&#9670;&nbsp;</a></span>OUTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t XMC_USIC_CH::OUTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO output register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00531">531</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a756f5422ef36e8cfc119889c748fbb3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a756f5422ef36e8cfc119889c748fbb3f">&#9670;&nbsp;</a></span>PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::PCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Protocol configuration register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00501">501</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a7380685f38cbbc82786aaa2415b0331b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7380685f38cbbc82786aaa2415b0331b">&#9670;&nbsp;</a></span>PCR_ASCMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::PCR_ASCMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="structUART.html" title="Handler structure with pointers to dynamic and static parameters.">UART</a> protocol configuration register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00502">502</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="ae69e2e881ef63d2f0d84e651dc674c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae69e2e881ef63d2f0d84e651dc674c41">&#9670;&nbsp;</a></span>PCR_IICMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::PCR_IICMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C protocol configuration register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00498">498</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="ae8dea81033cb91c14d0a233238f62356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8dea81033cb91c14d0a233238f62356">&#9670;&nbsp;</a></span>PCR_IISMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::PCR_IISMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S protocol configuration register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00499">499</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="abdbc80cfff161570e3283e0588346943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdbc80cfff161570e3283e0588346943">&#9670;&nbsp;</a></span>PCR_SSCMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::PCR_SSCMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI protocol configuration register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00500">500</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a87e264c5b741951152b3da8cb7895361"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87e264c5b741951152b3da8cb7895361">&#9670;&nbsp;</a></span>PSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t XMC_USIC_CH::PSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Protocol status clear register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00514">514</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a8297fadc65710347c4c91d8bac8a5890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8297fadc65710347c4c91d8bac8a5890">&#9670;&nbsp;</a></span>PSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::PSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Protocol status register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00511">511</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a263548090ecdaea04baffa641314961f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a263548090ecdaea04baffa641314961f">&#9670;&nbsp;</a></span>PSR_ASCMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::PSR_ASCMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="el" href="structUART.html" title="Handler structure with pointers to dynamic and static parameters.">UART</a> protocol status register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00512">512</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a30af495cab43bdf1e2d78f75cb562f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30af495cab43bdf1e2d78f75cb562f6f">&#9670;&nbsp;</a></span>PSR_IICMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::PSR_IICMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2C protocol status register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00508">508</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a683aa709802608b8fbf0ae5c46bbbc57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a683aa709802608b8fbf0ae5c46bbbc57">&#9670;&nbsp;</a></span>PSR_IISMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::PSR_IISMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>I2S protocol status register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00509">509</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a636e3db3e7fc2504bf2c681b225ecf30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a636e3db3e7fc2504bf2c681b225ecf30">&#9670;&nbsp;</a></span>PSR_SSCMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::PSR_SSCMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI protocol status register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00510">510</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="af0d2a1ec3a324c33d43d458521569ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0d2a1ec3a324c33d43d458521569ec8">&#9670;&nbsp;</a></span>RBCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::RBCTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO control register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00527">527</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a25a4d847366f4f152785e71ef76af3e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25a4d847366f4f152785e71ef76af3e9">&#9670;&nbsp;</a></span>RBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t XMC_USIC_CH::RBUF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive buffer register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00516">516</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="afd3a3a673219ec5da172b8a8a5f1adc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd3a3a673219ec5da172b8a8a5f1adc0">&#9670;&nbsp;</a></span>RBUF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t XMC_USIC_CH::RBUF0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive buffer 0 </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00518">518</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="aa755e42f206e6aec18bdf212881ab672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa755e42f206e6aec18bdf212881ab672">&#9670;&nbsp;</a></span>RBUF01SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t XMC_USIC_CH::RBUF01SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive buffer status register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00520">520</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="abdb9415c9ab1015096a22963e43a7a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdb9415c9ab1015096a22963e43a7a16">&#9670;&nbsp;</a></span>RBUF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t XMC_USIC_CH::RBUF1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive buffer 1 </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00519">519</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a816ebbd45f0e51c58c34f5835bf16ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a816ebbd45f0e51c58c34f5835bf16ee1">&#9670;&nbsp;</a></span>RBUFD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t XMC_USIC_CH::RBUFD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Debug mode receive buffer register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00517">517</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="aa75eed69ee85bb4eac9c5126ca06e5b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa75eed69ee85bb4eac9c5126ca06e5b0">&#9670;&nbsp;</a></span>RBUFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t XMC_USIC_CH::RBUFSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive buffer status register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00515">515</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a1e12f98da981dc98db86102268323cfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e12f98da981dc98db86102268323cfc">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t XMC_USIC_CH::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00486">486</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a8e875a4afa3b3086c13b5a41dda6502d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e875a4afa3b3086c13b5a41dda6502d">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t XMC_USIC_CH::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00488">488</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="abefbb24d6a71a045eb44fb91194fb645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abefbb24d6a71a045eb44fb91194fb645">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t XMC_USIC_CH::RESERVED2[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00522">522</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="af6c692f675f68f5ba3a1f431b60513b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6c692f675f68f5ba3a1f431b60513b8">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t XMC_USIC_CH::RESERVED3[23]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00533">533</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="ac0ca9662d3c3c3b5c87f18318490f241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ca9662d3c3c3b5c87f18318490f241">&#9670;&nbsp;</a></span>SCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::SCTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift control register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00494">494</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="ab448d1338e17e82a62e4967c7af48239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab448d1338e17e82a62e4967c7af48239">&#9670;&nbsp;</a></span>TBCTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::TBCTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO control register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00526">526</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a5f39e470b5c1da9e71b14cfb79aeb5ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f39e470b5c1da9e71b14cfb79aeb5ba">&#9670;&nbsp;</a></span>TBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::TBUF[32]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tranmsit buffer registers </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00523">523</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="aed91bdd9eb261f45073545a110361ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed91bdd9eb261f45073545a110361ed9">&#9670;&nbsp;</a></span>TCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::TCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00495">495</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="ab47e07f1fd3be4d9494795fe6ee5c8c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab47e07f1fd3be4d9494795fe6ee5c8c0">&#9670;&nbsp;</a></span>TRBPTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t XMC_USIC_CH::TRBPTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit/recive buffer pointer register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00528">528</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="ae5bee7215e8854f822e89cae55052ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5bee7215e8854f822e89cae55052ef4">&#9670;&nbsp;</a></span>TRBSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t XMC_USIC_CH::TRBSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit/receive buffer status clear register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00530">530</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
<a id="a598626dad52688979638d22e37be7ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a598626dad52688979638d22e37be7ed0">&#9670;&nbsp;</a></span>TRBSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XMC_USIC_CH::TRBSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit/receive buffer status register </p>

<p class="definition">Definition at line <a class="el" href="xmc__usic_8h_source.html#l00529">529</a> of file <a class="el" href="xmc__usic_8h_source.html">xmc_usic.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
