Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a05416dc8260416f905c8dcc3914d238 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.memoryBuffer
Compiling module xil_defaultlib.design_1_memoryBuffer_0_0
Compiling module xil_defaultlib.design_1_memoryBuffer_1_0
Compiling module xil_defaultlib.design_1_memoryBuffer_2_0
Compiling module xil_defaultlib.design_1_memoryBuffer_3_0
Compiling module xil_defaultlib.design_1_memoryBuffer_4_0
Compiling module xil_defaultlib.poartaXOR
Compiling module xil_defaultlib.design_1_poartaXOR_0_0
Compiling module xil_defaultlib.design_1_poartaXOR_1_0
Compiling module xil_defaultlib.design_1_poartaXOR_2_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
