#

def get_bits(data, nbits):
    for bit in range(nbits):
        yield (data >> (nbits - bit - 1)) & 1

class DDSChecker:
    @staticmethod
    async def idle(sim, port, n=10):
        for _ in range(n):
            assert sim.get(port.addr.o) == 0
            assert sim.get(port.data.oe) == (1 << 16) - 1
            assert sim.get(port.data.o) == 0
            assert sim.get(port.ctrl.o) == 0b011
            assert sim.get(port.fud.o) == 0
            assert sim.get(port.cs.o) == (1 << 11) - 1
            await sim.tick()

    @staticmethod
    async def set1(sim, csr, port, *, id, addr1, data1):
        t_adsu = sim.get(csr.dds_write_adsu) + 1
        t_wrlow = sim.get(csr.dds_write_wrlow) + 1
        t_adhd = sim.get(csr.dds_write_adhd) + 1
        t_fuddl = sim.get(csr.dds_write_fuddl) + 1
        t_fudhd = sim.get(csr.dds_write_fudhd) + 1

        cs = ((1 << 11) - 1) ^ (1 << id)

        for _ in range(t_adsu):
            assert sim.get(port.addr.o) == addr1
            assert sim.get(port.data.oe) == (1 << 16) - 1
            assert sim.get(port.data.o) == data1
            assert sim.get(port.ctrl.o) == 0b011
            assert sim.get(port.fud.o) == 0
            assert sim.get(port.cs.o) == cs
            await sim.tick()

        for _ in range(t_wrlow):
            assert sim.get(port.addr.o) == addr1
            assert sim.get(port.data.oe) == (1 << 16) - 1
            assert sim.get(port.data.o) == data1
            assert sim.get(port.ctrl.o) == 0b010
            assert sim.get(port.fud.o) == 0
            assert sim.get(port.cs.o) == cs
            await sim.tick()

        for _ in range(t_fuddl):
            assert sim.get(port.addr.o) == addr1
            assert sim.get(port.data.oe) == (1 << 16) - 1
            assert sim.get(port.data.o) == data1
            assert sim.get(port.ctrl.o) == 0b011
            assert sim.get(port.fud.o) == 0
            assert sim.get(port.cs.o) == cs
            await sim.tick()

        for _ in range(t_fudhd):
            assert sim.get(port.addr.o) == addr1
            assert sim.get(port.data.oe) == (1 << 16) - 1
            assert sim.get(port.data.o) == data1
            assert sim.get(port.ctrl.o) == 0b011
            assert sim.get(port.fud.o) == 1
            assert sim.get(port.cs.o) == cs
            await sim.tick()

    @staticmethod
    async def set2(sim, csr, port, *, id, addr1, data1, addr2, data2):
        t_adsu = sim.get(csr.dds_write_adsu) + 1
        t_wrlow = sim.get(csr.dds_write_wrlow) + 1
        t_adhd = sim.get(csr.dds_write_adhd) + 1
        t_fuddl = sim.get(csr.dds_write_fuddl) + 1
        t_fudhd = sim.get(csr.dds_write_fudhd) + 1

        cs = ((1 << 11) - 1) ^ (1 << id)

        for _ in range(t_adsu):
            assert sim.get(port.addr.o) == addr1
            assert sim.get(port.data.oe) == (1 << 16) - 1
            assert sim.get(port.data.o) == data1
            assert sim.get(port.ctrl.o) == 0b011
            assert sim.get(port.fud.o) == 0
            assert sim.get(port.cs.o) == cs
            await sim.tick()

        for _ in range(t_wrlow):
            assert sim.get(port.addr.o) == addr1
            assert sim.get(port.data.oe) == (1 << 16) - 1
            assert sim.get(port.data.o) == data1
            assert sim.get(port.ctrl.o) == 0b010
            assert sim.get(port.fud.o) == 0
            assert sim.get(port.cs.o) == cs
            await sim.tick()

        for _ in range(t_adhd):
            assert sim.get(port.addr.o) == addr1
            assert sim.get(port.data.oe) == (1 << 16) - 1
            assert sim.get(port.data.o) == data1
            assert sim.get(port.ctrl.o) == 0b011
            assert sim.get(port.fud.o) == 0
            assert sim.get(port.cs.o) == cs
            await sim.tick()

        for _ in range(t_adsu):
            assert sim.get(port.addr.o) == addr2
            assert sim.get(port.data.oe) == (1 << 16) - 1
            assert sim.get(port.data.o) == data2
            assert sim.get(port.ctrl.o) == 0b011
            assert sim.get(port.fud.o) == 0
            assert sim.get(port.cs.o) == cs
            await sim.tick()

        for _ in range(t_wrlow):
            assert sim.get(port.addr.o) == addr2
            assert sim.get(port.data.oe) == (1 << 16) - 1
            assert sim.get(port.data.o) == data2
            assert sim.get(port.ctrl.o) == 0b010
            assert sim.get(port.fud.o) == 0
            assert sim.get(port.cs.o) == cs
            await sim.tick()

        for _ in range(t_fuddl):
            assert sim.get(port.addr.o) == addr2
            assert sim.get(port.data.oe) == (1 << 16) - 1
            assert sim.get(port.data.o) == data2
            assert sim.get(port.ctrl.o) == 0b011
            assert sim.get(port.fud.o) == 0
            assert sim.get(port.cs.o) == cs
            await sim.tick()

        for _ in range(t_fudhd):
            assert sim.get(port.addr.o) == addr2
            assert sim.get(port.data.oe) == (1 << 16) - 1
            assert sim.get(port.data.o) == data2
            assert sim.get(port.ctrl.o) == 0b011
            assert sim.get(port.fud.o) == 1
            assert sim.get(port.cs.o) == cs
            await sim.tick()

    @staticmethod
    async def reset(sim, csr, port, *, id):
        rshd = sim.get(csr.dds_reset_rshd)

        cs = ((1 << 11) - 1) ^ (1 << id)

        for _ in range(rshd + 1):
            assert sim.get(port.addr.o) == 0
            assert sim.get(port.data.oe) == (1 << 16) - 1
            assert sim.get(port.data.o) == 0
            assert sim.get(port.ctrl.o) == 0b111
            assert sim.get(port.fud.o) == 0
            assert sim.get(port.cs.o) == cs
            await sim.tick()

    @staticmethod
    async def get1(sim, csr, port, *, id, addr, data):
        asu = sim.get(csr.dds_read_asu)
        rdhoz = sim.get(csr.dds_read_rdhoz)

        cs = ((1 << 11) - 1) ^ (1 << id)

        sim.set(port.data.i, data)

        for _ in range(asu + 1):
            assert sim.get(port.addr.o) == addr
            assert sim.get(port.data.oe) == 0
            assert sim.get(port.data.o) == 0
            assert sim.get(port.ctrl.o) == 0b001
            assert sim.get(port.fud.o) == 0
            assert sim.get(port.cs.o) == cs
            await sim.tick()

        for _ in range(rdhoz + 1):
            assert sim.get(port.addr.o) == 0
            assert sim.get(port.data.oe) == 0
            assert sim.get(port.data.o) == 0
            assert sim.get(port.ctrl.o) == 0b011
            assert sim.get(port.fud.o) == 0
            assert sim.get(port.cs.o) == cs
            await sim.tick()

    @staticmethod
    async def get2(sim, csr, port, *, id, addr, data):
        asu = sim.get(csr.dds_read_asu)
        rdl = sim.get(csr.dds_read_rdl)
        rdhoz = sim.get(csr.dds_read_rdhoz)

        cs = ((1 << 11) - 1) ^ (1 << id)

        sim.set(port.data.i, data >> 16)

        for _ in range(asu + 1):
            assert sim.get(port.addr.o) == addr + 2
            assert sim.get(port.data.oe) == 0
            assert sim.get(port.data.o) == 0
            assert sim.get(port.ctrl.o) == 0b001
            assert sim.get(port.fud.o) == 0
            assert sim.get(port.cs.o) == cs
            await sim.tick()

        if rdl != 0:
            for _ in range(rdl + 1):
                assert sim.get(port.addr.o) == addr
                assert sim.get(port.data.oe) == 0
                assert sim.get(port.data.o) == 0
                assert sim.get(port.ctrl.o) == 0b011
                assert sim.get(port.fud.o) == 0
                assert sim.get(port.cs.o) == cs
                await sim.tick()

        sim.set(port.data.i, data & 0xffff)

        for _ in range(asu + 1):
            assert sim.get(port.addr.o) == addr
            assert sim.get(port.data.oe) == 0
            assert sim.get(port.data.o) == 0
            assert sim.get(port.ctrl.o) == 0b001
            assert sim.get(port.fud.o) == 0
            assert sim.get(port.cs.o) == cs
            await sim.tick()

        for _ in range(rdhoz + 1):
            assert sim.get(port.addr.o) == 0
            assert sim.get(port.data.oe) == 0
            assert sim.get(port.data.o) == 0
            assert sim.get(port.ctrl.o) == 0b011
            assert sim.get(port.fud.o) == 0
            assert sim.get(port.cs.o) == cs
            await sim.tick()


class SPIChecker:
    @staticmethod
    async def idle(sim, port, n=10):
        ncs = len(port.cs)
        csmask = (1 << ncs) - 1
        for _ in range(n):
            assert sim.get(port.mosi.o) == 0
            assert sim.get(port.sclk.o) == 1
            assert sim.get(port.cs.o) == csmask
            await sim.tick()

    @staticmethod
    async def spi(sim, port, *, id, div, nbits, pha, pol, data, result=0):
        ncs = len(port.cs)
        csmask = (1 << ncs) - 1
        bits = list(get_bits(data, nbits))
        result_bits = list(get_bits(result, nbits))
        cs = (1 << id)^csmask
        assert sim.get(port.mosi.o) == bits[0]
        assert sim.get(port.sclk.o) == pol
        assert sim.get(port.cs.o) == csmask

        async def check_half_period(d, clk):
            for _ in range(div):
                await sim.tick()
                assert sim.get(port.mosi.o) == d
                assert sim.get(port.sclk.o) == clk
                assert sim.get(port.cs.o) == cs

        if pha == 0:
            for n in range(nbits):
                sim.set(port.miso.i, result_bits[n])
                await check_half_period(bits[n], pol)
                await check_half_period(bits[n], 1 - pol)
            await check_half_period(0, pol)
        else:
            await check_half_period(bits[0], pol)
            for n in range(nbits):
                sim.set(port.miso.i, result_bits[n])
                await check_half_period(bits[n], 1 - pol)
                await check_half_period(bits[n], pol)


class InstBuilder:
    TTL_OP = 0x00000000
    DDS_OP = 0x10000000
    Wait_OP = 0x20000000
    ClearErr_OP = 0x30000000
    LoopBack_OP = 0x40000000
    ClockOut_OP = 0x50000000
    SPI_OP = 0x60000000
    TimeCheck_Flag = 0x8000000

    @classmethod
    def pulse(cls, ctrl, op, *, timecheck):
        if timecheck:
            ctrl = ctrl | cls.TimeCheck_Flag
        return (op, ctrl)
    @classmethod
    def dds(cls, ctrl, op, *, timecheck):
        return cls.pulse(ctrl | cls.DDS_OP, op, timecheck=timecheck)

    @classmethod
    def dds_set_freq(cls, *, id, freq, timecheck=False):
        return cls.dds(id << 4, freq, timecheck=timecheck)

    @classmethod
    def dds_set_amp_phase(cls, *, id, amp, phase, timecheck=False):
        return cls.dds(0x1 | (id << 4), (phase << 16) | amp, timecheck=timecheck)

    @classmethod
    def dds_set_two_bytes(cls, *, id, addr, data, timecheck=False):
        return cls.dds(0x2 | (id << 4) | (((addr + 1) & 0x7f) << 9),
                       data & 0xffff, timecheck=timecheck)

    @classmethod
    def dds_reset(cls, *, id, timecheck=False):
        return cls.dds(0x4 | (id << 4), 0, timecheck=timecheck)

    @classmethod
    def dds_set_four_bytes(cls, *, id, addr, data, timecheck=False):
        return cls.dds(0xf | (id << 4) | (((addr + 1) & 0x7f) << 9),
                       data, timecheck=timecheck)

    @classmethod
    def dds_get_two_bytes(cls, *, id, addr, timecheck=False):
        return cls.dds(0x3 | (id << 4) | (((addr + 1) & 0x7f) << 9), 0,
                       timecheck=timecheck)

    @classmethod
    def dds_get_four_bytes(cls, *, id, addr, timecheck=False):
        return cls.dds(0xe | (id << 4) | (((addr + 1) & 0x7f) << 9), 0,
                       timecheck=timecheck)

    @classmethod
    def ttl(cls, *, ttl, t, bank, timecheck=False):
        return cls.pulse(cls.TTL_OP | t | (bank << 24), ttl, timecheck=timecheck)

    @classmethod
    def clockout(cls, *, div, timecheck=False):
        return cls.pulse(cls.ClockOut_OP, div & 0xff, timecheck=timecheck)

    @classmethod
    def wait(cls, *, t, trig_chn=-1, trig_raise=True, timecheck=False):
        trig_data = 0
        if trig_chn >= 0:
            trig_data = (trig_chn << 20) | ((1 if trig_raise else 2) << 28)
        return cls.pulse(cls.Wait_OP | t, trig_data, timecheck=timecheck)

    @classmethod
    def clear_error(cls):
        return cls.pulse(cls.ClearErr_OP, 0, timecheck=False)

    @classmethod
    def loopback(cls, *, data, timecheck=False):
        return cls.pulse(cls.LoopBack_OP, data, timecheck=timecheck)

    @classmethod
    def spi(cls, *, id, div, pha, pol, data, save_result, timecheck=False):
        opcode = (div - 1) | (save_result << 10) | (id << 11) | (pha << 13) | (pol << 14)
        return cls.pulse(opcode | cls.SPI_OP, data, timecheck=timecheck)
