
15_SPI Master Transmitter_Polling mode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d78  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08001f00  08001f00  00011f00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001f50  08001f50  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001f50  08001f50  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001f50  08001f50  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001f50  08001f50  00011f50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001f54  08001f54  00011f54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001f58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  08001f64  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  08001f64  00020090  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006603  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000013dd  00000000  00000000  00026682  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000788  00000000  00000000  00027a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000059c  00000000  00000000  000281e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000246a0  00000000  00000000  00028784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007e32  00000000  00000000  0004ce24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0539  00000000  00000000  00054c56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001d54  00000000  00000000  00135190  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009b  00000000  00000000  00136ee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001ee8 	.word	0x08001ee8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08001ee8 	.word	0x08001ee8

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b590      	push	{r4, r7, lr}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ce:	f000 f994 	bl	80004fa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d2:	f000 f819 	bl	8000208 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d6:	f000 f8a7 	bl	8000328 <MX_GPIO_Init>
  MX_SPI1_Init();
 80001da:	f000 f867 	bl	80002ac <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  uint8_t Tx_data[13]= "Hello world !";
 80001de:	4b08      	ldr	r3, [pc, #32]	; (8000200 <main+0x38>)
 80001e0:	463c      	mov	r4, r7
 80001e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80001e4:	c407      	stmia	r4!, {r0, r1, r2}
 80001e6:	7023      	strb	r3, [r4, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_SPI_Transmit(&hspi1, Tx_data, sizeof(Tx_data),1000);
 80001e8:	4639      	mov	r1, r7
 80001ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001ee:	220d      	movs	r2, #13
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <main+0x3c>)
 80001f2:	f001 fb7a 	bl	80018ea <HAL_SPI_Transmit>
	HAL_Delay(1000);
 80001f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001fa:	f000 f9f3 	bl	80005e4 <HAL_Delay>
	HAL_SPI_Transmit(&hspi1, Tx_data, sizeof(Tx_data),1000);
 80001fe:	e7f3      	b.n	80001e8 <main+0x20>
 8000200:	08001f00 	.word	0x08001f00
 8000204:	20000028 	.word	0x20000028

08000208 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000208:	b580      	push	{r7, lr}
 800020a:	b096      	sub	sp, #88	; 0x58
 800020c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800020e:	f107 0314 	add.w	r3, r7, #20
 8000212:	2244      	movs	r2, #68	; 0x44
 8000214:	2100      	movs	r1, #0
 8000216:	4618      	mov	r0, r3
 8000218:	f001 fe3a 	bl	8001e90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800021c:	463b      	mov	r3, r7
 800021e:	2200      	movs	r2, #0
 8000220:	601a      	str	r2, [r3, #0]
 8000222:	605a      	str	r2, [r3, #4]
 8000224:	609a      	str	r2, [r3, #8]
 8000226:	60da      	str	r2, [r3, #12]
 8000228:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800022a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800022e:	f000 fc9b 	bl	8000b68 <HAL_PWREx_ControlVoltageScaling>
 8000232:	4603      	mov	r3, r0
 8000234:	2b00      	cmp	r3, #0
 8000236:	d001      	beq.n	800023c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000238:	f000 f88e 	bl	8000358 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800023c:	2310      	movs	r3, #16
 800023e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000240:	2301      	movs	r3, #1
 8000242:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000244:	2300      	movs	r3, #0
 8000246:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000248:	2360      	movs	r3, #96	; 0x60
 800024a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800024c:	2302      	movs	r3, #2
 800024e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000250:	2301      	movs	r3, #1
 8000252:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000254:	2301      	movs	r3, #1
 8000256:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8000258:	2314      	movs	r3, #20
 800025a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800025c:	2307      	movs	r3, #7
 800025e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000260:	2302      	movs	r3, #2
 8000262:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000264:	2302      	movs	r3, #2
 8000266:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000268:	f107 0314 	add.w	r3, r7, #20
 800026c:	4618      	mov	r0, r3
 800026e:	f000 fcd1 	bl	8000c14 <HAL_RCC_OscConfig>
 8000272:	4603      	mov	r3, r0
 8000274:	2b00      	cmp	r3, #0
 8000276:	d001      	beq.n	800027c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000278:	f000 f86e 	bl	8000358 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800027c:	230f      	movs	r3, #15
 800027e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000280:	2303      	movs	r3, #3
 8000282:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000284:	2300      	movs	r3, #0
 8000286:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000288:	2300      	movs	r3, #0
 800028a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800028c:	2300      	movs	r3, #0
 800028e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000290:	463b      	mov	r3, r7
 8000292:	2102      	movs	r1, #2
 8000294:	4618      	mov	r0, r3
 8000296:	f001 f899 	bl	80013cc <HAL_RCC_ClockConfig>
 800029a:	4603      	mov	r3, r0
 800029c:	2b00      	cmp	r3, #0
 800029e:	d001      	beq.n	80002a4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80002a0:	f000 f85a 	bl	8000358 <Error_Handler>
  }
}
 80002a4:	bf00      	nop
 80002a6:	3758      	adds	r7, #88	; 0x58
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}

080002ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80002b0:	4b1b      	ldr	r3, [pc, #108]	; (8000320 <MX_SPI1_Init+0x74>)
 80002b2:	4a1c      	ldr	r2, [pc, #112]	; (8000324 <MX_SPI1_Init+0x78>)
 80002b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80002b6:	4b1a      	ldr	r3, [pc, #104]	; (8000320 <MX_SPI1_Init+0x74>)
 80002b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80002bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80002be:	4b18      	ldr	r3, [pc, #96]	; (8000320 <MX_SPI1_Init+0x74>)
 80002c0:	2200      	movs	r2, #0
 80002c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80002c4:	4b16      	ldr	r3, [pc, #88]	; (8000320 <MX_SPI1_Init+0x74>)
 80002c6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80002ca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80002cc:	4b14      	ldr	r3, [pc, #80]	; (8000320 <MX_SPI1_Init+0x74>)
 80002ce:	2200      	movs	r2, #0
 80002d0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80002d2:	4b13      	ldr	r3, [pc, #76]	; (8000320 <MX_SPI1_Init+0x74>)
 80002d4:	2200      	movs	r2, #0
 80002d6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80002d8:	4b11      	ldr	r3, [pc, #68]	; (8000320 <MX_SPI1_Init+0x74>)
 80002da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80002de:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80002e0:	4b0f      	ldr	r3, [pc, #60]	; (8000320 <MX_SPI1_Init+0x74>)
 80002e2:	2238      	movs	r2, #56	; 0x38
 80002e4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80002e6:	4b0e      	ldr	r3, [pc, #56]	; (8000320 <MX_SPI1_Init+0x74>)
 80002e8:	2200      	movs	r2, #0
 80002ea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80002ec:	4b0c      	ldr	r3, [pc, #48]	; (8000320 <MX_SPI1_Init+0x74>)
 80002ee:	2200      	movs	r2, #0
 80002f0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80002f2:	4b0b      	ldr	r3, [pc, #44]	; (8000320 <MX_SPI1_Init+0x74>)
 80002f4:	2200      	movs	r2, #0
 80002f6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80002f8:	4b09      	ldr	r3, [pc, #36]	; (8000320 <MX_SPI1_Init+0x74>)
 80002fa:	2207      	movs	r2, #7
 80002fc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80002fe:	4b08      	ldr	r3, [pc, #32]	; (8000320 <MX_SPI1_Init+0x74>)
 8000300:	2200      	movs	r2, #0
 8000302:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000304:	4b06      	ldr	r3, [pc, #24]	; (8000320 <MX_SPI1_Init+0x74>)
 8000306:	2208      	movs	r2, #8
 8000308:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800030a:	4805      	ldr	r0, [pc, #20]	; (8000320 <MX_SPI1_Init+0x74>)
 800030c:	f001 fa4a 	bl	80017a4 <HAL_SPI_Init>
 8000310:	4603      	mov	r3, r0
 8000312:	2b00      	cmp	r3, #0
 8000314:	d001      	beq.n	800031a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000316:	f000 f81f 	bl	8000358 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800031a:	bf00      	nop
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	20000028 	.word	0x20000028
 8000324:	40013000 	.word	0x40013000

08000328 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800032e:	4b09      	ldr	r3, [pc, #36]	; (8000354 <MX_GPIO_Init+0x2c>)
 8000330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000332:	4a08      	ldr	r2, [pc, #32]	; (8000354 <MX_GPIO_Init+0x2c>)
 8000334:	f043 0301 	orr.w	r3, r3, #1
 8000338:	64d3      	str	r3, [r2, #76]	; 0x4c
 800033a:	4b06      	ldr	r3, [pc, #24]	; (8000354 <MX_GPIO_Init+0x2c>)
 800033c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800033e:	f003 0301 	and.w	r3, r3, #1
 8000342:	607b      	str	r3, [r7, #4]
 8000344:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000346:	bf00      	nop
 8000348:	370c      	adds	r7, #12
 800034a:	46bd      	mov	sp, r7
 800034c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000350:	4770      	bx	lr
 8000352:	bf00      	nop
 8000354:	40021000 	.word	0x40021000

08000358 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000358:	b480      	push	{r7}
 800035a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800035c:	b672      	cpsid	i
}
 800035e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000360:	e7fe      	b.n	8000360 <Error_Handler+0x8>
	...

08000364 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000364:	b480      	push	{r7}
 8000366:	b083      	sub	sp, #12
 8000368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800036a:	4b0f      	ldr	r3, [pc, #60]	; (80003a8 <HAL_MspInit+0x44>)
 800036c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800036e:	4a0e      	ldr	r2, [pc, #56]	; (80003a8 <HAL_MspInit+0x44>)
 8000370:	f043 0301 	orr.w	r3, r3, #1
 8000374:	6613      	str	r3, [r2, #96]	; 0x60
 8000376:	4b0c      	ldr	r3, [pc, #48]	; (80003a8 <HAL_MspInit+0x44>)
 8000378:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800037a:	f003 0301 	and.w	r3, r3, #1
 800037e:	607b      	str	r3, [r7, #4]
 8000380:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000382:	4b09      	ldr	r3, [pc, #36]	; (80003a8 <HAL_MspInit+0x44>)
 8000384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000386:	4a08      	ldr	r2, [pc, #32]	; (80003a8 <HAL_MspInit+0x44>)
 8000388:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800038c:	6593      	str	r3, [r2, #88]	; 0x58
 800038e:	4b06      	ldr	r3, [pc, #24]	; (80003a8 <HAL_MspInit+0x44>)
 8000390:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000392:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000396:	603b      	str	r3, [r7, #0]
 8000398:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800039a:	bf00      	nop
 800039c:	370c      	adds	r7, #12
 800039e:	46bd      	mov	sp, r7
 80003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	40021000 	.word	0x40021000

080003ac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b08a      	sub	sp, #40	; 0x28
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003b4:	f107 0314 	add.w	r3, r7, #20
 80003b8:	2200      	movs	r2, #0
 80003ba:	601a      	str	r2, [r3, #0]
 80003bc:	605a      	str	r2, [r3, #4]
 80003be:	609a      	str	r2, [r3, #8]
 80003c0:	60da      	str	r2, [r3, #12]
 80003c2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	4a17      	ldr	r2, [pc, #92]	; (8000428 <HAL_SPI_MspInit+0x7c>)
 80003ca:	4293      	cmp	r3, r2
 80003cc:	d128      	bne.n	8000420 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80003ce:	4b17      	ldr	r3, [pc, #92]	; (800042c <HAL_SPI_MspInit+0x80>)
 80003d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80003d2:	4a16      	ldr	r2, [pc, #88]	; (800042c <HAL_SPI_MspInit+0x80>)
 80003d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80003d8:	6613      	str	r3, [r2, #96]	; 0x60
 80003da:	4b14      	ldr	r3, [pc, #80]	; (800042c <HAL_SPI_MspInit+0x80>)
 80003dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80003de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80003e2:	613b      	str	r3, [r7, #16]
 80003e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003e6:	4b11      	ldr	r3, [pc, #68]	; (800042c <HAL_SPI_MspInit+0x80>)
 80003e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003ea:	4a10      	ldr	r2, [pc, #64]	; (800042c <HAL_SPI_MspInit+0x80>)
 80003ec:	f043 0301 	orr.w	r3, r3, #1
 80003f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80003f2:	4b0e      	ldr	r3, [pc, #56]	; (800042c <HAL_SPI_MspInit+0x80>)
 80003f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80003f6:	f003 0301 	and.w	r3, r3, #1
 80003fa:	60fb      	str	r3, [r7, #12]
 80003fc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80003fe:	23a0      	movs	r3, #160	; 0xa0
 8000400:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000402:	2302      	movs	r3, #2
 8000404:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000406:	2300      	movs	r3, #0
 8000408:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800040a:	2303      	movs	r3, #3
 800040c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800040e:	2305      	movs	r3, #5
 8000410:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000412:	f107 0314 	add.w	r3, r7, #20
 8000416:	4619      	mov	r1, r3
 8000418:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800041c:	f000 f9ec 	bl	80007f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000420:	bf00      	nop
 8000422:	3728      	adds	r7, #40	; 0x28
 8000424:	46bd      	mov	sp, r7
 8000426:	bd80      	pop	{r7, pc}
 8000428:	40013000 	.word	0x40013000
 800042c:	40021000 	.word	0x40021000

08000430 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000434:	e7fe      	b.n	8000434 <NMI_Handler+0x4>

08000436 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000436:	b480      	push	{r7}
 8000438:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800043a:	e7fe      	b.n	800043a <HardFault_Handler+0x4>

0800043c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000440:	e7fe      	b.n	8000440 <MemManage_Handler+0x4>

08000442 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000442:	b480      	push	{r7}
 8000444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000446:	e7fe      	b.n	8000446 <BusFault_Handler+0x4>

08000448 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000448:	b480      	push	{r7}
 800044a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800044c:	e7fe      	b.n	800044c <UsageFault_Handler+0x4>

0800044e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800044e:	b480      	push	{r7}
 8000450:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000452:	bf00      	nop
 8000454:	46bd      	mov	sp, r7
 8000456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045a:	4770      	bx	lr

0800045c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000460:	bf00      	nop
 8000462:	46bd      	mov	sp, r7
 8000464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000468:	4770      	bx	lr

0800046a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800046a:	b480      	push	{r7}
 800046c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800046e:	bf00      	nop
 8000470:	46bd      	mov	sp, r7
 8000472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000476:	4770      	bx	lr

08000478 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800047c:	f000 f892 	bl	80005a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000480:	bf00      	nop
 8000482:	bd80      	pop	{r7, pc}

08000484 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000488:	4b06      	ldr	r3, [pc, #24]	; (80004a4 <SystemInit+0x20>)
 800048a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800048e:	4a05      	ldr	r2, [pc, #20]	; (80004a4 <SystemInit+0x20>)
 8000490:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000494:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000498:	bf00      	nop
 800049a:	46bd      	mov	sp, r7
 800049c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a0:	4770      	bx	lr
 80004a2:	bf00      	nop
 80004a4:	e000ed00 	.word	0xe000ed00

080004a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80004a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80004e0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80004ac:	f7ff ffea 	bl	8000484 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004b0:	480c      	ldr	r0, [pc, #48]	; (80004e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80004b2:	490d      	ldr	r1, [pc, #52]	; (80004e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004b4:	4a0d      	ldr	r2, [pc, #52]	; (80004ec <LoopForever+0xe>)
  movs r3, #0
 80004b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004b8:	e002      	b.n	80004c0 <LoopCopyDataInit>

080004ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004be:	3304      	adds	r3, #4

080004c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004c4:	d3f9      	bcc.n	80004ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004c6:	4a0a      	ldr	r2, [pc, #40]	; (80004f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004c8:	4c0a      	ldr	r4, [pc, #40]	; (80004f4 <LoopForever+0x16>)
  movs r3, #0
 80004ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004cc:	e001      	b.n	80004d2 <LoopFillZerobss>

080004ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004d0:	3204      	adds	r2, #4

080004d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004d4:	d3fb      	bcc.n	80004ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004d6:	f001 fce3 	bl	8001ea0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80004da:	f7ff fe75 	bl	80001c8 <main>

080004de <LoopForever>:

LoopForever:
    b LoopForever
 80004de:	e7fe      	b.n	80004de <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80004e0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80004e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004e8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004ec:	08001f58 	.word	0x08001f58
  ldr r2, =_sbss
 80004f0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004f4:	20000090 	.word	0x20000090

080004f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004f8:	e7fe      	b.n	80004f8 <ADC1_2_IRQHandler>

080004fa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004fa:	b580      	push	{r7, lr}
 80004fc:	b082      	sub	sp, #8
 80004fe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000500:	2300      	movs	r3, #0
 8000502:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000504:	2003      	movs	r0, #3
 8000506:	f000 f943 	bl	8000790 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800050a:	200f      	movs	r0, #15
 800050c:	f000 f80e 	bl	800052c <HAL_InitTick>
 8000510:	4603      	mov	r3, r0
 8000512:	2b00      	cmp	r3, #0
 8000514:	d002      	beq.n	800051c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000516:	2301      	movs	r3, #1
 8000518:	71fb      	strb	r3, [r7, #7]
 800051a:	e001      	b.n	8000520 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800051c:	f7ff ff22 	bl	8000364 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000520:	79fb      	ldrb	r3, [r7, #7]
}
 8000522:	4618      	mov	r0, r3
 8000524:	3708      	adds	r7, #8
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}
	...

0800052c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b084      	sub	sp, #16
 8000530:	af00      	add	r7, sp, #0
 8000532:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000534:	2300      	movs	r3, #0
 8000536:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000538:	4b17      	ldr	r3, [pc, #92]	; (8000598 <HAL_InitTick+0x6c>)
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	2b00      	cmp	r3, #0
 800053e:	d023      	beq.n	8000588 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000540:	4b16      	ldr	r3, [pc, #88]	; (800059c <HAL_InitTick+0x70>)
 8000542:	681a      	ldr	r2, [r3, #0]
 8000544:	4b14      	ldr	r3, [pc, #80]	; (8000598 <HAL_InitTick+0x6c>)
 8000546:	781b      	ldrb	r3, [r3, #0]
 8000548:	4619      	mov	r1, r3
 800054a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800054e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000552:	fbb2 f3f3 	udiv	r3, r2, r3
 8000556:	4618      	mov	r0, r3
 8000558:	f000 f941 	bl	80007de <HAL_SYSTICK_Config>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d10f      	bne.n	8000582 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	2b0f      	cmp	r3, #15
 8000566:	d809      	bhi.n	800057c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000568:	2200      	movs	r2, #0
 800056a:	6879      	ldr	r1, [r7, #4]
 800056c:	f04f 30ff 	mov.w	r0, #4294967295
 8000570:	f000 f919 	bl	80007a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000574:	4a0a      	ldr	r2, [pc, #40]	; (80005a0 <HAL_InitTick+0x74>)
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	6013      	str	r3, [r2, #0]
 800057a:	e007      	b.n	800058c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800057c:	2301      	movs	r3, #1
 800057e:	73fb      	strb	r3, [r7, #15]
 8000580:	e004      	b.n	800058c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000582:	2301      	movs	r3, #1
 8000584:	73fb      	strb	r3, [r7, #15]
 8000586:	e001      	b.n	800058c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000588:	2301      	movs	r3, #1
 800058a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800058c:	7bfb      	ldrb	r3, [r7, #15]
}
 800058e:	4618      	mov	r0, r3
 8000590:	3710      	adds	r7, #16
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}
 8000596:	bf00      	nop
 8000598:	20000008 	.word	0x20000008
 800059c:	20000000 	.word	0x20000000
 80005a0:	20000004 	.word	0x20000004

080005a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80005a8:	4b06      	ldr	r3, [pc, #24]	; (80005c4 <HAL_IncTick+0x20>)
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	461a      	mov	r2, r3
 80005ae:	4b06      	ldr	r3, [pc, #24]	; (80005c8 <HAL_IncTick+0x24>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	4413      	add	r3, r2
 80005b4:	4a04      	ldr	r2, [pc, #16]	; (80005c8 <HAL_IncTick+0x24>)
 80005b6:	6013      	str	r3, [r2, #0]
}
 80005b8:	bf00      	nop
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	20000008 	.word	0x20000008
 80005c8:	2000008c 	.word	0x2000008c

080005cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  return uwTick;
 80005d0:	4b03      	ldr	r3, [pc, #12]	; (80005e0 <HAL_GetTick+0x14>)
 80005d2:	681b      	ldr	r3, [r3, #0]
}
 80005d4:	4618      	mov	r0, r3
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	2000008c 	.word	0x2000008c

080005e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b084      	sub	sp, #16
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005ec:	f7ff ffee 	bl	80005cc <HAL_GetTick>
 80005f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005fc:	d005      	beq.n	800060a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80005fe:	4b0a      	ldr	r3, [pc, #40]	; (8000628 <HAL_Delay+0x44>)
 8000600:	781b      	ldrb	r3, [r3, #0]
 8000602:	461a      	mov	r2, r3
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	4413      	add	r3, r2
 8000608:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800060a:	bf00      	nop
 800060c:	f7ff ffde 	bl	80005cc <HAL_GetTick>
 8000610:	4602      	mov	r2, r0
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	1ad3      	subs	r3, r2, r3
 8000616:	68fa      	ldr	r2, [r7, #12]
 8000618:	429a      	cmp	r2, r3
 800061a:	d8f7      	bhi.n	800060c <HAL_Delay+0x28>
  {
  }
}
 800061c:	bf00      	nop
 800061e:	bf00      	nop
 8000620:	3710      	adds	r7, #16
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	20000008 	.word	0x20000008

0800062c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800062c:	b480      	push	{r7}
 800062e:	b085      	sub	sp, #20
 8000630:	af00      	add	r7, sp, #0
 8000632:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	f003 0307 	and.w	r3, r3, #7
 800063a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800063c:	4b0c      	ldr	r3, [pc, #48]	; (8000670 <__NVIC_SetPriorityGrouping+0x44>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000642:	68ba      	ldr	r2, [r7, #8]
 8000644:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000648:	4013      	ands	r3, r2
 800064a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000650:	68bb      	ldr	r3, [r7, #8]
 8000652:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000654:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000658:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800065c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800065e:	4a04      	ldr	r2, [pc, #16]	; (8000670 <__NVIC_SetPriorityGrouping+0x44>)
 8000660:	68bb      	ldr	r3, [r7, #8]
 8000662:	60d3      	str	r3, [r2, #12]
}
 8000664:	bf00      	nop
 8000666:	3714      	adds	r7, #20
 8000668:	46bd      	mov	sp, r7
 800066a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066e:	4770      	bx	lr
 8000670:	e000ed00 	.word	0xe000ed00

08000674 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000678:	4b04      	ldr	r3, [pc, #16]	; (800068c <__NVIC_GetPriorityGrouping+0x18>)
 800067a:	68db      	ldr	r3, [r3, #12]
 800067c:	0a1b      	lsrs	r3, r3, #8
 800067e:	f003 0307 	and.w	r3, r3, #7
}
 8000682:	4618      	mov	r0, r3
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr
 800068c:	e000ed00 	.word	0xe000ed00

08000690 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000690:	b480      	push	{r7}
 8000692:	b083      	sub	sp, #12
 8000694:	af00      	add	r7, sp, #0
 8000696:	4603      	mov	r3, r0
 8000698:	6039      	str	r1, [r7, #0]
 800069a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800069c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	db0a      	blt.n	80006ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006a4:	683b      	ldr	r3, [r7, #0]
 80006a6:	b2da      	uxtb	r2, r3
 80006a8:	490c      	ldr	r1, [pc, #48]	; (80006dc <__NVIC_SetPriority+0x4c>)
 80006aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006ae:	0112      	lsls	r2, r2, #4
 80006b0:	b2d2      	uxtb	r2, r2
 80006b2:	440b      	add	r3, r1
 80006b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006b8:	e00a      	b.n	80006d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	b2da      	uxtb	r2, r3
 80006be:	4908      	ldr	r1, [pc, #32]	; (80006e0 <__NVIC_SetPriority+0x50>)
 80006c0:	79fb      	ldrb	r3, [r7, #7]
 80006c2:	f003 030f 	and.w	r3, r3, #15
 80006c6:	3b04      	subs	r3, #4
 80006c8:	0112      	lsls	r2, r2, #4
 80006ca:	b2d2      	uxtb	r2, r2
 80006cc:	440b      	add	r3, r1
 80006ce:	761a      	strb	r2, [r3, #24]
}
 80006d0:	bf00      	nop
 80006d2:	370c      	adds	r7, #12
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	e000e100 	.word	0xe000e100
 80006e0:	e000ed00 	.word	0xe000ed00

080006e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b089      	sub	sp, #36	; 0x24
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	60b9      	str	r1, [r7, #8]
 80006ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	f003 0307 	and.w	r3, r3, #7
 80006f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006f8:	69fb      	ldr	r3, [r7, #28]
 80006fa:	f1c3 0307 	rsb	r3, r3, #7
 80006fe:	2b04      	cmp	r3, #4
 8000700:	bf28      	it	cs
 8000702:	2304      	movcs	r3, #4
 8000704:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000706:	69fb      	ldr	r3, [r7, #28]
 8000708:	3304      	adds	r3, #4
 800070a:	2b06      	cmp	r3, #6
 800070c:	d902      	bls.n	8000714 <NVIC_EncodePriority+0x30>
 800070e:	69fb      	ldr	r3, [r7, #28]
 8000710:	3b03      	subs	r3, #3
 8000712:	e000      	b.n	8000716 <NVIC_EncodePriority+0x32>
 8000714:	2300      	movs	r3, #0
 8000716:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000718:	f04f 32ff 	mov.w	r2, #4294967295
 800071c:	69bb      	ldr	r3, [r7, #24]
 800071e:	fa02 f303 	lsl.w	r3, r2, r3
 8000722:	43da      	mvns	r2, r3
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	401a      	ands	r2, r3
 8000728:	697b      	ldr	r3, [r7, #20]
 800072a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800072c:	f04f 31ff 	mov.w	r1, #4294967295
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	fa01 f303 	lsl.w	r3, r1, r3
 8000736:	43d9      	mvns	r1, r3
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800073c:	4313      	orrs	r3, r2
         );
}
 800073e:	4618      	mov	r0, r3
 8000740:	3724      	adds	r7, #36	; 0x24
 8000742:	46bd      	mov	sp, r7
 8000744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000748:	4770      	bx	lr
	...

0800074c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3b01      	subs	r3, #1
 8000758:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800075c:	d301      	bcc.n	8000762 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800075e:	2301      	movs	r3, #1
 8000760:	e00f      	b.n	8000782 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000762:	4a0a      	ldr	r2, [pc, #40]	; (800078c <SysTick_Config+0x40>)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	3b01      	subs	r3, #1
 8000768:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800076a:	210f      	movs	r1, #15
 800076c:	f04f 30ff 	mov.w	r0, #4294967295
 8000770:	f7ff ff8e 	bl	8000690 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000774:	4b05      	ldr	r3, [pc, #20]	; (800078c <SysTick_Config+0x40>)
 8000776:	2200      	movs	r2, #0
 8000778:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800077a:	4b04      	ldr	r3, [pc, #16]	; (800078c <SysTick_Config+0x40>)
 800077c:	2207      	movs	r2, #7
 800077e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000780:	2300      	movs	r3, #0
}
 8000782:	4618      	mov	r0, r3
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	e000e010 	.word	0xe000e010

08000790 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000798:	6878      	ldr	r0, [r7, #4]
 800079a:	f7ff ff47 	bl	800062c <__NVIC_SetPriorityGrouping>
}
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}

080007a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007a6:	b580      	push	{r7, lr}
 80007a8:	b086      	sub	sp, #24
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	4603      	mov	r3, r0
 80007ae:	60b9      	str	r1, [r7, #8]
 80007b0:	607a      	str	r2, [r7, #4]
 80007b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80007b4:	2300      	movs	r3, #0
 80007b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80007b8:	f7ff ff5c 	bl	8000674 <__NVIC_GetPriorityGrouping>
 80007bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007be:	687a      	ldr	r2, [r7, #4]
 80007c0:	68b9      	ldr	r1, [r7, #8]
 80007c2:	6978      	ldr	r0, [r7, #20]
 80007c4:	f7ff ff8e 	bl	80006e4 <NVIC_EncodePriority>
 80007c8:	4602      	mov	r2, r0
 80007ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007ce:	4611      	mov	r1, r2
 80007d0:	4618      	mov	r0, r3
 80007d2:	f7ff ff5d 	bl	8000690 <__NVIC_SetPriority>
}
 80007d6:	bf00      	nop
 80007d8:	3718      	adds	r7, #24
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}

080007de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007de:	b580      	push	{r7, lr}
 80007e0:	b082      	sub	sp, #8
 80007e2:	af00      	add	r7, sp, #0
 80007e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007e6:	6878      	ldr	r0, [r7, #4]
 80007e8:	f7ff ffb0 	bl	800074c <SysTick_Config>
 80007ec:	4603      	mov	r3, r0
}
 80007ee:	4618      	mov	r0, r3
 80007f0:	3708      	adds	r7, #8
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
	...

080007f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b087      	sub	sp, #28
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
 8000800:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000802:	2300      	movs	r3, #0
 8000804:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000806:	e17f      	b.n	8000b08 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000808:	683b      	ldr	r3, [r7, #0]
 800080a:	681a      	ldr	r2, [r3, #0]
 800080c:	2101      	movs	r1, #1
 800080e:	697b      	ldr	r3, [r7, #20]
 8000810:	fa01 f303 	lsl.w	r3, r1, r3
 8000814:	4013      	ands	r3, r2
 8000816:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	2b00      	cmp	r3, #0
 800081c:	f000 8171 	beq.w	8000b02 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	685b      	ldr	r3, [r3, #4]
 8000824:	f003 0303 	and.w	r3, r3, #3
 8000828:	2b01      	cmp	r3, #1
 800082a:	d005      	beq.n	8000838 <HAL_GPIO_Init+0x40>
 800082c:	683b      	ldr	r3, [r7, #0]
 800082e:	685b      	ldr	r3, [r3, #4]
 8000830:	f003 0303 	and.w	r3, r3, #3
 8000834:	2b02      	cmp	r3, #2
 8000836:	d130      	bne.n	800089a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	689b      	ldr	r3, [r3, #8]
 800083c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800083e:	697b      	ldr	r3, [r7, #20]
 8000840:	005b      	lsls	r3, r3, #1
 8000842:	2203      	movs	r2, #3
 8000844:	fa02 f303 	lsl.w	r3, r2, r3
 8000848:	43db      	mvns	r3, r3
 800084a:	693a      	ldr	r2, [r7, #16]
 800084c:	4013      	ands	r3, r2
 800084e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	68da      	ldr	r2, [r3, #12]
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	005b      	lsls	r3, r3, #1
 8000858:	fa02 f303 	lsl.w	r3, r2, r3
 800085c:	693a      	ldr	r2, [r7, #16]
 800085e:	4313      	orrs	r3, r2
 8000860:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	693a      	ldr	r2, [r7, #16]
 8000866:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	685b      	ldr	r3, [r3, #4]
 800086c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800086e:	2201      	movs	r2, #1
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	fa02 f303 	lsl.w	r3, r2, r3
 8000876:	43db      	mvns	r3, r3
 8000878:	693a      	ldr	r2, [r7, #16]
 800087a:	4013      	ands	r3, r2
 800087c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	685b      	ldr	r3, [r3, #4]
 8000882:	091b      	lsrs	r3, r3, #4
 8000884:	f003 0201 	and.w	r2, r3, #1
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	fa02 f303 	lsl.w	r3, r2, r3
 800088e:	693a      	ldr	r2, [r7, #16]
 8000890:	4313      	orrs	r3, r2
 8000892:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	693a      	ldr	r2, [r7, #16]
 8000898:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	685b      	ldr	r3, [r3, #4]
 800089e:	f003 0303 	and.w	r3, r3, #3
 80008a2:	2b03      	cmp	r3, #3
 80008a4:	d118      	bne.n	80008d8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80008ac:	2201      	movs	r2, #1
 80008ae:	697b      	ldr	r3, [r7, #20]
 80008b0:	fa02 f303 	lsl.w	r3, r2, r3
 80008b4:	43db      	mvns	r3, r3
 80008b6:	693a      	ldr	r2, [r7, #16]
 80008b8:	4013      	ands	r3, r2
 80008ba:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	685b      	ldr	r3, [r3, #4]
 80008c0:	08db      	lsrs	r3, r3, #3
 80008c2:	f003 0201 	and.w	r2, r3, #1
 80008c6:	697b      	ldr	r3, [r7, #20]
 80008c8:	fa02 f303 	lsl.w	r3, r2, r3
 80008cc:	693a      	ldr	r2, [r7, #16]
 80008ce:	4313      	orrs	r3, r2
 80008d0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	693a      	ldr	r2, [r7, #16]
 80008d6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80008d8:	683b      	ldr	r3, [r7, #0]
 80008da:	685b      	ldr	r3, [r3, #4]
 80008dc:	f003 0303 	and.w	r3, r3, #3
 80008e0:	2b03      	cmp	r3, #3
 80008e2:	d017      	beq.n	8000914 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	68db      	ldr	r3, [r3, #12]
 80008e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	005b      	lsls	r3, r3, #1
 80008ee:	2203      	movs	r2, #3
 80008f0:	fa02 f303 	lsl.w	r3, r2, r3
 80008f4:	43db      	mvns	r3, r3
 80008f6:	693a      	ldr	r2, [r7, #16]
 80008f8:	4013      	ands	r3, r2
 80008fa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	689a      	ldr	r2, [r3, #8]
 8000900:	697b      	ldr	r3, [r7, #20]
 8000902:	005b      	lsls	r3, r3, #1
 8000904:	fa02 f303 	lsl.w	r3, r2, r3
 8000908:	693a      	ldr	r2, [r7, #16]
 800090a:	4313      	orrs	r3, r2
 800090c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	693a      	ldr	r2, [r7, #16]
 8000912:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000914:	683b      	ldr	r3, [r7, #0]
 8000916:	685b      	ldr	r3, [r3, #4]
 8000918:	f003 0303 	and.w	r3, r3, #3
 800091c:	2b02      	cmp	r3, #2
 800091e:	d123      	bne.n	8000968 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	08da      	lsrs	r2, r3, #3
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	3208      	adds	r2, #8
 8000928:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800092c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800092e:	697b      	ldr	r3, [r7, #20]
 8000930:	f003 0307 	and.w	r3, r3, #7
 8000934:	009b      	lsls	r3, r3, #2
 8000936:	220f      	movs	r2, #15
 8000938:	fa02 f303 	lsl.w	r3, r2, r3
 800093c:	43db      	mvns	r3, r3
 800093e:	693a      	ldr	r2, [r7, #16]
 8000940:	4013      	ands	r3, r2
 8000942:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	691a      	ldr	r2, [r3, #16]
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	f003 0307 	and.w	r3, r3, #7
 800094e:	009b      	lsls	r3, r3, #2
 8000950:	fa02 f303 	lsl.w	r3, r2, r3
 8000954:	693a      	ldr	r2, [r7, #16]
 8000956:	4313      	orrs	r3, r2
 8000958:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	08da      	lsrs	r2, r3, #3
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	3208      	adds	r2, #8
 8000962:	6939      	ldr	r1, [r7, #16]
 8000964:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800096e:	697b      	ldr	r3, [r7, #20]
 8000970:	005b      	lsls	r3, r3, #1
 8000972:	2203      	movs	r2, #3
 8000974:	fa02 f303 	lsl.w	r3, r2, r3
 8000978:	43db      	mvns	r3, r3
 800097a:	693a      	ldr	r2, [r7, #16]
 800097c:	4013      	ands	r3, r2
 800097e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	685b      	ldr	r3, [r3, #4]
 8000984:	f003 0203 	and.w	r2, r3, #3
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	005b      	lsls	r3, r3, #1
 800098c:	fa02 f303 	lsl.w	r3, r2, r3
 8000990:	693a      	ldr	r2, [r7, #16]
 8000992:	4313      	orrs	r3, r2
 8000994:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	693a      	ldr	r2, [r7, #16]
 800099a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	685b      	ldr	r3, [r3, #4]
 80009a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	f000 80ac 	beq.w	8000b02 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009aa:	4b5f      	ldr	r3, [pc, #380]	; (8000b28 <HAL_GPIO_Init+0x330>)
 80009ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009ae:	4a5e      	ldr	r2, [pc, #376]	; (8000b28 <HAL_GPIO_Init+0x330>)
 80009b0:	f043 0301 	orr.w	r3, r3, #1
 80009b4:	6613      	str	r3, [r2, #96]	; 0x60
 80009b6:	4b5c      	ldr	r3, [pc, #368]	; (8000b28 <HAL_GPIO_Init+0x330>)
 80009b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009ba:	f003 0301 	and.w	r3, r3, #1
 80009be:	60bb      	str	r3, [r7, #8]
 80009c0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80009c2:	4a5a      	ldr	r2, [pc, #360]	; (8000b2c <HAL_GPIO_Init+0x334>)
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	089b      	lsrs	r3, r3, #2
 80009c8:	3302      	adds	r3, #2
 80009ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	f003 0303 	and.w	r3, r3, #3
 80009d6:	009b      	lsls	r3, r3, #2
 80009d8:	220f      	movs	r2, #15
 80009da:	fa02 f303 	lsl.w	r3, r2, r3
 80009de:	43db      	mvns	r3, r3
 80009e0:	693a      	ldr	r2, [r7, #16]
 80009e2:	4013      	ands	r3, r2
 80009e4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80009ec:	d025      	beq.n	8000a3a <HAL_GPIO_Init+0x242>
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4a4f      	ldr	r2, [pc, #316]	; (8000b30 <HAL_GPIO_Init+0x338>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d01f      	beq.n	8000a36 <HAL_GPIO_Init+0x23e>
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	4a4e      	ldr	r2, [pc, #312]	; (8000b34 <HAL_GPIO_Init+0x33c>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d019      	beq.n	8000a32 <HAL_GPIO_Init+0x23a>
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	4a4d      	ldr	r2, [pc, #308]	; (8000b38 <HAL_GPIO_Init+0x340>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d013      	beq.n	8000a2e <HAL_GPIO_Init+0x236>
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	4a4c      	ldr	r2, [pc, #304]	; (8000b3c <HAL_GPIO_Init+0x344>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d00d      	beq.n	8000a2a <HAL_GPIO_Init+0x232>
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	4a4b      	ldr	r2, [pc, #300]	; (8000b40 <HAL_GPIO_Init+0x348>)
 8000a12:	4293      	cmp	r3, r2
 8000a14:	d007      	beq.n	8000a26 <HAL_GPIO_Init+0x22e>
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	4a4a      	ldr	r2, [pc, #296]	; (8000b44 <HAL_GPIO_Init+0x34c>)
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d101      	bne.n	8000a22 <HAL_GPIO_Init+0x22a>
 8000a1e:	2306      	movs	r3, #6
 8000a20:	e00c      	b.n	8000a3c <HAL_GPIO_Init+0x244>
 8000a22:	2307      	movs	r3, #7
 8000a24:	e00a      	b.n	8000a3c <HAL_GPIO_Init+0x244>
 8000a26:	2305      	movs	r3, #5
 8000a28:	e008      	b.n	8000a3c <HAL_GPIO_Init+0x244>
 8000a2a:	2304      	movs	r3, #4
 8000a2c:	e006      	b.n	8000a3c <HAL_GPIO_Init+0x244>
 8000a2e:	2303      	movs	r3, #3
 8000a30:	e004      	b.n	8000a3c <HAL_GPIO_Init+0x244>
 8000a32:	2302      	movs	r3, #2
 8000a34:	e002      	b.n	8000a3c <HAL_GPIO_Init+0x244>
 8000a36:	2301      	movs	r3, #1
 8000a38:	e000      	b.n	8000a3c <HAL_GPIO_Init+0x244>
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	697a      	ldr	r2, [r7, #20]
 8000a3e:	f002 0203 	and.w	r2, r2, #3
 8000a42:	0092      	lsls	r2, r2, #2
 8000a44:	4093      	lsls	r3, r2
 8000a46:	693a      	ldr	r2, [r7, #16]
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a4c:	4937      	ldr	r1, [pc, #220]	; (8000b2c <HAL_GPIO_Init+0x334>)
 8000a4e:	697b      	ldr	r3, [r7, #20]
 8000a50:	089b      	lsrs	r3, r3, #2
 8000a52:	3302      	adds	r3, #2
 8000a54:	693a      	ldr	r2, [r7, #16]
 8000a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000a5a:	4b3b      	ldr	r3, [pc, #236]	; (8000b48 <HAL_GPIO_Init+0x350>)
 8000a5c:	689b      	ldr	r3, [r3, #8]
 8000a5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	43db      	mvns	r3, r3
 8000a64:	693a      	ldr	r2, [r7, #16]
 8000a66:	4013      	ands	r3, r2
 8000a68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d003      	beq.n	8000a7e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000a7e:	4a32      	ldr	r2, [pc, #200]	; (8000b48 <HAL_GPIO_Init+0x350>)
 8000a80:	693b      	ldr	r3, [r7, #16]
 8000a82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000a84:	4b30      	ldr	r3, [pc, #192]	; (8000b48 <HAL_GPIO_Init+0x350>)
 8000a86:	68db      	ldr	r3, [r3, #12]
 8000a88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	43db      	mvns	r3, r3
 8000a8e:	693a      	ldr	r2, [r7, #16]
 8000a90:	4013      	ands	r3, r2
 8000a92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	685b      	ldr	r3, [r3, #4]
 8000a98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d003      	beq.n	8000aa8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000aa0:	693a      	ldr	r2, [r7, #16]
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000aa8:	4a27      	ldr	r2, [pc, #156]	; (8000b48 <HAL_GPIO_Init+0x350>)
 8000aaa:	693b      	ldr	r3, [r7, #16]
 8000aac:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000aae:	4b26      	ldr	r3, [pc, #152]	; (8000b48 <HAL_GPIO_Init+0x350>)
 8000ab0:	685b      	ldr	r3, [r3, #4]
 8000ab2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	43db      	mvns	r3, r3
 8000ab8:	693a      	ldr	r2, [r7, #16]
 8000aba:	4013      	ands	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d003      	beq.n	8000ad2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000aca:	693a      	ldr	r2, [r7, #16]
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000ad2:	4a1d      	ldr	r2, [pc, #116]	; (8000b48 <HAL_GPIO_Init+0x350>)
 8000ad4:	693b      	ldr	r3, [r7, #16]
 8000ad6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000ad8:	4b1b      	ldr	r3, [pc, #108]	; (8000b48 <HAL_GPIO_Init+0x350>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	43db      	mvns	r3, r3
 8000ae2:	693a      	ldr	r2, [r7, #16]
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d003      	beq.n	8000afc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000af4:	693a      	ldr	r2, [r7, #16]
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	4313      	orrs	r3, r2
 8000afa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000afc:	4a12      	ldr	r2, [pc, #72]	; (8000b48 <HAL_GPIO_Init+0x350>)
 8000afe:	693b      	ldr	r3, [r7, #16]
 8000b00:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	3301      	adds	r3, #1
 8000b06:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	697b      	ldr	r3, [r7, #20]
 8000b0e:	fa22 f303 	lsr.w	r3, r2, r3
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	f47f ae78 	bne.w	8000808 <HAL_GPIO_Init+0x10>
  }
}
 8000b18:	bf00      	nop
 8000b1a:	bf00      	nop
 8000b1c:	371c      	adds	r7, #28
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop
 8000b28:	40021000 	.word	0x40021000
 8000b2c:	40010000 	.word	0x40010000
 8000b30:	48000400 	.word	0x48000400
 8000b34:	48000800 	.word	0x48000800
 8000b38:	48000c00 	.word	0x48000c00
 8000b3c:	48001000 	.word	0x48001000
 8000b40:	48001400 	.word	0x48001400
 8000b44:	48001800 	.word	0x48001800
 8000b48:	40010400 	.word	0x40010400

08000b4c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000b50:	4b04      	ldr	r3, [pc, #16]	; (8000b64 <HAL_PWREx_GetVoltageRange+0x18>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	40007000 	.word	0x40007000

08000b68 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b085      	sub	sp, #20
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000b76:	d130      	bne.n	8000bda <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000b78:	4b23      	ldr	r3, [pc, #140]	; (8000c08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000b80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000b84:	d038      	beq.n	8000bf8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b86:	4b20      	ldr	r3, [pc, #128]	; (8000c08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000b8e:	4a1e      	ldr	r2, [pc, #120]	; (8000c08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b90:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b94:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000b96:	4b1d      	ldr	r3, [pc, #116]	; (8000c0c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	2232      	movs	r2, #50	; 0x32
 8000b9c:	fb02 f303 	mul.w	r3, r2, r3
 8000ba0:	4a1b      	ldr	r2, [pc, #108]	; (8000c10 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ba6:	0c9b      	lsrs	r3, r3, #18
 8000ba8:	3301      	adds	r3, #1
 8000baa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000bac:	e002      	b.n	8000bb4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	3b01      	subs	r3, #1
 8000bb2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000bb4:	4b14      	ldr	r3, [pc, #80]	; (8000c08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bb6:	695b      	ldr	r3, [r3, #20]
 8000bb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000bbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000bc0:	d102      	bne.n	8000bc8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d1f2      	bne.n	8000bae <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000bc8:	4b0f      	ldr	r3, [pc, #60]	; (8000c08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bca:	695b      	ldr	r3, [r3, #20]
 8000bcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000bd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000bd4:	d110      	bne.n	8000bf8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000bd6:	2303      	movs	r3, #3
 8000bd8:	e00f      	b.n	8000bfa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000bda:	4b0b      	ldr	r3, [pc, #44]	; (8000c08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000be2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000be6:	d007      	beq.n	8000bf8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000be8:	4b07      	ldr	r3, [pc, #28]	; (8000c08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000bf0:	4a05      	ldr	r2, [pc, #20]	; (8000c08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bf2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bf6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000bf8:	2300      	movs	r3, #0
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3714      	adds	r7, #20
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	40007000 	.word	0x40007000
 8000c0c:	20000000 	.word	0x20000000
 8000c10:	431bde83 	.word	0x431bde83

08000c14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b088      	sub	sp, #32
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d101      	bne.n	8000c26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c22:	2301      	movs	r3, #1
 8000c24:	e3ca      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c26:	4b97      	ldr	r3, [pc, #604]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000c28:	689b      	ldr	r3, [r3, #8]
 8000c2a:	f003 030c 	and.w	r3, r3, #12
 8000c2e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c30:	4b94      	ldr	r3, [pc, #592]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	f003 0303 	and.w	r3, r3, #3
 8000c38:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	f003 0310 	and.w	r3, r3, #16
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	f000 80e4 	beq.w	8000e10 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000c48:	69bb      	ldr	r3, [r7, #24]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d007      	beq.n	8000c5e <HAL_RCC_OscConfig+0x4a>
 8000c4e:	69bb      	ldr	r3, [r7, #24]
 8000c50:	2b0c      	cmp	r3, #12
 8000c52:	f040 808b 	bne.w	8000d6c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	2b01      	cmp	r3, #1
 8000c5a:	f040 8087 	bne.w	8000d6c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000c5e:	4b89      	ldr	r3, [pc, #548]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f003 0302 	and.w	r3, r3, #2
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d005      	beq.n	8000c76 <HAL_RCC_OscConfig+0x62>
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	699b      	ldr	r3, [r3, #24]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d101      	bne.n	8000c76 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000c72:	2301      	movs	r3, #1
 8000c74:	e3a2      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6a1a      	ldr	r2, [r3, #32]
 8000c7a:	4b82      	ldr	r3, [pc, #520]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f003 0308 	and.w	r3, r3, #8
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d004      	beq.n	8000c90 <HAL_RCC_OscConfig+0x7c>
 8000c86:	4b7f      	ldr	r3, [pc, #508]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000c8e:	e005      	b.n	8000c9c <HAL_RCC_OscConfig+0x88>
 8000c90:	4b7c      	ldr	r3, [pc, #496]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000c92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c96:	091b      	lsrs	r3, r3, #4
 8000c98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d223      	bcs.n	8000ce8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	6a1b      	ldr	r3, [r3, #32]
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f000 fd1d 	bl	80016e4 <RCC_SetFlashLatencyFromMSIRange>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	e383      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000cb4:	4b73      	ldr	r3, [pc, #460]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a72      	ldr	r2, [pc, #456]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000cba:	f043 0308 	orr.w	r3, r3, #8
 8000cbe:	6013      	str	r3, [r2, #0]
 8000cc0:	4b70      	ldr	r3, [pc, #448]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	6a1b      	ldr	r3, [r3, #32]
 8000ccc:	496d      	ldr	r1, [pc, #436]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000cce:	4313      	orrs	r3, r2
 8000cd0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000cd2:	4b6c      	ldr	r3, [pc, #432]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	69db      	ldr	r3, [r3, #28]
 8000cde:	021b      	lsls	r3, r3, #8
 8000ce0:	4968      	ldr	r1, [pc, #416]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	604b      	str	r3, [r1, #4]
 8000ce6:	e025      	b.n	8000d34 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ce8:	4b66      	ldr	r3, [pc, #408]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a65      	ldr	r2, [pc, #404]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000cee:	f043 0308 	orr.w	r3, r3, #8
 8000cf2:	6013      	str	r3, [r2, #0]
 8000cf4:	4b63      	ldr	r3, [pc, #396]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	6a1b      	ldr	r3, [r3, #32]
 8000d00:	4960      	ldr	r1, [pc, #384]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000d02:	4313      	orrs	r3, r2
 8000d04:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d06:	4b5f      	ldr	r3, [pc, #380]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	69db      	ldr	r3, [r3, #28]
 8000d12:	021b      	lsls	r3, r3, #8
 8000d14:	495b      	ldr	r1, [pc, #364]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000d16:	4313      	orrs	r3, r2
 8000d18:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000d1a:	69bb      	ldr	r3, [r7, #24]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d109      	bne.n	8000d34 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	6a1b      	ldr	r3, [r3, #32]
 8000d24:	4618      	mov	r0, r3
 8000d26:	f000 fcdd 	bl	80016e4 <RCC_SetFlashLatencyFromMSIRange>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d001      	beq.n	8000d34 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000d30:	2301      	movs	r3, #1
 8000d32:	e343      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000d34:	f000 fc4a 	bl	80015cc <HAL_RCC_GetSysClockFreq>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	4b52      	ldr	r3, [pc, #328]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000d3c:	689b      	ldr	r3, [r3, #8]
 8000d3e:	091b      	lsrs	r3, r3, #4
 8000d40:	f003 030f 	and.w	r3, r3, #15
 8000d44:	4950      	ldr	r1, [pc, #320]	; (8000e88 <HAL_RCC_OscConfig+0x274>)
 8000d46:	5ccb      	ldrb	r3, [r1, r3]
 8000d48:	f003 031f 	and.w	r3, r3, #31
 8000d4c:	fa22 f303 	lsr.w	r3, r2, r3
 8000d50:	4a4e      	ldr	r2, [pc, #312]	; (8000e8c <HAL_RCC_OscConfig+0x278>)
 8000d52:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000d54:	4b4e      	ldr	r3, [pc, #312]	; (8000e90 <HAL_RCC_OscConfig+0x27c>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f7ff fbe7 	bl	800052c <HAL_InitTick>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000d62:	7bfb      	ldrb	r3, [r7, #15]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d052      	beq.n	8000e0e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000d68:	7bfb      	ldrb	r3, [r7, #15]
 8000d6a:	e327      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	699b      	ldr	r3, [r3, #24]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d032      	beq.n	8000dda <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000d74:	4b43      	ldr	r3, [pc, #268]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a42      	ldr	r2, [pc, #264]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000d7a:	f043 0301 	orr.w	r3, r3, #1
 8000d7e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000d80:	f7ff fc24 	bl	80005cc <HAL_GetTick>
 8000d84:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000d86:	e008      	b.n	8000d9a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000d88:	f7ff fc20 	bl	80005cc <HAL_GetTick>
 8000d8c:	4602      	mov	r2, r0
 8000d8e:	693b      	ldr	r3, [r7, #16]
 8000d90:	1ad3      	subs	r3, r2, r3
 8000d92:	2b02      	cmp	r3, #2
 8000d94:	d901      	bls.n	8000d9a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000d96:	2303      	movs	r3, #3
 8000d98:	e310      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000d9a:	4b3a      	ldr	r3, [pc, #232]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f003 0302 	and.w	r3, r3, #2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d0f0      	beq.n	8000d88 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000da6:	4b37      	ldr	r3, [pc, #220]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a36      	ldr	r2, [pc, #216]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000dac:	f043 0308 	orr.w	r3, r3, #8
 8000db0:	6013      	str	r3, [r2, #0]
 8000db2:	4b34      	ldr	r3, [pc, #208]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6a1b      	ldr	r3, [r3, #32]
 8000dbe:	4931      	ldr	r1, [pc, #196]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000dc0:	4313      	orrs	r3, r2
 8000dc2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000dc4:	4b2f      	ldr	r3, [pc, #188]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	69db      	ldr	r3, [r3, #28]
 8000dd0:	021b      	lsls	r3, r3, #8
 8000dd2:	492c      	ldr	r1, [pc, #176]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	604b      	str	r3, [r1, #4]
 8000dd8:	e01a      	b.n	8000e10 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000dda:	4b2a      	ldr	r3, [pc, #168]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4a29      	ldr	r2, [pc, #164]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000de0:	f023 0301 	bic.w	r3, r3, #1
 8000de4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000de6:	f7ff fbf1 	bl	80005cc <HAL_GetTick>
 8000dea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000dec:	e008      	b.n	8000e00 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000dee:	f7ff fbed 	bl	80005cc <HAL_GetTick>
 8000df2:	4602      	mov	r2, r0
 8000df4:	693b      	ldr	r3, [r7, #16]
 8000df6:	1ad3      	subs	r3, r2, r3
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	d901      	bls.n	8000e00 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000dfc:	2303      	movs	r3, #3
 8000dfe:	e2dd      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e00:	4b20      	ldr	r3, [pc, #128]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f003 0302 	and.w	r3, r3, #2
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d1f0      	bne.n	8000dee <HAL_RCC_OscConfig+0x1da>
 8000e0c:	e000      	b.n	8000e10 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e0e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f003 0301 	and.w	r3, r3, #1
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d074      	beq.n	8000f06 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000e1c:	69bb      	ldr	r3, [r7, #24]
 8000e1e:	2b08      	cmp	r3, #8
 8000e20:	d005      	beq.n	8000e2e <HAL_RCC_OscConfig+0x21a>
 8000e22:	69bb      	ldr	r3, [r7, #24]
 8000e24:	2b0c      	cmp	r3, #12
 8000e26:	d10e      	bne.n	8000e46 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	2b03      	cmp	r3, #3
 8000e2c:	d10b      	bne.n	8000e46 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e2e:	4b15      	ldr	r3, [pc, #84]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d064      	beq.n	8000f04 <HAL_RCC_OscConfig+0x2f0>
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d160      	bne.n	8000f04 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000e42:	2301      	movs	r3, #1
 8000e44:	e2ba      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e4e:	d106      	bne.n	8000e5e <HAL_RCC_OscConfig+0x24a>
 8000e50:	4b0c      	ldr	r3, [pc, #48]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a0b      	ldr	r2, [pc, #44]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000e56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e5a:	6013      	str	r3, [r2, #0]
 8000e5c:	e026      	b.n	8000eac <HAL_RCC_OscConfig+0x298>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e66:	d115      	bne.n	8000e94 <HAL_RCC_OscConfig+0x280>
 8000e68:	4b06      	ldr	r3, [pc, #24]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a05      	ldr	r2, [pc, #20]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000e6e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e72:	6013      	str	r3, [r2, #0]
 8000e74:	4b03      	ldr	r3, [pc, #12]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a02      	ldr	r2, [pc, #8]	; (8000e84 <HAL_RCC_OscConfig+0x270>)
 8000e7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e7e:	6013      	str	r3, [r2, #0]
 8000e80:	e014      	b.n	8000eac <HAL_RCC_OscConfig+0x298>
 8000e82:	bf00      	nop
 8000e84:	40021000 	.word	0x40021000
 8000e88:	08001f10 	.word	0x08001f10
 8000e8c:	20000000 	.word	0x20000000
 8000e90:	20000004 	.word	0x20000004
 8000e94:	4ba0      	ldr	r3, [pc, #640]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a9f      	ldr	r2, [pc, #636]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000e9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e9e:	6013      	str	r3, [r2, #0]
 8000ea0:	4b9d      	ldr	r3, [pc, #628]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a9c      	ldr	r2, [pc, #624]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000ea6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000eaa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d013      	beq.n	8000edc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000eb4:	f7ff fb8a 	bl	80005cc <HAL_GetTick>
 8000eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000eba:	e008      	b.n	8000ece <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ebc:	f7ff fb86 	bl	80005cc <HAL_GetTick>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	693b      	ldr	r3, [r7, #16]
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	2b64      	cmp	r3, #100	; 0x64
 8000ec8:	d901      	bls.n	8000ece <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000eca:	2303      	movs	r3, #3
 8000ecc:	e276      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ece:	4b92      	ldr	r3, [pc, #584]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d0f0      	beq.n	8000ebc <HAL_RCC_OscConfig+0x2a8>
 8000eda:	e014      	b.n	8000f06 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000edc:	f7ff fb76 	bl	80005cc <HAL_GetTick>
 8000ee0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ee2:	e008      	b.n	8000ef6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ee4:	f7ff fb72 	bl	80005cc <HAL_GetTick>
 8000ee8:	4602      	mov	r2, r0
 8000eea:	693b      	ldr	r3, [r7, #16]
 8000eec:	1ad3      	subs	r3, r2, r3
 8000eee:	2b64      	cmp	r3, #100	; 0x64
 8000ef0:	d901      	bls.n	8000ef6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000ef2:	2303      	movs	r3, #3
 8000ef4:	e262      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ef6:	4b88      	ldr	r3, [pc, #544]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d1f0      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x2d0>
 8000f02:	e000      	b.n	8000f06 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f003 0302 	and.w	r3, r3, #2
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d060      	beq.n	8000fd4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000f12:	69bb      	ldr	r3, [r7, #24]
 8000f14:	2b04      	cmp	r3, #4
 8000f16:	d005      	beq.n	8000f24 <HAL_RCC_OscConfig+0x310>
 8000f18:	69bb      	ldr	r3, [r7, #24]
 8000f1a:	2b0c      	cmp	r3, #12
 8000f1c:	d119      	bne.n	8000f52 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	2b02      	cmp	r3, #2
 8000f22:	d116      	bne.n	8000f52 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f24:	4b7c      	ldr	r3, [pc, #496]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d005      	beq.n	8000f3c <HAL_RCC_OscConfig+0x328>
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	68db      	ldr	r3, [r3, #12]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d101      	bne.n	8000f3c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e23f      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f3c:	4b76      	ldr	r3, [pc, #472]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	691b      	ldr	r3, [r3, #16]
 8000f48:	061b      	lsls	r3, r3, #24
 8000f4a:	4973      	ldr	r1, [pc, #460]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f50:	e040      	b.n	8000fd4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	68db      	ldr	r3, [r3, #12]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d023      	beq.n	8000fa2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f5a:	4b6f      	ldr	r3, [pc, #444]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	4a6e      	ldr	r2, [pc, #440]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000f60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f66:	f7ff fb31 	bl	80005cc <HAL_GetTick>
 8000f6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f6c:	e008      	b.n	8000f80 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f6e:	f7ff fb2d 	bl	80005cc <HAL_GetTick>
 8000f72:	4602      	mov	r2, r0
 8000f74:	693b      	ldr	r3, [r7, #16]
 8000f76:	1ad3      	subs	r3, r2, r3
 8000f78:	2b02      	cmp	r3, #2
 8000f7a:	d901      	bls.n	8000f80 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	e21d      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000f80:	4b65      	ldr	r3, [pc, #404]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d0f0      	beq.n	8000f6e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f8c:	4b62      	ldr	r3, [pc, #392]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	691b      	ldr	r3, [r3, #16]
 8000f98:	061b      	lsls	r3, r3, #24
 8000f9a:	495f      	ldr	r1, [pc, #380]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	604b      	str	r3, [r1, #4]
 8000fa0:	e018      	b.n	8000fd4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fa2:	4b5d      	ldr	r3, [pc, #372]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	4a5c      	ldr	r2, [pc, #368]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000fa8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000fac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fae:	f7ff fb0d 	bl	80005cc <HAL_GetTick>
 8000fb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000fb4:	e008      	b.n	8000fc8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fb6:	f7ff fb09 	bl	80005cc <HAL_GetTick>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	1ad3      	subs	r3, r2, r3
 8000fc0:	2b02      	cmp	r3, #2
 8000fc2:	d901      	bls.n	8000fc8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000fc4:	2303      	movs	r3, #3
 8000fc6:	e1f9      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000fc8:	4b53      	ldr	r3, [pc, #332]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d1f0      	bne.n	8000fb6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f003 0308 	and.w	r3, r3, #8
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d03c      	beq.n	800105a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	695b      	ldr	r3, [r3, #20]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d01c      	beq.n	8001022 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fe8:	4b4b      	ldr	r3, [pc, #300]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000fea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000fee:	4a4a      	ldr	r2, [pc, #296]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ff8:	f7ff fae8 	bl	80005cc <HAL_GetTick>
 8000ffc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000ffe:	e008      	b.n	8001012 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001000:	f7ff fae4 	bl	80005cc <HAL_GetTick>
 8001004:	4602      	mov	r2, r0
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	2b02      	cmp	r3, #2
 800100c:	d901      	bls.n	8001012 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800100e:	2303      	movs	r3, #3
 8001010:	e1d4      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001012:	4b41      	ldr	r3, [pc, #260]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8001014:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001018:	f003 0302 	and.w	r3, r3, #2
 800101c:	2b00      	cmp	r3, #0
 800101e:	d0ef      	beq.n	8001000 <HAL_RCC_OscConfig+0x3ec>
 8001020:	e01b      	b.n	800105a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001022:	4b3d      	ldr	r3, [pc, #244]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8001024:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001028:	4a3b      	ldr	r2, [pc, #236]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 800102a:	f023 0301 	bic.w	r3, r3, #1
 800102e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001032:	f7ff facb 	bl	80005cc <HAL_GetTick>
 8001036:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001038:	e008      	b.n	800104c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800103a:	f7ff fac7 	bl	80005cc <HAL_GetTick>
 800103e:	4602      	mov	r2, r0
 8001040:	693b      	ldr	r3, [r7, #16]
 8001042:	1ad3      	subs	r3, r2, r3
 8001044:	2b02      	cmp	r3, #2
 8001046:	d901      	bls.n	800104c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001048:	2303      	movs	r3, #3
 800104a:	e1b7      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800104c:	4b32      	ldr	r3, [pc, #200]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 800104e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001052:	f003 0302 	and.w	r3, r3, #2
 8001056:	2b00      	cmp	r3, #0
 8001058:	d1ef      	bne.n	800103a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f003 0304 	and.w	r3, r3, #4
 8001062:	2b00      	cmp	r3, #0
 8001064:	f000 80a6 	beq.w	80011b4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001068:	2300      	movs	r3, #0
 800106a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800106c:	4b2a      	ldr	r3, [pc, #168]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 800106e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001070:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001074:	2b00      	cmp	r3, #0
 8001076:	d10d      	bne.n	8001094 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001078:	4b27      	ldr	r3, [pc, #156]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 800107a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800107c:	4a26      	ldr	r2, [pc, #152]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 800107e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001082:	6593      	str	r3, [r2, #88]	; 0x58
 8001084:	4b24      	ldr	r3, [pc, #144]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8001086:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001088:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800108c:	60bb      	str	r3, [r7, #8]
 800108e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001090:	2301      	movs	r3, #1
 8001092:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001094:	4b21      	ldr	r3, [pc, #132]	; (800111c <HAL_RCC_OscConfig+0x508>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800109c:	2b00      	cmp	r3, #0
 800109e:	d118      	bne.n	80010d2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80010a0:	4b1e      	ldr	r3, [pc, #120]	; (800111c <HAL_RCC_OscConfig+0x508>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4a1d      	ldr	r2, [pc, #116]	; (800111c <HAL_RCC_OscConfig+0x508>)
 80010a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010aa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010ac:	f7ff fa8e 	bl	80005cc <HAL_GetTick>
 80010b0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010b2:	e008      	b.n	80010c6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010b4:	f7ff fa8a 	bl	80005cc <HAL_GetTick>
 80010b8:	4602      	mov	r2, r0
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	2b02      	cmp	r3, #2
 80010c0:	d901      	bls.n	80010c6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80010c2:	2303      	movs	r3, #3
 80010c4:	e17a      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010c6:	4b15      	ldr	r3, [pc, #84]	; (800111c <HAL_RCC_OscConfig+0x508>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d0f0      	beq.n	80010b4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d108      	bne.n	80010ec <HAL_RCC_OscConfig+0x4d8>
 80010da:	4b0f      	ldr	r3, [pc, #60]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 80010dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80010e0:	4a0d      	ldr	r2, [pc, #52]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 80010e2:	f043 0301 	orr.w	r3, r3, #1
 80010e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80010ea:	e029      	b.n	8001140 <HAL_RCC_OscConfig+0x52c>
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	689b      	ldr	r3, [r3, #8]
 80010f0:	2b05      	cmp	r3, #5
 80010f2:	d115      	bne.n	8001120 <HAL_RCC_OscConfig+0x50c>
 80010f4:	4b08      	ldr	r3, [pc, #32]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 80010f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80010fa:	4a07      	ldr	r2, [pc, #28]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 80010fc:	f043 0304 	orr.w	r3, r3, #4
 8001100:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001104:	4b04      	ldr	r3, [pc, #16]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 8001106:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800110a:	4a03      	ldr	r2, [pc, #12]	; (8001118 <HAL_RCC_OscConfig+0x504>)
 800110c:	f043 0301 	orr.w	r3, r3, #1
 8001110:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001114:	e014      	b.n	8001140 <HAL_RCC_OscConfig+0x52c>
 8001116:	bf00      	nop
 8001118:	40021000 	.word	0x40021000
 800111c:	40007000 	.word	0x40007000
 8001120:	4b9c      	ldr	r3, [pc, #624]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 8001122:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001126:	4a9b      	ldr	r2, [pc, #620]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 8001128:	f023 0301 	bic.w	r3, r3, #1
 800112c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001130:	4b98      	ldr	r3, [pc, #608]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 8001132:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001136:	4a97      	ldr	r2, [pc, #604]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 8001138:	f023 0304 	bic.w	r3, r3, #4
 800113c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	689b      	ldr	r3, [r3, #8]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d016      	beq.n	8001176 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001148:	f7ff fa40 	bl	80005cc <HAL_GetTick>
 800114c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800114e:	e00a      	b.n	8001166 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001150:	f7ff fa3c 	bl	80005cc <HAL_GetTick>
 8001154:	4602      	mov	r2, r0
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	f241 3288 	movw	r2, #5000	; 0x1388
 800115e:	4293      	cmp	r3, r2
 8001160:	d901      	bls.n	8001166 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e12a      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001166:	4b8b      	ldr	r3, [pc, #556]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 8001168:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800116c:	f003 0302 	and.w	r3, r3, #2
 8001170:	2b00      	cmp	r3, #0
 8001172:	d0ed      	beq.n	8001150 <HAL_RCC_OscConfig+0x53c>
 8001174:	e015      	b.n	80011a2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001176:	f7ff fa29 	bl	80005cc <HAL_GetTick>
 800117a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800117c:	e00a      	b.n	8001194 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800117e:	f7ff fa25 	bl	80005cc <HAL_GetTick>
 8001182:	4602      	mov	r2, r0
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	1ad3      	subs	r3, r2, r3
 8001188:	f241 3288 	movw	r2, #5000	; 0x1388
 800118c:	4293      	cmp	r3, r2
 800118e:	d901      	bls.n	8001194 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001190:	2303      	movs	r3, #3
 8001192:	e113      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001194:	4b7f      	ldr	r3, [pc, #508]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 8001196:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800119a:	f003 0302 	and.w	r3, r3, #2
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d1ed      	bne.n	800117e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80011a2:	7ffb      	ldrb	r3, [r7, #31]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d105      	bne.n	80011b4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011a8:	4b7a      	ldr	r3, [pc, #488]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 80011aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011ac:	4a79      	ldr	r2, [pc, #484]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 80011ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011b2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	f000 80fe 	beq.w	80013ba <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011c2:	2b02      	cmp	r3, #2
 80011c4:	f040 80d0 	bne.w	8001368 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80011c8:	4b72      	ldr	r3, [pc, #456]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	f003 0203 	and.w	r2, r3, #3
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011d8:	429a      	cmp	r2, r3
 80011da:	d130      	bne.n	800123e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e6:	3b01      	subs	r3, #1
 80011e8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80011ea:	429a      	cmp	r2, r3
 80011ec:	d127      	bne.n	800123e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011f8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80011fa:	429a      	cmp	r2, r3
 80011fc:	d11f      	bne.n	800123e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80011fe:	697b      	ldr	r3, [r7, #20]
 8001200:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001204:	687a      	ldr	r2, [r7, #4]
 8001206:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001208:	2a07      	cmp	r2, #7
 800120a:	bf14      	ite	ne
 800120c:	2201      	movne	r2, #1
 800120e:	2200      	moveq	r2, #0
 8001210:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001212:	4293      	cmp	r3, r2
 8001214:	d113      	bne.n	800123e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001220:	085b      	lsrs	r3, r3, #1
 8001222:	3b01      	subs	r3, #1
 8001224:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001226:	429a      	cmp	r2, r3
 8001228:	d109      	bne.n	800123e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001234:	085b      	lsrs	r3, r3, #1
 8001236:	3b01      	subs	r3, #1
 8001238:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800123a:	429a      	cmp	r2, r3
 800123c:	d06e      	beq.n	800131c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	2b0c      	cmp	r3, #12
 8001242:	d069      	beq.n	8001318 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001244:	4b53      	ldr	r3, [pc, #332]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800124c:	2b00      	cmp	r3, #0
 800124e:	d105      	bne.n	800125c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001250:	4b50      	ldr	r3, [pc, #320]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800125c:	2301      	movs	r3, #1
 800125e:	e0ad      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001260:	4b4c      	ldr	r3, [pc, #304]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a4b      	ldr	r2, [pc, #300]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 8001266:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800126a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800126c:	f7ff f9ae 	bl	80005cc <HAL_GetTick>
 8001270:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001272:	e008      	b.n	8001286 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001274:	f7ff f9aa 	bl	80005cc <HAL_GetTick>
 8001278:	4602      	mov	r2, r0
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	2b02      	cmp	r3, #2
 8001280:	d901      	bls.n	8001286 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001282:	2303      	movs	r3, #3
 8001284:	e09a      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001286:	4b43      	ldr	r3, [pc, #268]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800128e:	2b00      	cmp	r3, #0
 8001290:	d1f0      	bne.n	8001274 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001292:	4b40      	ldr	r3, [pc, #256]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 8001294:	68da      	ldr	r2, [r3, #12]
 8001296:	4b40      	ldr	r3, [pc, #256]	; (8001398 <HAL_RCC_OscConfig+0x784>)
 8001298:	4013      	ands	r3, r2
 800129a:	687a      	ldr	r2, [r7, #4]
 800129c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80012a2:	3a01      	subs	r2, #1
 80012a4:	0112      	lsls	r2, r2, #4
 80012a6:	4311      	orrs	r1, r2
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80012ac:	0212      	lsls	r2, r2, #8
 80012ae:	4311      	orrs	r1, r2
 80012b0:	687a      	ldr	r2, [r7, #4]
 80012b2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80012b4:	0852      	lsrs	r2, r2, #1
 80012b6:	3a01      	subs	r2, #1
 80012b8:	0552      	lsls	r2, r2, #21
 80012ba:	4311      	orrs	r1, r2
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80012c0:	0852      	lsrs	r2, r2, #1
 80012c2:	3a01      	subs	r2, #1
 80012c4:	0652      	lsls	r2, r2, #25
 80012c6:	4311      	orrs	r1, r2
 80012c8:	687a      	ldr	r2, [r7, #4]
 80012ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80012cc:	0912      	lsrs	r2, r2, #4
 80012ce:	0452      	lsls	r2, r2, #17
 80012d0:	430a      	orrs	r2, r1
 80012d2:	4930      	ldr	r1, [pc, #192]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 80012d4:	4313      	orrs	r3, r2
 80012d6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80012d8:	4b2e      	ldr	r3, [pc, #184]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a2d      	ldr	r2, [pc, #180]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 80012de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80012e2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80012e4:	4b2b      	ldr	r3, [pc, #172]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	4a2a      	ldr	r2, [pc, #168]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 80012ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80012ee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80012f0:	f7ff f96c 	bl	80005cc <HAL_GetTick>
 80012f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012f6:	e008      	b.n	800130a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012f8:	f7ff f968 	bl	80005cc <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	2b02      	cmp	r3, #2
 8001304:	d901      	bls.n	800130a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001306:	2303      	movs	r3, #3
 8001308:	e058      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800130a:	4b22      	ldr	r3, [pc, #136]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d0f0      	beq.n	80012f8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001316:	e050      	b.n	80013ba <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	e04f      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800131c:	4b1d      	ldr	r3, [pc, #116]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001324:	2b00      	cmp	r3, #0
 8001326:	d148      	bne.n	80013ba <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001328:	4b1a      	ldr	r3, [pc, #104]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a19      	ldr	r2, [pc, #100]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 800132e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001332:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001334:	4b17      	ldr	r3, [pc, #92]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	4a16      	ldr	r2, [pc, #88]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 800133a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800133e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001340:	f7ff f944 	bl	80005cc <HAL_GetTick>
 8001344:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001346:	e008      	b.n	800135a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001348:	f7ff f940 	bl	80005cc <HAL_GetTick>
 800134c:	4602      	mov	r2, r0
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	2b02      	cmp	r3, #2
 8001354:	d901      	bls.n	800135a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001356:	2303      	movs	r3, #3
 8001358:	e030      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800135a:	4b0e      	ldr	r3, [pc, #56]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001362:	2b00      	cmp	r3, #0
 8001364:	d0f0      	beq.n	8001348 <HAL_RCC_OscConfig+0x734>
 8001366:	e028      	b.n	80013ba <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	2b0c      	cmp	r3, #12
 800136c:	d023      	beq.n	80013b6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800136e:	4b09      	ldr	r3, [pc, #36]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a08      	ldr	r2, [pc, #32]	; (8001394 <HAL_RCC_OscConfig+0x780>)
 8001374:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001378:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800137a:	f7ff f927 	bl	80005cc <HAL_GetTick>
 800137e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001380:	e00c      	b.n	800139c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001382:	f7ff f923 	bl	80005cc <HAL_GetTick>
 8001386:	4602      	mov	r2, r0
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	1ad3      	subs	r3, r2, r3
 800138c:	2b02      	cmp	r3, #2
 800138e:	d905      	bls.n	800139c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001390:	2303      	movs	r3, #3
 8001392:	e013      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
 8001394:	40021000 	.word	0x40021000
 8001398:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800139c:	4b09      	ldr	r3, [pc, #36]	; (80013c4 <HAL_RCC_OscConfig+0x7b0>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d1ec      	bne.n	8001382 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80013a8:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <HAL_RCC_OscConfig+0x7b0>)
 80013aa:	68da      	ldr	r2, [r3, #12]
 80013ac:	4905      	ldr	r1, [pc, #20]	; (80013c4 <HAL_RCC_OscConfig+0x7b0>)
 80013ae:	4b06      	ldr	r3, [pc, #24]	; (80013c8 <HAL_RCC_OscConfig+0x7b4>)
 80013b0:	4013      	ands	r3, r2
 80013b2:	60cb      	str	r3, [r1, #12]
 80013b4:	e001      	b.n	80013ba <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e000      	b.n	80013bc <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80013ba:	2300      	movs	r3, #0
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3720      	adds	r7, #32
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	40021000 	.word	0x40021000
 80013c8:	feeefffc 	.word	0xfeeefffc

080013cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b084      	sub	sp, #16
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d101      	bne.n	80013e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	e0e7      	b.n	80015b0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013e0:	4b75      	ldr	r3, [pc, #468]	; (80015b8 <HAL_RCC_ClockConfig+0x1ec>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f003 0307 	and.w	r3, r3, #7
 80013e8:	683a      	ldr	r2, [r7, #0]
 80013ea:	429a      	cmp	r2, r3
 80013ec:	d910      	bls.n	8001410 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ee:	4b72      	ldr	r3, [pc, #456]	; (80015b8 <HAL_RCC_ClockConfig+0x1ec>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f023 0207 	bic.w	r2, r3, #7
 80013f6:	4970      	ldr	r1, [pc, #448]	; (80015b8 <HAL_RCC_ClockConfig+0x1ec>)
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	4313      	orrs	r3, r2
 80013fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013fe:	4b6e      	ldr	r3, [pc, #440]	; (80015b8 <HAL_RCC_ClockConfig+0x1ec>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f003 0307 	and.w	r3, r3, #7
 8001406:	683a      	ldr	r2, [r7, #0]
 8001408:	429a      	cmp	r2, r3
 800140a:	d001      	beq.n	8001410 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e0cf      	b.n	80015b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f003 0302 	and.w	r3, r3, #2
 8001418:	2b00      	cmp	r3, #0
 800141a:	d010      	beq.n	800143e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	689a      	ldr	r2, [r3, #8]
 8001420:	4b66      	ldr	r3, [pc, #408]	; (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001428:	429a      	cmp	r2, r3
 800142a:	d908      	bls.n	800143e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800142c:	4b63      	ldr	r3, [pc, #396]	; (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	4960      	ldr	r1, [pc, #384]	; (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 800143a:	4313      	orrs	r3, r2
 800143c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f003 0301 	and.w	r3, r3, #1
 8001446:	2b00      	cmp	r3, #0
 8001448:	d04c      	beq.n	80014e4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	2b03      	cmp	r3, #3
 8001450:	d107      	bne.n	8001462 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001452:	4b5a      	ldr	r3, [pc, #360]	; (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800145a:	2b00      	cmp	r3, #0
 800145c:	d121      	bne.n	80014a2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800145e:	2301      	movs	r3, #1
 8001460:	e0a6      	b.n	80015b0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	2b02      	cmp	r3, #2
 8001468:	d107      	bne.n	800147a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800146a:	4b54      	ldr	r3, [pc, #336]	; (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001472:	2b00      	cmp	r3, #0
 8001474:	d115      	bne.n	80014a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001476:	2301      	movs	r3, #1
 8001478:	e09a      	b.n	80015b0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d107      	bne.n	8001492 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001482:	4b4e      	ldr	r3, [pc, #312]	; (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f003 0302 	and.w	r3, r3, #2
 800148a:	2b00      	cmp	r3, #0
 800148c:	d109      	bne.n	80014a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e08e      	b.n	80015b0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001492:	4b4a      	ldr	r3, [pc, #296]	; (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800149a:	2b00      	cmp	r3, #0
 800149c:	d101      	bne.n	80014a2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e086      	b.n	80015b0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80014a2:	4b46      	ldr	r3, [pc, #280]	; (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 80014a4:	689b      	ldr	r3, [r3, #8]
 80014a6:	f023 0203 	bic.w	r2, r3, #3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	4943      	ldr	r1, [pc, #268]	; (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 80014b0:	4313      	orrs	r3, r2
 80014b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80014b4:	f7ff f88a 	bl	80005cc <HAL_GetTick>
 80014b8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014ba:	e00a      	b.n	80014d2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014bc:	f7ff f886 	bl	80005cc <HAL_GetTick>
 80014c0:	4602      	mov	r2, r0
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d901      	bls.n	80014d2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80014ce:	2303      	movs	r3, #3
 80014d0:	e06e      	b.n	80015b0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014d2:	4b3a      	ldr	r3, [pc, #232]	; (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	f003 020c 	and.w	r2, r3, #12
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d1eb      	bne.n	80014bc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f003 0302 	and.w	r3, r3, #2
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d010      	beq.n	8001512 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	689a      	ldr	r2, [r3, #8]
 80014f4:	4b31      	ldr	r3, [pc, #196]	; (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d208      	bcs.n	8001512 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001500:	4b2e      	ldr	r3, [pc, #184]	; (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	492b      	ldr	r1, [pc, #172]	; (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 800150e:	4313      	orrs	r3, r2
 8001510:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001512:	4b29      	ldr	r3, [pc, #164]	; (80015b8 <HAL_RCC_ClockConfig+0x1ec>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 0307 	and.w	r3, r3, #7
 800151a:	683a      	ldr	r2, [r7, #0]
 800151c:	429a      	cmp	r2, r3
 800151e:	d210      	bcs.n	8001542 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001520:	4b25      	ldr	r3, [pc, #148]	; (80015b8 <HAL_RCC_ClockConfig+0x1ec>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f023 0207 	bic.w	r2, r3, #7
 8001528:	4923      	ldr	r1, [pc, #140]	; (80015b8 <HAL_RCC_ClockConfig+0x1ec>)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	4313      	orrs	r3, r2
 800152e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001530:	4b21      	ldr	r3, [pc, #132]	; (80015b8 <HAL_RCC_ClockConfig+0x1ec>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f003 0307 	and.w	r3, r3, #7
 8001538:	683a      	ldr	r2, [r7, #0]
 800153a:	429a      	cmp	r2, r3
 800153c:	d001      	beq.n	8001542 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e036      	b.n	80015b0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 0304 	and.w	r3, r3, #4
 800154a:	2b00      	cmp	r3, #0
 800154c:	d008      	beq.n	8001560 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800154e:	4b1b      	ldr	r3, [pc, #108]	; (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 8001550:	689b      	ldr	r3, [r3, #8]
 8001552:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	68db      	ldr	r3, [r3, #12]
 800155a:	4918      	ldr	r1, [pc, #96]	; (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 800155c:	4313      	orrs	r3, r2
 800155e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 0308 	and.w	r3, r3, #8
 8001568:	2b00      	cmp	r3, #0
 800156a:	d009      	beq.n	8001580 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800156c:	4b13      	ldr	r3, [pc, #76]	; (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	691b      	ldr	r3, [r3, #16]
 8001578:	00db      	lsls	r3, r3, #3
 800157a:	4910      	ldr	r1, [pc, #64]	; (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 800157c:	4313      	orrs	r3, r2
 800157e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001580:	f000 f824 	bl	80015cc <HAL_RCC_GetSysClockFreq>
 8001584:	4602      	mov	r2, r0
 8001586:	4b0d      	ldr	r3, [pc, #52]	; (80015bc <HAL_RCC_ClockConfig+0x1f0>)
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	091b      	lsrs	r3, r3, #4
 800158c:	f003 030f 	and.w	r3, r3, #15
 8001590:	490b      	ldr	r1, [pc, #44]	; (80015c0 <HAL_RCC_ClockConfig+0x1f4>)
 8001592:	5ccb      	ldrb	r3, [r1, r3]
 8001594:	f003 031f 	and.w	r3, r3, #31
 8001598:	fa22 f303 	lsr.w	r3, r2, r3
 800159c:	4a09      	ldr	r2, [pc, #36]	; (80015c4 <HAL_RCC_ClockConfig+0x1f8>)
 800159e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80015a0:	4b09      	ldr	r3, [pc, #36]	; (80015c8 <HAL_RCC_ClockConfig+0x1fc>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7fe ffc1 	bl	800052c <HAL_InitTick>
 80015aa:	4603      	mov	r3, r0
 80015ac:	72fb      	strb	r3, [r7, #11]

  return status;
 80015ae:	7afb      	ldrb	r3, [r7, #11]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3710      	adds	r7, #16
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	40022000 	.word	0x40022000
 80015bc:	40021000 	.word	0x40021000
 80015c0:	08001f10 	.word	0x08001f10
 80015c4:	20000000 	.word	0x20000000
 80015c8:	20000004 	.word	0x20000004

080015cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b089      	sub	sp, #36	; 0x24
 80015d0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80015d2:	2300      	movs	r3, #0
 80015d4:	61fb      	str	r3, [r7, #28]
 80015d6:	2300      	movs	r3, #0
 80015d8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015da:	4b3e      	ldr	r3, [pc, #248]	; (80016d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	f003 030c 	and.w	r3, r3, #12
 80015e2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015e4:	4b3b      	ldr	r3, [pc, #236]	; (80016d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	f003 0303 	and.w	r3, r3, #3
 80015ec:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d005      	beq.n	8001600 <HAL_RCC_GetSysClockFreq+0x34>
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	2b0c      	cmp	r3, #12
 80015f8:	d121      	bne.n	800163e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d11e      	bne.n	800163e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001600:	4b34      	ldr	r3, [pc, #208]	; (80016d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 0308 	and.w	r3, r3, #8
 8001608:	2b00      	cmp	r3, #0
 800160a:	d107      	bne.n	800161c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800160c:	4b31      	ldr	r3, [pc, #196]	; (80016d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800160e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001612:	0a1b      	lsrs	r3, r3, #8
 8001614:	f003 030f 	and.w	r3, r3, #15
 8001618:	61fb      	str	r3, [r7, #28]
 800161a:	e005      	b.n	8001628 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800161c:	4b2d      	ldr	r3, [pc, #180]	; (80016d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	091b      	lsrs	r3, r3, #4
 8001622:	f003 030f 	and.w	r3, r3, #15
 8001626:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001628:	4a2b      	ldr	r2, [pc, #172]	; (80016d8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001630:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d10d      	bne.n	8001654 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800163c:	e00a      	b.n	8001654 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	2b04      	cmp	r3, #4
 8001642:	d102      	bne.n	800164a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001644:	4b25      	ldr	r3, [pc, #148]	; (80016dc <HAL_RCC_GetSysClockFreq+0x110>)
 8001646:	61bb      	str	r3, [r7, #24]
 8001648:	e004      	b.n	8001654 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	2b08      	cmp	r3, #8
 800164e:	d101      	bne.n	8001654 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001650:	4b23      	ldr	r3, [pc, #140]	; (80016e0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001652:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	2b0c      	cmp	r3, #12
 8001658:	d134      	bne.n	80016c4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800165a:	4b1e      	ldr	r3, [pc, #120]	; (80016d4 <HAL_RCC_GetSysClockFreq+0x108>)
 800165c:	68db      	ldr	r3, [r3, #12]
 800165e:	f003 0303 	and.w	r3, r3, #3
 8001662:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	2b02      	cmp	r3, #2
 8001668:	d003      	beq.n	8001672 <HAL_RCC_GetSysClockFreq+0xa6>
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	2b03      	cmp	r3, #3
 800166e:	d003      	beq.n	8001678 <HAL_RCC_GetSysClockFreq+0xac>
 8001670:	e005      	b.n	800167e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001672:	4b1a      	ldr	r3, [pc, #104]	; (80016dc <HAL_RCC_GetSysClockFreq+0x110>)
 8001674:	617b      	str	r3, [r7, #20]
      break;
 8001676:	e005      	b.n	8001684 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001678:	4b19      	ldr	r3, [pc, #100]	; (80016e0 <HAL_RCC_GetSysClockFreq+0x114>)
 800167a:	617b      	str	r3, [r7, #20]
      break;
 800167c:	e002      	b.n	8001684 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	617b      	str	r3, [r7, #20]
      break;
 8001682:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001684:	4b13      	ldr	r3, [pc, #76]	; (80016d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	091b      	lsrs	r3, r3, #4
 800168a:	f003 0307 	and.w	r3, r3, #7
 800168e:	3301      	adds	r3, #1
 8001690:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001692:	4b10      	ldr	r3, [pc, #64]	; (80016d4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	0a1b      	lsrs	r3, r3, #8
 8001698:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800169c:	697a      	ldr	r2, [r7, #20]
 800169e:	fb03 f202 	mul.w	r2, r3, r2
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80016a8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80016aa:	4b0a      	ldr	r3, [pc, #40]	; (80016d4 <HAL_RCC_GetSysClockFreq+0x108>)
 80016ac:	68db      	ldr	r3, [r3, #12]
 80016ae:	0e5b      	lsrs	r3, r3, #25
 80016b0:	f003 0303 	and.w	r3, r3, #3
 80016b4:	3301      	adds	r3, #1
 80016b6:	005b      	lsls	r3, r3, #1
 80016b8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80016ba:	697a      	ldr	r2, [r7, #20]
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	fbb2 f3f3 	udiv	r3, r2, r3
 80016c2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80016c4:	69bb      	ldr	r3, [r7, #24]
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3724      	adds	r7, #36	; 0x24
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	40021000 	.word	0x40021000
 80016d8:	08001f20 	.word	0x08001f20
 80016dc:	00f42400 	.word	0x00f42400
 80016e0:	007a1200 	.word	0x007a1200

080016e4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80016ec:	2300      	movs	r3, #0
 80016ee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80016f0:	4b2a      	ldr	r3, [pc, #168]	; (800179c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80016f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d003      	beq.n	8001704 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80016fc:	f7ff fa26 	bl	8000b4c <HAL_PWREx_GetVoltageRange>
 8001700:	6178      	str	r0, [r7, #20]
 8001702:	e014      	b.n	800172e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001704:	4b25      	ldr	r3, [pc, #148]	; (800179c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001706:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001708:	4a24      	ldr	r2, [pc, #144]	; (800179c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800170a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800170e:	6593      	str	r3, [r2, #88]	; 0x58
 8001710:	4b22      	ldr	r3, [pc, #136]	; (800179c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001712:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001714:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800171c:	f7ff fa16 	bl	8000b4c <HAL_PWREx_GetVoltageRange>
 8001720:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001722:	4b1e      	ldr	r3, [pc, #120]	; (800179c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001724:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001726:	4a1d      	ldr	r2, [pc, #116]	; (800179c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001728:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800172c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001734:	d10b      	bne.n	800174e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2b80      	cmp	r3, #128	; 0x80
 800173a:	d919      	bls.n	8001770 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2ba0      	cmp	r3, #160	; 0xa0
 8001740:	d902      	bls.n	8001748 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001742:	2302      	movs	r3, #2
 8001744:	613b      	str	r3, [r7, #16]
 8001746:	e013      	b.n	8001770 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001748:	2301      	movs	r3, #1
 800174a:	613b      	str	r3, [r7, #16]
 800174c:	e010      	b.n	8001770 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2b80      	cmp	r3, #128	; 0x80
 8001752:	d902      	bls.n	800175a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001754:	2303      	movs	r3, #3
 8001756:	613b      	str	r3, [r7, #16]
 8001758:	e00a      	b.n	8001770 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2b80      	cmp	r3, #128	; 0x80
 800175e:	d102      	bne.n	8001766 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001760:	2302      	movs	r3, #2
 8001762:	613b      	str	r3, [r7, #16]
 8001764:	e004      	b.n	8001770 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2b70      	cmp	r3, #112	; 0x70
 800176a:	d101      	bne.n	8001770 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800176c:	2301      	movs	r3, #1
 800176e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001770:	4b0b      	ldr	r3, [pc, #44]	; (80017a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f023 0207 	bic.w	r2, r3, #7
 8001778:	4909      	ldr	r1, [pc, #36]	; (80017a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	4313      	orrs	r3, r2
 800177e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001780:	4b07      	ldr	r3, [pc, #28]	; (80017a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f003 0307 	and.w	r3, r3, #7
 8001788:	693a      	ldr	r2, [r7, #16]
 800178a:	429a      	cmp	r2, r3
 800178c:	d001      	beq.n	8001792 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e000      	b.n	8001794 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001792:	2300      	movs	r3, #0
}
 8001794:	4618      	mov	r0, r3
 8001796:	3718      	adds	r7, #24
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40021000 	.word	0x40021000
 80017a0:	40022000 	.word	0x40022000

080017a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d101      	bne.n	80017b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80017b2:	2301      	movs	r3, #1
 80017b4:	e095      	b.n	80018e2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d108      	bne.n	80017d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80017c6:	d009      	beq.n	80017dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2200      	movs	r2, #0
 80017cc:	61da      	str	r2, [r3, #28]
 80017ce:	e005      	b.n	80017dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2200      	movs	r2, #0
 80017d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2200      	movs	r2, #0
 80017da:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2200      	movs	r2, #0
 80017e0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d106      	bne.n	80017fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2200      	movs	r2, #0
 80017f2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f7fe fdd8 	bl	80003ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2202      	movs	r2, #2
 8001800:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001812:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	68db      	ldr	r3, [r3, #12]
 8001818:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800181c:	d902      	bls.n	8001824 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800181e:	2300      	movs	r3, #0
 8001820:	60fb      	str	r3, [r7, #12]
 8001822:	e002      	b.n	800182a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001824:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001828:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	68db      	ldr	r3, [r3, #12]
 800182e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8001832:	d007      	beq.n	8001844 <HAL_SPI_Init+0xa0>
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800183c:	d002      	beq.n	8001844 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2200      	movs	r2, #0
 8001842:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8001854:	431a      	orrs	r2, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	691b      	ldr	r3, [r3, #16]
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	431a      	orrs	r2, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	695b      	ldr	r3, [r3, #20]
 8001864:	f003 0301 	and.w	r3, r3, #1
 8001868:	431a      	orrs	r2, r3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	699b      	ldr	r3, [r3, #24]
 800186e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001872:	431a      	orrs	r2, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	69db      	ldr	r3, [r3, #28]
 8001878:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800187c:	431a      	orrs	r2, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6a1b      	ldr	r3, [r3, #32]
 8001882:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001886:	ea42 0103 	orr.w	r1, r2, r3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800188e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	430a      	orrs	r2, r1
 8001898:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	699b      	ldr	r3, [r3, #24]
 800189e:	0c1b      	lsrs	r3, r3, #16
 80018a0:	f003 0204 	and.w	r2, r3, #4
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a8:	f003 0310 	and.w	r3, r3, #16
 80018ac:	431a      	orrs	r2, r3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018b2:	f003 0308 	and.w	r3, r3, #8
 80018b6:	431a      	orrs	r2, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80018c0:	ea42 0103 	orr.w	r1, r2, r3
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	430a      	orrs	r2, r1
 80018d0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2200      	movs	r2, #0
 80018d6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2201      	movs	r2, #1
 80018dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b088      	sub	sp, #32
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	60f8      	str	r0, [r7, #12]
 80018f2:	60b9      	str	r1, [r7, #8]
 80018f4:	603b      	str	r3, [r7, #0]
 80018f6:	4613      	mov	r3, r2
 80018f8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80018fa:	2300      	movs	r3, #0
 80018fc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8001904:	2b01      	cmp	r3, #1
 8001906:	d101      	bne.n	800190c <HAL_SPI_Transmit+0x22>
 8001908:	2302      	movs	r3, #2
 800190a:	e158      	b.n	8001bbe <HAL_SPI_Transmit+0x2d4>
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	2201      	movs	r2, #1
 8001910:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001914:	f7fe fe5a 	bl	80005cc <HAL_GetTick>
 8001918:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800191a:	88fb      	ldrh	r3, [r7, #6]
 800191c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8001924:	b2db      	uxtb	r3, r3
 8001926:	2b01      	cmp	r3, #1
 8001928:	d002      	beq.n	8001930 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800192a:	2302      	movs	r3, #2
 800192c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800192e:	e13d      	b.n	8001bac <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d002      	beq.n	800193c <HAL_SPI_Transmit+0x52>
 8001936:	88fb      	ldrh	r3, [r7, #6]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d102      	bne.n	8001942 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001940:	e134      	b.n	8001bac <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	2203      	movs	r2, #3
 8001946:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	2200      	movs	r2, #0
 800194e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	68ba      	ldr	r2, [r7, #8]
 8001954:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	88fa      	ldrh	r2, [r7, #6]
 800195a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	88fa      	ldrh	r2, [r7, #6]
 8001960:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	2200      	movs	r2, #0
 8001966:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	2200      	movs	r2, #0
 800196c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2200      	movs	r2, #0
 8001974:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2200      	movs	r2, #0
 800197c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	2200      	movs	r2, #0
 8001982:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800198c:	d10f      	bne.n	80019ae <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800199c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80019ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019b8:	2b40      	cmp	r3, #64	; 0x40
 80019ba:	d007      	beq.n	80019cc <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80019d4:	d94b      	bls.n	8001a6e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d002      	beq.n	80019e4 <HAL_SPI_Transmit+0xfa>
 80019de:	8afb      	ldrh	r3, [r7, #22]
 80019e0:	2b01      	cmp	r3, #1
 80019e2:	d13e      	bne.n	8001a62 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019e8:	881a      	ldrh	r2, [r3, #0]
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019f4:	1c9a      	adds	r2, r3, #2
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	3b01      	subs	r3, #1
 8001a02:	b29a      	uxth	r2, r3
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001a08:	e02b      	b.n	8001a62 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	689b      	ldr	r3, [r3, #8]
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d112      	bne.n	8001a3e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a1c:	881a      	ldrh	r2, [r3, #0]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a28:	1c9a      	adds	r2, r3, #2
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	3b01      	subs	r3, #1
 8001a36:	b29a      	uxth	r2, r3
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001a3c:	e011      	b.n	8001a62 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001a3e:	f7fe fdc5 	bl	80005cc <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	69bb      	ldr	r3, [r7, #24]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	683a      	ldr	r2, [r7, #0]
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	d803      	bhi.n	8001a56 <HAL_SPI_Transmit+0x16c>
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a54:	d102      	bne.n	8001a5c <HAL_SPI_Transmit+0x172>
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d102      	bne.n	8001a62 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001a60:	e0a4      	b.n	8001bac <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001a66:	b29b      	uxth	r3, r3
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d1ce      	bne.n	8001a0a <HAL_SPI_Transmit+0x120>
 8001a6c:	e07c      	b.n	8001b68 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d002      	beq.n	8001a7c <HAL_SPI_Transmit+0x192>
 8001a76:	8afb      	ldrh	r3, [r7, #22]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d170      	bne.n	8001b5e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d912      	bls.n	8001aac <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a8a:	881a      	ldrh	r2, [r3, #0]
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a96:	1c9a      	adds	r2, r3, #2
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001aa0:	b29b      	uxth	r3, r3
 8001aa2:	3b02      	subs	r3, #2
 8001aa4:	b29a      	uxth	r2, r3
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001aaa:	e058      	b.n	8001b5e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	330c      	adds	r3, #12
 8001ab6:	7812      	ldrb	r2, [r2, #0]
 8001ab8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001abe:	1c5a      	adds	r2, r3, #1
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	3b01      	subs	r3, #1
 8001acc:	b29a      	uxth	r2, r3
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8001ad2:	e044      	b.n	8001b5e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	2b02      	cmp	r3, #2
 8001ae0:	d12b      	bne.n	8001b3a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ae6:	b29b      	uxth	r3, r3
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d912      	bls.n	8001b12 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001af0:	881a      	ldrh	r2, [r3, #0]
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001afc:	1c9a      	adds	r2, r3, #2
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	3b02      	subs	r3, #2
 8001b0a:	b29a      	uxth	r2, r3
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001b10:	e025      	b.n	8001b5e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	330c      	adds	r3, #12
 8001b1c:	7812      	ldrb	r2, [r2, #0]
 8001b1e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b24:	1c5a      	adds	r2, r3, #1
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	3b01      	subs	r3, #1
 8001b32:	b29a      	uxth	r2, r3
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001b38:	e011      	b.n	8001b5e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001b3a:	f7fe fd47 	bl	80005cc <HAL_GetTick>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	69bb      	ldr	r3, [r7, #24]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	683a      	ldr	r2, [r7, #0]
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d803      	bhi.n	8001b52 <HAL_SPI_Transmit+0x268>
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b50:	d102      	bne.n	8001b58 <HAL_SPI_Transmit+0x26e>
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d102      	bne.n	8001b5e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8001b58:	2303      	movs	r3, #3
 8001b5a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001b5c:	e026      	b.n	8001bac <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001b62:	b29b      	uxth	r3, r3
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d1b5      	bne.n	8001ad4 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	6839      	ldr	r1, [r7, #0]
 8001b6c:	68f8      	ldr	r0, [r7, #12]
 8001b6e:	f000 f949 	bl	8001e04 <SPI_EndRxTxTransaction>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d002      	beq.n	8001b7e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	2220      	movs	r2, #32
 8001b7c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d10a      	bne.n	8001b9c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001b86:	2300      	movs	r3, #0
 8001b88:	613b      	str	r3, [r7, #16]
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	613b      	str	r3, [r7, #16]
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	613b      	str	r3, [r7, #16]
 8001b9a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d002      	beq.n	8001baa <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	77fb      	strb	r3, [r7, #31]
 8001ba8:	e000      	b.n	8001bac <HAL_SPI_Transmit+0x2c2>
  }

error:
 8001baa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8001bbc:	7ffb      	ldrb	r3, [r7, #31]
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3720      	adds	r7, #32
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
	...

08001bc8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b088      	sub	sp, #32
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	60f8      	str	r0, [r7, #12]
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	603b      	str	r3, [r7, #0]
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001bd8:	f7fe fcf8 	bl	80005cc <HAL_GetTick>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001be0:	1a9b      	subs	r3, r3, r2
 8001be2:	683a      	ldr	r2, [r7, #0]
 8001be4:	4413      	add	r3, r2
 8001be6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001be8:	f7fe fcf0 	bl	80005cc <HAL_GetTick>
 8001bec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001bee:	4b39      	ldr	r3, [pc, #228]	; (8001cd4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	015b      	lsls	r3, r3, #5
 8001bf4:	0d1b      	lsrs	r3, r3, #20
 8001bf6:	69fa      	ldr	r2, [r7, #28]
 8001bf8:	fb02 f303 	mul.w	r3, r2, r3
 8001bfc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001bfe:	e054      	b.n	8001caa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c06:	d050      	beq.n	8001caa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001c08:	f7fe fce0 	bl	80005cc <HAL_GetTick>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	69fa      	ldr	r2, [r7, #28]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d902      	bls.n	8001c1e <SPI_WaitFlagStateUntilTimeout+0x56>
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d13d      	bne.n	8001c9a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	685a      	ldr	r2, [r3, #4]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001c2c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001c36:	d111      	bne.n	8001c5c <SPI_WaitFlagStateUntilTimeout+0x94>
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c40:	d004      	beq.n	8001c4c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c4a:	d107      	bne.n	8001c5c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c5a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c64:	d10f      	bne.n	8001c86 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	681a      	ldr	r2, [r3, #0]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c74:	601a      	str	r2, [r3, #0]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c84:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2201      	movs	r2, #1
 8001c8a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2200      	movs	r2, #0
 8001c92:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8001c96:	2303      	movs	r3, #3
 8001c98:	e017      	b.n	8001cca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d101      	bne.n	8001ca4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	3b01      	subs	r3, #1
 8001ca8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	689a      	ldr	r2, [r3, #8]
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	68ba      	ldr	r2, [r7, #8]
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	bf0c      	ite	eq
 8001cba:	2301      	moveq	r3, #1
 8001cbc:	2300      	movne	r3, #0
 8001cbe:	b2db      	uxtb	r3, r3
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	79fb      	ldrb	r3, [r7, #7]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d19b      	bne.n	8001c00 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3720      	adds	r7, #32
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	20000000 	.word	0x20000000

08001cd8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b08a      	sub	sp, #40	; 0x28
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	607a      	str	r2, [r7, #4]
 8001ce4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8001cea:	f7fe fc6f 	bl	80005cc <HAL_GetTick>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cf2:	1a9b      	subs	r3, r3, r2
 8001cf4:	683a      	ldr	r2, [r7, #0]
 8001cf6:	4413      	add	r3, r2
 8001cf8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8001cfa:	f7fe fc67 	bl	80005cc <HAL_GetTick>
 8001cfe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	330c      	adds	r3, #12
 8001d06:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8001d08:	4b3d      	ldr	r3, [pc, #244]	; (8001e00 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	4413      	add	r3, r2
 8001d12:	00da      	lsls	r2, r3, #3
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	0d1b      	lsrs	r3, r3, #20
 8001d18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d1a:	fb02 f303 	mul.w	r3, r2, r3
 8001d1e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8001d20:	e060      	b.n	8001de4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8001d28:	d107      	bne.n	8001d3a <SPI_WaitFifoStateUntilTimeout+0x62>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d104      	bne.n	8001d3a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8001d38:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d40:	d050      	beq.n	8001de4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001d42:	f7fe fc43 	bl	80005cc <HAL_GetTick>
 8001d46:	4602      	mov	r2, r0
 8001d48:	6a3b      	ldr	r3, [r7, #32]
 8001d4a:	1ad3      	subs	r3, r2, r3
 8001d4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d902      	bls.n	8001d58 <SPI_WaitFifoStateUntilTimeout+0x80>
 8001d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d13d      	bne.n	8001dd4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	685a      	ldr	r2, [r3, #4]
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001d66:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001d70:	d111      	bne.n	8001d96 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d7a:	d004      	beq.n	8001d86 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d84:	d107      	bne.n	8001d96 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001d94:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d9e:	d10f      	bne.n	8001dc0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001dbe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e010      	b.n	8001df6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d101      	bne.n	8001dde <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8001dde:	69bb      	ldr	r3, [r7, #24]
 8001de0:	3b01      	subs	r3, #1
 8001de2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	689a      	ldr	r2, [r3, #8]
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	4013      	ands	r3, r2
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d196      	bne.n	8001d22 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	3728      	adds	r7, #40	; 0x28
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	20000000 	.word	0x20000000

08001e04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b086      	sub	sp, #24
 8001e08:	af02      	add	r7, sp, #8
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	60b9      	str	r1, [r7, #8]
 8001e0e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	9300      	str	r3, [sp, #0]
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	2200      	movs	r2, #0
 8001e18:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001e1c:	68f8      	ldr	r0, [r7, #12]
 8001e1e:	f7ff ff5b 	bl	8001cd8 <SPI_WaitFifoStateUntilTimeout>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d007      	beq.n	8001e38 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e2c:	f043 0220 	orr.w	r2, r3, #32
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e027      	b.n	8001e88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	9300      	str	r3, [sp, #0]
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	2180      	movs	r1, #128	; 0x80
 8001e42:	68f8      	ldr	r0, [r7, #12]
 8001e44:	f7ff fec0 	bl	8001bc8 <SPI_WaitFlagStateUntilTimeout>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d007      	beq.n	8001e5e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e52:	f043 0220 	orr.w	r2, r3, #32
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001e5a:	2303      	movs	r3, #3
 8001e5c:	e014      	b.n	8001e88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	9300      	str	r3, [sp, #0]
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	2200      	movs	r2, #0
 8001e66:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001e6a:	68f8      	ldr	r0, [r7, #12]
 8001e6c:	f7ff ff34 	bl	8001cd8 <SPI_WaitFifoStateUntilTimeout>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d007      	beq.n	8001e86 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e7a:	f043 0220 	orr.w	r2, r3, #32
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8001e82:	2303      	movs	r3, #3
 8001e84:	e000      	b.n	8001e88 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3710      	adds	r7, #16
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}

08001e90 <memset>:
 8001e90:	4402      	add	r2, r0
 8001e92:	4603      	mov	r3, r0
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d100      	bne.n	8001e9a <memset+0xa>
 8001e98:	4770      	bx	lr
 8001e9a:	f803 1b01 	strb.w	r1, [r3], #1
 8001e9e:	e7f9      	b.n	8001e94 <memset+0x4>

08001ea0 <__libc_init_array>:
 8001ea0:	b570      	push	{r4, r5, r6, lr}
 8001ea2:	4d0d      	ldr	r5, [pc, #52]	; (8001ed8 <__libc_init_array+0x38>)
 8001ea4:	4c0d      	ldr	r4, [pc, #52]	; (8001edc <__libc_init_array+0x3c>)
 8001ea6:	1b64      	subs	r4, r4, r5
 8001ea8:	10a4      	asrs	r4, r4, #2
 8001eaa:	2600      	movs	r6, #0
 8001eac:	42a6      	cmp	r6, r4
 8001eae:	d109      	bne.n	8001ec4 <__libc_init_array+0x24>
 8001eb0:	4d0b      	ldr	r5, [pc, #44]	; (8001ee0 <__libc_init_array+0x40>)
 8001eb2:	4c0c      	ldr	r4, [pc, #48]	; (8001ee4 <__libc_init_array+0x44>)
 8001eb4:	f000 f818 	bl	8001ee8 <_init>
 8001eb8:	1b64      	subs	r4, r4, r5
 8001eba:	10a4      	asrs	r4, r4, #2
 8001ebc:	2600      	movs	r6, #0
 8001ebe:	42a6      	cmp	r6, r4
 8001ec0:	d105      	bne.n	8001ece <__libc_init_array+0x2e>
 8001ec2:	bd70      	pop	{r4, r5, r6, pc}
 8001ec4:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ec8:	4798      	blx	r3
 8001eca:	3601      	adds	r6, #1
 8001ecc:	e7ee      	b.n	8001eac <__libc_init_array+0xc>
 8001ece:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ed2:	4798      	blx	r3
 8001ed4:	3601      	adds	r6, #1
 8001ed6:	e7f2      	b.n	8001ebe <__libc_init_array+0x1e>
 8001ed8:	08001f50 	.word	0x08001f50
 8001edc:	08001f50 	.word	0x08001f50
 8001ee0:	08001f50 	.word	0x08001f50
 8001ee4:	08001f54 	.word	0x08001f54

08001ee8 <_init>:
 8001ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001eea:	bf00      	nop
 8001eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001eee:	bc08      	pop	{r3}
 8001ef0:	469e      	mov	lr, r3
 8001ef2:	4770      	bx	lr

08001ef4 <_fini>:
 8001ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ef6:	bf00      	nop
 8001ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001efa:	bc08      	pop	{r3}
 8001efc:	469e      	mov	lr, r3
 8001efe:	4770      	bx	lr
