library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

-- fpgac 1.0.beta-3A  SVN: $Revision: 53 $ Tue Aug  1 21:10:17 2006

entity <stdin is port(
	CLK : in std_logic;
	RESET : in std_logic;
	out : out std_logic
);
end;

architecture arch_<stdin of <stdin is

	signal volatile_1_Running : std_logic;
	signal volatile_1_T1__Start : std_logic;
	signal volatile_1__state_C1 : std_logic;
	signal out : std_logic;
	signal volatile_1_main_S0_T1_volatile : std_logic;
	signal volatile_1_main_S0_T3_volatile : std_logic;
	signal volatile_1_main_S0_T5_volatile : std_logic;
	signal FFin_volatile_1_Running : std_logic;
	signal FFin_volatile_1_T1__Start : std_logic;
	signal FFin_out : std_logic;
	signal FFin_volatile_1_main_S0_T1_volatile : std_logic;
	signal FFin_volatile_1_main_S0_T3_volatile : std_logic;
	signal FFin_volatile_1_main_S0_T5_volatile : std_logic;


begin

	out <= out;

	FFin_volatile_1_Running <= '1';
	FFin_volatile_1_T1__Start <= not volatile_1_Running;
	volatile_1__state_C1 <= volatile_1_T1__Start;
	FFin_out <= (volatile_1_T14_word_1) or (volatile_1_main_S0_T3_volatile) or (volatile_1_T1__Start);
	FFin_volatile_1_main_S0_T1_volatile <= volatile_1__state_C1;
	FFin_volatile_1_main_S0_T3_volatile <= volatile_1_main_S0_T1_volatile;
	FFin_volatile_1_main_S0_T5_volatile <= volatile_1_main_S0_T3_volatile;
	volatile_1_T14_word_1 <= (out and not volatile_1_main_S0_T5_volatile and not volatile_1_main_S0_T1_volatile);


process(RESET, CLK) begin


	if (RESET = '1') then

		volatile_1_Running <= '0';
		volatile_1_T1__Start <= '0';
		out <= '0';
		volatile_1_main_S0_T1_volatile <= '0';
		volatile_1_main_S0_T3_volatile <= '0';
		volatile_1_main_S0_T5_volatile <= '0';

	elsif (CLK'event and CLK = '1') then

		volatile_1_Running <= FFin_volatile_1_Running;
		volatile_1_T1__Start <= FFin_volatile_1_T1__Start;
		out <= FFin_out;
		volatile_1_main_S0_T1_volatile <= FFin_volatile_1_main_S0_T1_volatile;
		volatile_1_main_S0_T3_volatile <= FFin_volatile_1_main_S0_T3_volatile;
		volatile_1_main_S0_T5_volatile <= FFin_volatile_1_main_S0_T5_volatile;
	end if;

end process;

end arch_<stdin;
