============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:17:30 pm
  Module:                 carry_skip4_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance           Module      Cell-Count  Cell-Area  Net-Area   Total-Area 
-----------------------------------------------------------------------------------
carry_skip4_32bits    NA                     389   3241.859  1944.180     5186.039 
  CSKIP1              skip4                   46    381.616   158.984      540.600 
    FA1               full_adder               6     48.797    15.228       64.025 
    FA2               full_adder_100          11     75.072    37.157      112.229 
    FA3               full_adder_99           11     77.574    37.157      114.732 
    FA4               full_adder_98            7     65.062    16.969       82.031 
  skip_loop[1].CSKIP2 skip4_107               39    342.829   122.001      464.830 
    FA1               full_adder_97            7     65.062    16.969       82.031 
    FA2               full_adder_96            7     65.062    16.969       82.031 
    FA3               full_adder_95            8     68.816    22.016       90.832 
    FA4               full_adder_94            7     65.062    16.969       82.031 
  skip_loop[2].CSKIP2 skip4_106               40    359.094   127.048      486.142 
    FA1               full_adder_93            7     68.816    16.969       85.785 
    FA2               full_adder_92            8     68.816    22.016       90.832 
    FA3               full_adder_91            8     68.816    22.016       90.832 
    FA4               full_adder_90            7     65.062    16.969       82.031 
  skip_loop[3].CSKIP2 skip4_105               40    359.094   128.701      487.796 
    FA1               full_adder_89            8     72.570    22.016       94.585 
    FA2               full_adder_88            8     68.816    22.016       90.832 
    FA3               full_adder_87            8     68.816    22.016       90.832 
    FA4               full_adder_86            7     65.062    16.969       82.031 
  skip_loop[4].CSKIP2 skip4_104               40    367.853   130.355      498.207 
    FA1               full_adder_85            8     72.570    22.016       94.585 
    FA2               full_adder_84            8     68.816    22.016       90.832 
    FA3               full_adder_83            8     68.816    22.016       90.832 
    FA4               full_adder_82            7     71.318    18.622       89.940 
  skip_loop[5].CSKIP2 skip4_103               35    357.843   110.079      467.922 
    FA1               full_adder_81            7     71.318    18.622       89.940 
    FA2               full_adder_80            7     75.072    18.622       93.694 
    FA3               full_adder_79            6     71.318    13.575       84.893 
    FA4               full_adder_78            6     66.314    13.575       79.889 
  skip_loop[6].CSKIP2 skip4_102               35    347.834   113.386      461.219 
    FA1               full_adder_77            7     67.565    20.275       87.840 
    FA2               full_adder_76            7     66.314    20.275       86.589 
    FA3               full_adder_75            6     75.072    13.575       88.647 
    FA4               full_adder_74            6     66.314    13.575       79.889 
  skip_loop[7].CSKIP2 skip4_101               46    442.925   157.330      600.255 
    FA1               full_adder_73            7     67.565    20.275       87.840 
    FA2               full_adder_72           10     76.323    30.457      106.780 
    FA3               full_adder_71           11    121.366    33.850      155.217 
    FA4               full_adder_70            9     98.845    25.410      124.254 
