Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Feb  7 08:43:00 2024
| Host         : ubuntu running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_methodology -file Lab1_Top_Level_methodology_drc_routed.rpt -pb Lab1_Top_Level_methodology_drc_routed.pb -rpx Lab1_Top_Level_methodology_drc_routed.rpx
| Design       : Lab1_Top_Level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 32
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 21         |
| TIMING-18 | Warning          | Missing input or output delay | 11         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin U18/delay1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin U18/delay2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin U18/delay3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin U19/delay1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin U19/delay2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin U19/delay3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin U20/delay1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin U20/delay2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin U20/delay3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin U21/delay1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin U21/delay2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin U21/delay3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin U22/delay1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin U22/delay2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin U22/delay3_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin U4/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin U4/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin U5/rps_temp_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin U5/rps_temp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin U5/rps_temp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin U5/rps_temp_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_main relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[2] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[3] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[4] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[5] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[6] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on D1_SEG[7] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>


