{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1535872724149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1535872724150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 02 16:18:43 2018 " "Processing started: Sun Sep 02 16:18:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1535872724150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1535872724150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PinAssign -c PinAssign " "Command: quartus_map --read_settings_files=on --write_settings_files=off PinAssign -c PinAssign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1535872724150 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1535872724753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pinassign.v 1 1 " "Found 1 design units, including 1 entities, in source file pinassign.v" { { "Info" "ISGN_ENTITY_NAME" "1 PinAssign " "Found entity 1: PinAssign" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1535872724835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1535872724835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PinAssign " "Elaborating entity \"PinAssign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1535872724877 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[8\] GND " "Pin \"led\[8\]\" is stuck at GND" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|led[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[9\] GND " "Pin \"led\[9\]\" is stuck at GND" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|led[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled0\[0\] VCC " "Pin \"hled0\[0\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled0\[1\] VCC " "Pin \"hled0\[1\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled0\[2\] VCC " "Pin \"hled0\[2\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled0\[3\] VCC " "Pin \"hled0\[3\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled0\[4\] VCC " "Pin \"hled0\[4\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled0\[5\] VCC " "Pin \"hled0\[5\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled0\[6\] VCC " "Pin \"hled0\[6\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled0\[7\] VCC " "Pin \"hled0\[7\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled1\[0\] VCC " "Pin \"hled1\[0\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled1\[1\] VCC " "Pin \"hled1\[1\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled1\[2\] VCC " "Pin \"hled1\[2\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled1\[3\] VCC " "Pin \"hled1\[3\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled1\[4\] VCC " "Pin \"hled1\[4\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled1\[5\] VCC " "Pin \"hled1\[5\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled1\[6\] VCC " "Pin \"hled1\[6\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled1\[7\] VCC " "Pin \"hled1\[7\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled2\[0\] VCC " "Pin \"hled2\[0\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled2\[1\] VCC " "Pin \"hled2\[1\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled2\[2\] VCC " "Pin \"hled2\[2\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled2\[3\] VCC " "Pin \"hled2\[3\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled2\[4\] VCC " "Pin \"hled2\[4\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled2\[5\] VCC " "Pin \"hled2\[5\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled2\[6\] VCC " "Pin \"hled2\[6\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled2\[7\] VCC " "Pin \"hled2\[7\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled3\[0\] VCC " "Pin \"hled3\[0\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled3\[1\] VCC " "Pin \"hled3\[1\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled3\[2\] VCC " "Pin \"hled3\[2\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled3\[3\] VCC " "Pin \"hled3\[3\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled3\[4\] VCC " "Pin \"hled3\[4\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled3\[5\] VCC " "Pin \"hled3\[5\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled3\[6\] VCC " "Pin \"hled3\[6\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hled3\[7\] VCC " "Pin \"hled3\[7\]\" is stuck at VCC" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1535872725435 "|PinAssign|hled3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1535872725435 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "UniversalCounter " "Ignored assignments for entity \"UniversalCounter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity UniversalCounter -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity UniversalCounter -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity UniversalCounter -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1535872725464 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1535872725464 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1535872725704 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535872725704 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535872725785 "|PinAssign|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn\[0\] " "No output dependent on input pin \"btn\[0\]\"" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535872725785 "|PinAssign|btn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn\[1\] " "No output dependent on input pin \"btn\[1\]\"" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535872725785 "|PinAssign|btn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn\[2\] " "No output dependent on input pin \"btn\[2\]\"" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535872725785 "|PinAssign|btn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535872725785 "|PinAssign|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535872725785 "|PinAssign|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535872725785 "|PinAssign|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535872725785 "|PinAssign|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535872725785 "|PinAssign|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535872725785 "|PinAssign|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535872725785 "|PinAssign|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535872725785 "|PinAssign|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535872725785 "|PinAssign|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "PinAssign.v" "" { Text "C:/Users/dorayaki4369/OneDrive/Circuit/FPGA/DE0_Learn/Basic/11_PinAssign/PinAssign.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1535872725785 "|PinAssign|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1535872725785 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1535872725787 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1535872725787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1535872725787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1535872725854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 02 16:18:45 2018 " "Processing ended: Sun Sep 02 16:18:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1535872725854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1535872725854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1535872725854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1535872725854 ""}
