// Seed: 2430350282
macromodule module_0;
  wor id_2, id_3, id_4;
  wire id_5;
  assign id_4 = 1;
  assign id_4 = id_1;
  tri0 id_6, id_7, id_8;
  assign id_6 = 1;
  wire id_9 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_10 = ~id_12;
  module_0();
  assign id_8  = id_1;
  assign id_6  = id_1;
endmodule
