#!/bin/bash

# é˜¶æ®µ1ï¼šä¸­æ–­æ£€æµ‹ - åªæ·»åŠ ä¸­æ–­æ£€æµ‹ï¼Œä¸æ”¹å˜è¡Œä¸º

set -e

PROJ_ROOT=$(cd "$(dirname "$0")/../.." && pwd)
LOG_DIR="$PROJ_ROOT/interrupt_dev/logs/phase1"
PHASE_DIR="$PROJ_ROOT/interrupt_dev/phases/phase1"
mkdir -p "$LOG_DIR" "$PHASE_DIR"

echo "=== é˜¶æ®µ1ï¼šä¸­æ–­æ£€æµ‹ ==="
echo "ç›®æ ‡ï¼šæ·»åŠ ä¸­æ–­è¾“å…¥ä¿¡å·ï¼Œåªæ£€æµ‹ä¸å¤„ç†"
echo ""

cd "$PROJ_ROOT"

# 1. åˆ›å»ºé˜¶æ®µ1ä¸“ç”¨ç›®å½•
echo "1. åˆ›å»ºé˜¶æ®µ1å¼€å‘çŽ¯å¢ƒ..."

cat > "$PHASE_DIR/README.md" << 'README'
# é˜¶æ®µ1ï¼šä¸­æ–­æ£€æµ‹

## ç›®æ ‡
- æ·»åŠ ä¸­æ–­è¾“å…¥ä¿¡å·æŽ¥å£
- å®žçŽ°ä¸­æ–­çŠ¶æ€å¯„å­˜å™¨ï¼ˆåªè¯»ï¼‰
- éªŒè¯ä¸å½±å“çŽ°æœ‰åŠŸèƒ½

## ä¿®æ”¹æ–‡ä»¶
1. core_phase1.v - æ·»åŠ ä¸­æ–­æ£€æµ‹çš„æ ¸å¿ƒç‰ˆæœ¬
2. csr_phase1.v - æ·»åŠ ä¸­æ–­çŠ¶æ€å¯„å­˜å™¨çš„CSRç‰ˆæœ¬
3. tb_phase1.v - é˜¶æ®µ1ä¸“ç”¨æµ‹è¯•å°

## æµ‹è¯•ç”¨ä¾‹
1. éªŒè¯åŽŸæœ‰åŠŸèƒ½ä¸å˜
2. éªŒè¯ä¸­æ–­ä¿¡å·èƒ½æ­£ç¡®æ£€æµ‹
3. éªŒè¯ä¸­æ–­çŠ¶æ€å¯„å­˜å™¨å¯è¯»
README

echo "   âœ… é˜¶æ®µ1ç›®å½•åˆ›å»ºå®Œæˆ"

# 2. åˆ›å»ºé˜¶æ®µ1çš„æ ¸å¿ƒç‰ˆæœ¬
echo "2. åˆ›å»ºé˜¶æ®µ1æ ¸å¿ƒç‰ˆæœ¬..."

cat > "$PHASE_DIR/core_phase1.v" << 'CORE_EOF'
`timescale 1ns/1ps
// ============================================
// BearCore-V Phase 1: Interrupt Detection
// åªæ·»åŠ ä¸­æ–­æ£€æµ‹ï¼Œä¸æ”¹å˜æ‰§è¡Œæµç¨‹
// ============================================

module core_phase1(
    input clk,
    input rst_n,
    output uart_tx_o,
    
    // ðŸ†• é˜¶æ®µ1æ–°å¢žï¼šä¸­æ–­è¾“å…¥ä¿¡å·
    input wire irq_timer_i,       // å®šæ—¶å™¨ä¸­æ–­è¾“å…¥
    input wire irq_external_i,    // å¤–éƒ¨ä¸­æ–­è¾“å…¥
    input wire irq_software_i     // è½¯ä»¶ä¸­æ–­è¾“å…¥
);

    // ============================================
    // åŽŸæœ‰çš„æ‰€æœ‰ä¿¡å·å®šä¹‰
    // ============================================
    
    reg  [31:0] pc;
    wire [31:0] pc_next, if_inst;
    wire [31:0] ex_target_pc;
    wire ex_take_branch;
    
    reg [31:0] cycle_cnt; 
    reg [31:0] inst_cnt; 
    
    // ... [å¤åˆ¶æ‰€æœ‰çŽ°æœ‰ä¿¡å·å®šä¹‰]
    
    // ============================================
    // ðŸ†• é˜¶æ®µ1æ–°å¢žï¼šä¸­æ–­æ£€æµ‹é€»è¾‘
    // ============================================
    
    // ä¸­æ–­æ£€æµ‹ä¿¡å·
    wire interrupt_detected;
    wire [2:0] interrupt_type;
    reg [31:0] interrupt_debug_counter;
    
    // ä¸­æ–­æ£€æµ‹é€»è¾‘
    assign interrupt_detected = irq_timer_i | irq_external_i | irq_software_i;
    assign interrupt_type = irq_timer_i ? 3'b001 : 
                           irq_external_i ? 3'b010 : 
                           irq_software_i ? 3'b100 : 3'b000;
    
    // ä¸­æ–­çŠ¶æ€å¯„å­˜å™¨ï¼ˆç”¨äºŽè°ƒè¯•ï¼‰
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            interrupt_debug_counter <= 32'b0;
        end else if (interrupt_detected) begin
            interrupt_debug_counter <= interrupt_debug_counter + 1;
            $display("[PHASE1] ä¸­æ–­æ£€æµ‹: ç±»åž‹=%b, è®¡æ•°=%d", 
                     interrupt_type, interrupt_debug_counter);
        end
    end
    
    // ============================================
    // ðŸ†• é˜¶æ®µ1ä¿®æ”¹ï¼šCSRæŽ¥å£æ·»åŠ ä¸­æ–­çŠ¶æ€
    // ============================================
    
    // å®žä¾‹åŒ–CSRï¼ˆä½¿ç”¨é˜¶æ®µ1ç‰ˆæœ¬ï¼‰
    csr_phase1 u_csr (
        .clk(clk),
        .rst_n(rst_n),
        
        // åŽŸæœ‰çš„CSRæŽ¥å£...
        .csr_addr(mem_csr_addr),
        .csr_wdata(csr_wdata),
        .csr_we(csr_we),
        .csr_op(mem_csr_op),
        .csr_use_imm(mem_csr_use_imm),
        
        // ðŸ†• é˜¶æ®µ1æ–°å¢žï¼šä¸­æ–­çŠ¶æ€
        .irq_detected_i(interrupt_detected),
        .irq_type_i(interrupt_type),
        
        .csr_rdata(csr_rdata),
        .debug_irq_status_o(debug_irq_status)
    );
    
    // ============================================
    // åŽŸæœ‰çš„æ ¸å¿ƒé€»è¾‘ï¼ˆå®Œå…¨ä¸å˜ï¼‰
    // ============================================
    
    // ... [å¤åˆ¶æ‰€æœ‰çŽ°æœ‰é€»è¾‘]
    
    // ============================================
    // ðŸ†• é˜¶æ®µ1æ–°å¢žï¼šè°ƒè¯•è¾“å‡º
    // ============================================
    
    wire [31:0] debug_irq_status;
    
    // é€šè¿‡UARTè¾“å‡ºä¸­æ–­çŠ¶æ€ï¼ˆè°ƒè¯•ç”¨ï¼‰
    reg [7:0] uart_debug_data;
    reg uart_debug_valid;
    
    always @(posedge clk) begin
        if (interrupt_detected && !uart_busy) begin
            uart_debug_data <= "I";  // å‘é€'I'è¡¨ç¤ºä¸­æ–­
            uart_debug_valid <= 1'b1;
        end else begin
            uart_debug_valid <= 1'b0;
        end
    end
    
    // åŽŸæœ‰çš„UARTå®žä¾‹åŒ–...
    
endmodule
CORE_EOF

echo "   âœ… é˜¶æ®µ1æ ¸å¿ƒç‰ˆæœ¬åˆ›å»ºå®Œæˆ"

# 3. åˆ›å»ºé˜¶æ®µ1çš„CSRç‰ˆæœ¬
echo "3. åˆ›å»ºé˜¶æ®µ1 CSRç‰ˆæœ¬..."

cat > "$PHASE_DIR/csr_phase1.v" << 'CSR_EOF'
`timescale 1ns/1ps
// ============================================
// CSR Phase 1: Interrupt Status Registers
// åªæ·»åŠ ä¸­æ–­çŠ¶æ€ï¼Œä¸æ”¹å˜è¡Œä¸º
// ============================================

module csr_phase1(
    input wire          clk,
    input wire          rst_n,
    
    // åŽŸæœ‰çš„CSRæŽ¥å£
    input wire          csr_we_i,
    input wire [11:0]   csr_addr_i,
    input wire [31:0]   csr_wdata_i,
    input wire [1:0]    csr_op,
    input wire          csr_use_imm,
    output reg [31:0]   csr_rdata_o,
    
    // ðŸ†• é˜¶æ®µ1æ–°å¢žï¼šä¸­æ–­çŠ¶æ€è¾“å…¥
    input wire          irq_detected_i,
    input wire [2:0]    irq_type_i,
    
    // ðŸ†• è°ƒè¯•è¾“å‡º
    output wire [31:0]  debug_irq_status_o
);

    // ============================================
    // åŽŸæœ‰çš„CSRå¯„å­˜å™¨
    // ============================================
    
    // ... [å¤åˆ¶æ‰€æœ‰çŽ°æœ‰CSRå¯„å­˜å™¨]
    
    // ============================================
    // ðŸ†• é˜¶æ®µ1æ–°å¢žï¼šä¸­æ–­çŠ¶æ€å¯„å­˜å™¨
    // ============================================
    
    // ä¸­æ–­çŠ¶æ€å¯„å­˜å™¨ï¼ˆè‡ªå®šä¹‰CSRåœ°å€ï¼‰
    localparam CSR_IRQ_STATUS = 12'h7C0;
    
    reg [31:0] irq_status_reg;
    
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            irq_status_reg <= 32'b0;
        end else begin
            // è®°å½•æœ€è¿‘çš„ä¸­æ–­çŠ¶æ€
            if (irq_detected_i) begin
                irq_status_reg <= {28'b0, irq_type_i, irq_detected_i};
            end
        end
    end
    
    assign debug_irq_status_o = irq_status_reg;
    
    // ============================================
    // ðŸ†• æ‰©å±•CSRè¯»å–
    // ============================================
    
    always @(*) begin
        csr_rdata_o = 32'b0;
        
        // åŽŸæœ‰çš„caseè¯­å¥...
        
        // ðŸ†• æ·»åŠ ä¸­æ–­çŠ¶æ€å¯„å­˜å™¨è¯»å–
        if (csr_addr_i == CSR_IRQ_STATUS) begin
            csr_rdata_o = irq_status_reg;
        end
    end
    
    // ============================================
    // åŽŸæœ‰çš„CSRé€»è¾‘ï¼ˆå®Œå…¨ä¸å˜ï¼‰
    // ============================================
    
    // ... [å¤åˆ¶æ‰€æœ‰çŽ°æœ‰CSRé€»è¾‘]
    
endmodule
CSR_EOF

echo "   âœ… é˜¶æ®µ1 CSRç‰ˆæœ¬åˆ›å»ºå®Œæˆ"

# 4. åˆ›å»ºé˜¶æ®µ1æµ‹è¯•
echo "4. åˆ›å»ºé˜¶æ®µ1æµ‹è¯•ç¨‹åº..."

cat > "$PHASE_DIR/test_phase1.s" << 'TEST_EOF'
.section .text
.global _start
// ============================================
// é˜¶æ®µ1æµ‹è¯•ç¨‹åº
// éªŒè¯ä¸­æ–­æ£€æµ‹ä¸å½±å“åŽŸæœ‰åŠŸèƒ½
// ============================================

_start:
    # 1. åŽŸæœ‰åŠŸèƒ½æµ‹è¯•
    li a0, 1
    li a1, 2
    add a2, a0, a1    # a2 = 3
    
    # 2. æµ‹è¯•ä¸­æ–­çŠ¶æ€å¯„å­˜å™¨
    csrr t0, 0x7C0    # è¯»å–ä¸­æ–­çŠ¶æ€å¯„å­˜å™¨
    
    # 3. æ›´å¤šåŽŸæœ‰åŠŸèƒ½æµ‹è¯•
    li t1, 0x1000
    sw a2, 0(t1)
    lw t2, 0(t1)
    
    # 4. æˆåŠŸæ ‡è®°
    li a0, 0x12345678
    li a7, 1
    scall
TEST_EOF

echo "   âœ… é˜¶æ®µ1æµ‹è¯•ç¨‹åºåˆ›å»ºå®Œæˆ"

# 5. è¿è¡Œé˜¶æ®µ1éªŒè¯
echo "5. è¿è¡Œé˜¶æ®µ1éªŒè¯..."

cd "$PHASE_DIR"

# åˆ›å»ºMakefile
cat > Makefile << 'MAKEFILE'
PROJ_ROOT := ../..
PHASE1_DIR := .

# æºæ–‡ä»¶
SRCS := $(PHASE1_DIR)/core_phase1.v \
        $(PHASE1_DIR)/csr_phase1.v \
        $(PROJ_ROOT)/src/alu.v \
        $(PROJ_ROOT)/src/reg_file.v \
        $(PROJ_ROOT)/src/decoder.v \
        $(PROJ_ROOT)/src/data_ram.v \
        $(PROJ_ROOT)/src/rom.v \
        $(PROJ_ROOT)/src/uart_tx.v

# æµ‹è¯•å°
TB := $(PHASE1_DIR)/tb_phase1.v

# ç¼–è¯‘é€‰é¡¹
IVERILOG := iverilog
VVP := vvp
DEFINES := -D PHASE1_TEST

all: compile run

compile:
$(IVERILOG) -o phase1_test.vvp $(DEFINES) $(SRCS) $(TB)

run:
$(VVP) phase1_test.vvp

clean:
rm -f *.vvp *.vcd *.log

.PHONY: all compile run clean
MAKEFILE

echo "   âœ… é˜¶æ®µ1æž„å»ºç³»ç»Ÿåˆ›å»ºå®Œæˆ"

echo ""
echo "=== é˜¶æ®µ1å‡†å¤‡å®Œæˆ ==="
echo "ä¸‹ä¸€æ­¥:"
echo "1. åˆ›å»º tb_phase1.v æµ‹è¯•å°"
echo "2. è¿è¡Œ make compile ç¼–è¯‘"
echo "3. è¿è¡Œ make run æµ‹è¯•"
echo ""
echo "éªŒè¯æ ‡å‡†:"
echo "âœ… åŽŸæœ‰åŠŸèƒ½æµ‹è¯•é€šè¿‡"
echo "âœ… ä¸­æ–­çŠ¶æ€å¯„å­˜å™¨å¯è¯»"
echo "âœ… ä¸­æ–­ä¿¡å·èƒ½æ­£ç¡®æ£€æµ‹"
