entity adder_subtractor_4_bit_TB is
end adder_subtractor_4_bit_TB;

architecture data of adder_subtractor_4_bit_TB is
	component adder_subtractor_4_bit
		port (A1,B1 ,A2,B2,A3,B3,A4,B4,Cin,SUB: in bit;
		S1,S2,S3,S4,Cout:out bit);
	end component;

	signal A1_TB,A2_TB,A3_TB,A4_TB,Cin_TB,B1_TB,B2_TB,B3_TB,B4_TB,SUB_TB: bit;
	signal S1_TB,S2_TB,S3_TB,S4_TB,Cout_TB: bit;

	begin
	DUT1: adder_subtractor_4_bit_TB port map(A1=>A1_TB,B1=>B1_TB,A2=>A2_TB,B2=>B2_TB,A3=>A3_TB,B3=>B3_TB,A4=>A4_TB,B4=>B4_TB,Cin=>Cin_TB,SUB=>SUB_TB,
Cin=>Cin_TB,S1=>S1_TB,S2=>S2_TB,S3=>S3_TB,S4=>S4_TB,Cout=>Cout_TB);

end architecture;
