{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726595508889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726595508890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 17 14:51:48 2024 " "Processing started: Tue Sep 17 14:51:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726595508890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726595508890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parte5 -c parte5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off parte5 -c parte5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726595508890 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726595509334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726595509334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parte5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parte5-Behavioral " "Found design unit 1: parte5-Behavioral" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726595517171 ""} { "Info" "ISGN_ENTITY_NAME" "1 parte5 " "Found entity 1: parte5" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726595517171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726595517171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parte5 " "Elaborating entity \"parte5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726595517208 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit_counter parte5.vhd(44) " "VHDL Process Statement warning at parte5.vhd(44): signal \"digit_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726595517213 "|parte5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit_counter parte5.vhd(45) " "VHDL Process Statement warning at parte5.vhd(45): signal \"digit_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726595517213 "|parte5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit_counter parte5.vhd(46) " "VHDL Process Statement warning at parte5.vhd(46): signal \"digit_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726595517213 "|parte5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit_counter parte5.vhd(47) " "VHDL Process Statement warning at parte5.vhd(47): signal \"digit_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726595517213 "|parte5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit_counter parte5.vhd(48) " "VHDL Process Statement warning at parte5.vhd(48): signal \"digit_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726595517213 "|parte5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit_counter parte5.vhd(49) " "VHDL Process Statement warning at parte5.vhd(49): signal \"digit_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1726595517213 "|parte5"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "parte5.vhd" "Mod0" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726595517563 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "parte5.vhd" "Mod1" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726595517563 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "parte5.vhd" "Mod2" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726595517563 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "parte5.vhd" "Mod3" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726595517563 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "parte5.vhd" "Mod4" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726595517563 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "parte5.vhd" "Mod5" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726595517563 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726595517563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726595517604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726595517604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726595517604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726595517604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726595517604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726595517604 ""}  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726595517604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/db/lpm_divide_uio.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726595517646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726595517646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726595517659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726595517659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726595517728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726595517728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726595517758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726595517758 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg0\[0\]~reg0 seg0\[0\]~reg0_emulated seg0\[0\]~1 " "Register \"seg0\[0\]~reg0\" is converted into an equivalent circuit using register \"seg0\[0\]~reg0_emulated\" and latch \"seg0\[0\]~1\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg0[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg0\[1\]~reg0 seg0\[1\]~reg0_emulated seg0\[1\]~5 " "Register \"seg0\[1\]~reg0\" is converted into an equivalent circuit using register \"seg0\[1\]~reg0_emulated\" and latch \"seg0\[1\]~5\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg0[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg0\[2\]~reg0 seg0\[2\]~reg0_emulated seg0\[1\]~5 " "Register \"seg0\[2\]~reg0\" is converted into an equivalent circuit using register \"seg0\[2\]~reg0_emulated\" and latch \"seg0\[1\]~5\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg0[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg0\[3\]~reg0 seg0\[3\]~reg0_emulated seg0\[3\]~11 " "Register \"seg0\[3\]~reg0\" is converted into an equivalent circuit using register \"seg0\[3\]~reg0_emulated\" and latch \"seg0\[3\]~11\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg0[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg0\[4\]~reg0 seg0\[4\]~reg0_emulated seg0\[3\]~11 " "Register \"seg0\[4\]~reg0\" is converted into an equivalent circuit using register \"seg0\[4\]~reg0_emulated\" and latch \"seg0\[3\]~11\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg0[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg0\[5\]~reg0 seg0\[5\]~reg0_emulated seg0\[0\]~1 " "Register \"seg0\[5\]~reg0\" is converted into an equivalent circuit using register \"seg0\[5\]~reg0_emulated\" and latch \"seg0\[0\]~1\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg0[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg0\[6\]~reg0 seg0\[6\]~reg0_emulated seg0\[6\]~19 " "Register \"seg0\[6\]~reg0\" is converted into an equivalent circuit using register \"seg0\[6\]~reg0_emulated\" and latch \"seg0\[6\]~19\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg0[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg1\[0\]~reg0 seg1\[0\]~reg0_emulated seg1\[0\]~1 " "Register \"seg1\[0\]~reg0\" is converted into an equivalent circuit using register \"seg1\[0\]~reg0_emulated\" and latch \"seg1\[0\]~1\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg1[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg1\[1\]~reg0 seg1\[1\]~reg0_emulated seg1\[1\]~5 " "Register \"seg1\[1\]~reg0\" is converted into an equivalent circuit using register \"seg1\[1\]~reg0_emulated\" and latch \"seg1\[1\]~5\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg1[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg1\[2\]~reg0 seg1\[2\]~reg0_emulated seg1\[1\]~5 " "Register \"seg1\[2\]~reg0\" is converted into an equivalent circuit using register \"seg1\[2\]~reg0_emulated\" and latch \"seg1\[1\]~5\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg1[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg1\[3\]~reg0 seg1\[3\]~reg0_emulated seg1\[3\]~11 " "Register \"seg1\[3\]~reg0\" is converted into an equivalent circuit using register \"seg1\[3\]~reg0_emulated\" and latch \"seg1\[3\]~11\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg1[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg1\[4\]~reg0 seg1\[4\]~reg0_emulated seg1\[3\]~11 " "Register \"seg1\[4\]~reg0\" is converted into an equivalent circuit using register \"seg1\[4\]~reg0_emulated\" and latch \"seg1\[3\]~11\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg1[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg1\[5\]~reg0 seg1\[5\]~reg0_emulated seg1\[0\]~1 " "Register \"seg1\[5\]~reg0\" is converted into an equivalent circuit using register \"seg1\[5\]~reg0_emulated\" and latch \"seg1\[0\]~1\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg1[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg1\[6\]~reg0 seg1\[6\]~reg0_emulated seg1\[6\]~19 " "Register \"seg1\[6\]~reg0\" is converted into an equivalent circuit using register \"seg1\[6\]~reg0_emulated\" and latch \"seg1\[6\]~19\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg1[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg2\[0\]~reg0 seg2\[0\]~reg0_emulated seg2\[0\]~1 " "Register \"seg2\[0\]~reg0\" is converted into an equivalent circuit using register \"seg2\[0\]~reg0_emulated\" and latch \"seg2\[0\]~1\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg2[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg2\[1\]~reg0 seg2\[1\]~reg0_emulated seg2\[1\]~5 " "Register \"seg2\[1\]~reg0\" is converted into an equivalent circuit using register \"seg2\[1\]~reg0_emulated\" and latch \"seg2\[1\]~5\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg2[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg2\[2\]~reg0 seg2\[2\]~reg0_emulated seg2\[1\]~5 " "Register \"seg2\[2\]~reg0\" is converted into an equivalent circuit using register \"seg2\[2\]~reg0_emulated\" and latch \"seg2\[1\]~5\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg2[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg2\[3\]~reg0 seg2\[3\]~reg0_emulated seg2\[3\]~11 " "Register \"seg2\[3\]~reg0\" is converted into an equivalent circuit using register \"seg2\[3\]~reg0_emulated\" and latch \"seg2\[3\]~11\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg2[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg2\[4\]~reg0 seg2\[4\]~reg0_emulated seg2\[3\]~11 " "Register \"seg2\[4\]~reg0\" is converted into an equivalent circuit using register \"seg2\[4\]~reg0_emulated\" and latch \"seg2\[3\]~11\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg2[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg2\[5\]~reg0 seg2\[5\]~reg0_emulated seg2\[0\]~1 " "Register \"seg2\[5\]~reg0\" is converted into an equivalent circuit using register \"seg2\[5\]~reg0_emulated\" and latch \"seg2\[0\]~1\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg2[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg2\[6\]~reg0 seg2\[6\]~reg0_emulated seg2\[6\]~19 " "Register \"seg2\[6\]~reg0\" is converted into an equivalent circuit using register \"seg2\[6\]~reg0_emulated\" and latch \"seg2\[6\]~19\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg2[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg3\[0\]~reg0 seg3\[0\]~reg0_emulated seg3\[0\]~1 " "Register \"seg3\[0\]~reg0\" is converted into an equivalent circuit using register \"seg3\[0\]~reg0_emulated\" and latch \"seg3\[0\]~1\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg3[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg3\[1\]~reg0 seg3\[1\]~reg0_emulated seg3\[1\]~5 " "Register \"seg3\[1\]~reg0\" is converted into an equivalent circuit using register \"seg3\[1\]~reg0_emulated\" and latch \"seg3\[1\]~5\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg3[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg3\[2\]~reg0 seg3\[2\]~reg0_emulated seg3\[1\]~5 " "Register \"seg3\[2\]~reg0\" is converted into an equivalent circuit using register \"seg3\[2\]~reg0_emulated\" and latch \"seg3\[1\]~5\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg3[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg3\[3\]~reg0 seg3\[3\]~reg0_emulated seg3\[3\]~11 " "Register \"seg3\[3\]~reg0\" is converted into an equivalent circuit using register \"seg3\[3\]~reg0_emulated\" and latch \"seg3\[3\]~11\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg3[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg3\[4\]~reg0 seg3\[4\]~reg0_emulated seg3\[3\]~11 " "Register \"seg3\[4\]~reg0\" is converted into an equivalent circuit using register \"seg3\[4\]~reg0_emulated\" and latch \"seg3\[3\]~11\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg3[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg3\[5\]~reg0 seg3\[5\]~reg0_emulated seg3\[0\]~1 " "Register \"seg3\[5\]~reg0\" is converted into an equivalent circuit using register \"seg3\[5\]~reg0_emulated\" and latch \"seg3\[0\]~1\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg3[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg3\[6\]~reg0 seg3\[6\]~reg0_emulated seg3\[6\]~19 " "Register \"seg3\[6\]~reg0\" is converted into an equivalent circuit using register \"seg3\[6\]~reg0_emulated\" and latch \"seg3\[6\]~19\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg3[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg4\[0\]~reg0 seg4\[0\]~reg0_emulated seg4\[0\]~1 " "Register \"seg4\[0\]~reg0\" is converted into an equivalent circuit using register \"seg4\[0\]~reg0_emulated\" and latch \"seg4\[0\]~1\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg4[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg4\[1\]~reg0 seg4\[1\]~reg0_emulated seg4\[1\]~5 " "Register \"seg4\[1\]~reg0\" is converted into an equivalent circuit using register \"seg4\[1\]~reg0_emulated\" and latch \"seg4\[1\]~5\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg4[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg4\[2\]~reg0 seg4\[2\]~reg0_emulated seg4\[1\]~5 " "Register \"seg4\[2\]~reg0\" is converted into an equivalent circuit using register \"seg4\[2\]~reg0_emulated\" and latch \"seg4\[1\]~5\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg4[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg4\[3\]~reg0 seg4\[3\]~reg0_emulated seg4\[3\]~11 " "Register \"seg4\[3\]~reg0\" is converted into an equivalent circuit using register \"seg4\[3\]~reg0_emulated\" and latch \"seg4\[3\]~11\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg4[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg4\[4\]~reg0 seg4\[4\]~reg0_emulated seg4\[3\]~11 " "Register \"seg4\[4\]~reg0\" is converted into an equivalent circuit using register \"seg4\[4\]~reg0_emulated\" and latch \"seg4\[3\]~11\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg4[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg4\[5\]~reg0 seg4\[5\]~reg0_emulated seg4\[0\]~1 " "Register \"seg4\[5\]~reg0\" is converted into an equivalent circuit using register \"seg4\[5\]~reg0_emulated\" and latch \"seg4\[0\]~1\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg4[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg4\[6\]~reg0 seg4\[6\]~reg0_emulated seg4\[6\]~19 " "Register \"seg4\[6\]~reg0\" is converted into an equivalent circuit using register \"seg4\[6\]~reg0_emulated\" and latch \"seg4\[6\]~19\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg4[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg5\[0\]~reg0 seg5\[0\]~reg0_emulated seg5\[0\]~1 " "Register \"seg5\[0\]~reg0\" is converted into an equivalent circuit using register \"seg5\[0\]~reg0_emulated\" and latch \"seg5\[0\]~1\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg5[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg5\[1\]~reg0 seg5\[1\]~reg0_emulated seg5\[1\]~5 " "Register \"seg5\[1\]~reg0\" is converted into an equivalent circuit using register \"seg5\[1\]~reg0_emulated\" and latch \"seg5\[1\]~5\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg5[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg5\[2\]~reg0 seg5\[2\]~reg0_emulated seg5\[1\]~5 " "Register \"seg5\[2\]~reg0\" is converted into an equivalent circuit using register \"seg5\[2\]~reg0_emulated\" and latch \"seg5\[1\]~5\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg5[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg5\[3\]~reg0 seg5\[3\]~reg0_emulated seg5\[3\]~11 " "Register \"seg5\[3\]~reg0\" is converted into an equivalent circuit using register \"seg5\[3\]~reg0_emulated\" and latch \"seg5\[3\]~11\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg5[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg5\[4\]~reg0 seg5\[4\]~reg0_emulated seg5\[3\]~11 " "Register \"seg5\[4\]~reg0\" is converted into an equivalent circuit using register \"seg5\[4\]~reg0_emulated\" and latch \"seg5\[3\]~11\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg5[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg5\[5\]~reg0 seg5\[5\]~reg0_emulated seg5\[0\]~1 " "Register \"seg5\[5\]~reg0\" is converted into an equivalent circuit using register \"seg5\[5\]~reg0_emulated\" and latch \"seg5\[0\]~1\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg5[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "seg5\[6\]~reg0 seg5\[6\]~reg0_emulated seg5\[6\]~19 " "Register \"seg5\[6\]~reg0\" is converted into an equivalent circuit using register \"seg5\[6\]~reg0_emulated\" and latch \"seg5\[6\]~19\"" {  } { { "parte5.vhd" "" { Text "C:/Users/12703069/Desktop/lab04-20240917T172558Z-001/lab04/parte5/parte5.vhd" 40 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1726595518699 "|parte5|seg5[6]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1726595518699 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726595525565 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726595529840 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726595529840 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9652 " "Implemented 9652 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726595530206 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726595530206 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9608 " "Implemented 9608 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726595530206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726595530206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726595530233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 17 14:52:10 2024 " "Processing ended: Tue Sep 17 14:52:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726595530233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726595530233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726595530233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726595530233 ""}
