// Seed: 775663933
module module_0 (
    input wand id_0,
    output uwire id_1,
    output wor id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output supply0 id_6,
    output tri1 id_7,
    input wire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri id_11,
    input wor id_12,
    output tri1 id_13,
    input wand id_14,
    input wire id_15,
    input tri1 id_16,
    input tri0 id_17,
    output wand id_18,
    input wire id_19,
    input tri0 id_20,
    input wor id_21,
    input tri1 id_22
    , id_42,
    input tri0 id_23,
    input tri1 id_24,
    output supply1 id_25,
    input tri0 id_26,
    input wand id_27,
    input wor id_28,
    output tri0 id_29,
    output wire id_30,
    input supply0 id_31,
    input tri id_32,
    input tri1 id_33,
    input uwire id_34,
    input wire id_35,
    input wand id_36,
    input wand id_37,
    output tri0 id_38,
    input tri id_39,
    output wire id_40
);
  logic id_43 = -1, id_44;
  assign id_6  = -1'b0;
  assign id_25 = -1'd0;
endmodule
module module_1 #(
    parameter id_0 = 32'd59,
    parameter id_4 = 32'd63
) (
    input  wire  _id_0,
    output wand  id_1,
    input  tri   id_2,
    output uwire id_3,
    input  wor   _id_4
);
  logic [7:0] id_6 = id_6;
  supply0 [(  1  ) : 1] id_7 = id_4 ? 1 : id_6[id_0] == id_0;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_1
  );
  assign modCall_1.id_17 = 0;
  logic [1 : -1  +  id_4] id_8, id_9;
endmodule
