
*** Running vivado
    with args -log top_level.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Apr 27 18:05:22 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_level.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1683.832 ; gain = 0.023 ; free physical = 8174 ; free virtual = 53952
Command: link_design -top top_level -part xc7a50ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1719.488 ; gain = 0.000 ; free physical = 8142 ; free virtual = 53930
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/constrs_1/new/NexysA7.xdc]
Finished Parsing XDC File [/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.srcs/constrs_1/new/NexysA7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1932.078 ; gain = 0.000 ; free physical = 8034 ; free virtual = 53817
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1936.047 ; gain = 252.215 ; free physical = 8022 ; free virtual = 53805
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 2039.477 ; gain = 103.430 ; free physical = 7953 ; free virtual = 53734

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 125a49e39

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2465.430 ; gain = 425.953 ; free physical = 7530 ; free virtual = 53342

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 125a49e39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.352 ; gain = 0.000 ; free physical = 7212 ; free virtual = 53009

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 125a49e39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2809.352 ; gain = 0.000 ; free physical = 7212 ; free virtual = 53009
Phase 1 Initialization | Checksum: 125a49e39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2809.352 ; gain = 0.000 ; free physical = 7212 ; free virtual = 53009

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 125a49e39

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2809.352 ; gain = 0.000 ; free physical = 7212 ; free virtual = 53009

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 125a49e39

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2809.352 ; gain = 0.000 ; free physical = 7212 ; free virtual = 53009
Phase 2 Timer Update And Timing Data Collection | Checksum: 125a49e39

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2809.352 ; gain = 0.000 ; free physical = 7212 ; free virtual = 53009

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 125a49e39

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2809.352 ; gain = 0.000 ; free physical = 7212 ; free virtual = 53009
Retarget | Checksum: 125a49e39
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 125a49e39

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2809.352 ; gain = 0.000 ; free physical = 7212 ; free virtual = 53009
Constant propagation | Checksum: 125a49e39
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.352 ; gain = 0.000 ; free physical = 7212 ; free virtual = 53009
Phase 5 Sweep | Checksum: 10fd7c37c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2809.352 ; gain = 0.000 ; free physical = 7212 ; free virtual = 53009
Sweep | Checksum: 10fd7c37c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 10fd7c37c

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2841.367 ; gain = 32.016 ; free physical = 7212 ; free virtual = 53009
BUFG optimization | Checksum: 10fd7c37c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 10fd7c37c

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2841.367 ; gain = 32.016 ; free physical = 7212 ; free virtual = 53009
Shift Register Optimization | Checksum: 10fd7c37c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 10fd7c37c

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2841.367 ; gain = 32.016 ; free physical = 7212 ; free virtual = 53009
Post Processing Netlist | Checksum: 10fd7c37c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1de0f131f

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2841.367 ; gain = 32.016 ; free physical = 7212 ; free virtual = 53009

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2841.367 ; gain = 0.000 ; free physical = 7212 ; free virtual = 53009
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1de0f131f

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2841.367 ; gain = 32.016 ; free physical = 7212 ; free virtual = 53009
Phase 9 Finalization | Checksum: 1de0f131f

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2841.367 ; gain = 32.016 ; free physical = 7212 ; free virtual = 53009
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1de0f131f

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2841.367 ; gain = 32.016 ; free physical = 7212 ; free virtual = 53009

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1de0f131f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2841.367 ; gain = 0.000 ; free physical = 7212 ; free virtual = 53008

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1de0f131f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2841.367 ; gain = 0.000 ; free physical = 7212 ; free virtual = 53008

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2841.367 ; gain = 0.000 ; free physical = 7212 ; free virtual = 53008
Ending Netlist Obfuscation Task | Checksum: 1de0f131f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2841.367 ; gain = 0.000 ; free physical = 7212 ; free virtual = 53008
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2841.367 ; gain = 905.320 ; free physical = 7212 ; free virtual = 53008
INFO: [Vivado 12-24828] Executing command : report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
Command: report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.runs/impl_1/top_level_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.211 ; gain = 0.000 ; free physical = 7173 ; free virtual = 52985
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.211 ; gain = 0.000 ; free physical = 7173 ; free virtual = 52985
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.211 ; gain = 0.000 ; free physical = 7173 ; free virtual = 52985
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2857.211 ; gain = 0.000 ; free physical = 7173 ; free virtual = 52985
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2857.211 ; gain = 0.000 ; free physical = 7173 ; free virtual = 52985
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2857.211 ; gain = 0.000 ; free physical = 7173 ; free virtual = 52985
Write Physdb Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2857.211 ; gain = 0.000 ; free physical = 7171 ; free virtual = 52984
INFO: [Common 17-1381] The checkpoint '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.runs/impl_1/top_level_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2884.617 ; gain = 0.000 ; free physical = 7125 ; free virtual = 52930
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 110cfa188

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2884.617 ; gain = 0.000 ; free physical = 7125 ; free virtual = 52930
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2884.617 ; gain = 0.000 ; free physical = 7125 ; free virtual = 52930

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4a15097b

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2884.617 ; gain = 0.000 ; free physical = 7122 ; free virtual = 52928

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 4d71ed19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7122 ; free virtual = 52928

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 4d71ed19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7122 ; free virtual = 52928
Phase 1 Placer Initialization | Checksum: 4d71ed19

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7122 ; free virtual = 52928

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 51bfe76d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7122 ; free virtual = 52928

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1306b50ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7122 ; free virtual = 52928

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1306b50ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.8 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7122 ; free virtual = 52928

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 9148cb27

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7174 ; free virtual = 52972

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 9148cb27

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7174 ; free virtual = 52972

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7165 ; free virtual = 52966

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 151f0249f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7165 ; free virtual = 52966
Phase 2.5 Global Place Phase2 | Checksum: bc93ac34

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7165 ; free virtual = 52966
Phase 2 Global Placement | Checksum: bc93ac34

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7165 ; free virtual = 52966

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c4857910

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7165 ; free virtual = 52965

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c91fa7f7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7165 ; free virtual = 52965

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 122503c33

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7165 ; free virtual = 52965

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 103c20eac

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7165 ; free virtual = 52965

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 96423a89

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7162 ; free virtual = 52962

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c07d1f59

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7162 ; free virtual = 52962

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11140c3df

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7162 ; free virtual = 52962
Phase 3 Detail Placement | Checksum: 11140c3df

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7162 ; free virtual = 52962

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14d8afa0a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.983 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c9001517

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7162 ; free virtual = 52962
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 17dc83a5b

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7162 ; free virtual = 52962
Phase 4.1.1.1 BUFG Insertion | Checksum: 14d8afa0a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7162 ; free virtual = 52962

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.983. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 11d8d1f6e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7162 ; free virtual = 52962

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7162 ; free virtual = 52962
Phase 4.1 Post Commit Optimization | Checksum: 11d8d1f6e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7162 ; free virtual = 52962

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11d8d1f6e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7162 ; free virtual = 52962

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11d8d1f6e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7162 ; free virtual = 52962
Phase 4.3 Placer Reporting | Checksum: 11d8d1f6e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7162 ; free virtual = 52962

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7162 ; free virtual = 52962

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7162 ; free virtual = 52962
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 147f94798

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7162 ; free virtual = 52962
Ending Placer Task | Checksum: daf4f0ee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2916.633 ; gain = 32.016 ; free physical = 7162 ; free virtual = 52962
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7154 ; free virtual = 52954
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_level_utilization_placed.rpt -pb top_level_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7139 ; free virtual = 52940
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7139 ; free virtual = 52940
Wrote PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7139 ; free virtual = 52940
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7139 ; free virtual = 52940
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7139 ; free virtual = 52940
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7139 ; free virtual = 52940
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7139 ; free virtual = 52940
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7139 ; free virtual = 52940
INFO: [Common 17-1381] The checkpoint '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.runs/impl_1/top_level_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7112 ; free virtual = 52912
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 4.983 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7108 ; free virtual = 52909
Wrote PlaceDB: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7104 ; free virtual = 52904
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7104 ; free virtual = 52904
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7104 ; free virtual = 52904
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7104 ; free virtual = 52904
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7104 ; free virtual = 52904
Write Physdb Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2916.633 ; gain = 0.000 ; free physical = 7104 ; free virtual = 52904
INFO: [Common 17-1381] The checkpoint '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.runs/impl_1/top_level_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50ti'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4af16fc2 ConstDB: 0 ShapeSum: 892a9a64 RouteDB: 6d8e6c8
Post Restoration Checksum: NetGraph: e31865c1 | NumContArr: 12ea2342 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 27b547e3d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 3002.168 ; gain = 85.535 ; free physical = 6962 ; free virtual = 52801

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 27b547e3d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 3002.168 ; gain = 85.535 ; free physical = 6962 ; free virtual = 52801

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 27b547e3d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 3002.168 ; gain = 85.535 ; free physical = 6962 ; free virtual = 52801
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 248815177

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6945 ; free virtual = 52786
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.977  | TNS=0.000  | WHS=-0.095 | THS=-1.966 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 225
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 225
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21fe484ea

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6944 ; free virtual = 52786

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 21fe484ea

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6944 ; free virtual = 52786

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2eace2396

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6944 ; free virtual = 52786
Phase 4 Initial Routing | Checksum: 2eace2396

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6944 ; free virtual = 52786

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.646  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 27da952ca

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6945 ; free virtual = 52787
Phase 5 Rip-up And Reroute | Checksum: 27da952ca

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6945 ; free virtual = 52787

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28001c546

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6945 ; free virtual = 52787
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.738  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 28001c546

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6945 ; free virtual = 52787

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 28001c546

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6945 ; free virtual = 52787
Phase 6 Delay and Skew Optimization | Checksum: 28001c546

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6945 ; free virtual = 52787

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.738  | TNS=0.000  | WHS=0.164  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2054e2d07

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6945 ; free virtual = 52787
Phase 7 Post Hold Fix | Checksum: 2054e2d07

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6945 ; free virtual = 52787

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.059316 %
  Global Horizontal Routing Utilization  = 0.0443779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2054e2d07

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6945 ; free virtual = 52787

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2054e2d07

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6945 ; free virtual = 52787

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 20dc16d87

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6945 ; free virtual = 52787

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 20dc16d87

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6945 ; free virtual = 52787

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.738  | TNS=0.000  | WHS=0.164  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 20dc16d87

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6945 ; free virtual = 52787
Total Elapsed time in route_design: 28.04 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1f724bd53

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6945 ; free virtual = 52787
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1f724bd53

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6945 ; free virtual = 52787

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3027.168 ; gain = 110.535 ; free physical = 6945 ; free virtual = 52787
INFO: [Vivado 12-24828] Executing command : report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
Command: report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.runs/impl_1/top_level_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
Command: report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.runs/impl_1/top_level_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_level_route_status.rpt -pb top_level_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_level_bus_skew_routed.rpt -pb top_level_bus_skew_routed.pb -rpx top_level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_level_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 3197.926 ; gain = 170.758 ; free physical = 6815 ; free virtual = 52672
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3197.926 ; gain = 0.000 ; free physical = 6815 ; free virtual = 52672
Wrote PlaceDB: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3197.926 ; gain = 0.000 ; free physical = 6815 ; free virtual = 52672
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3197.926 ; gain = 0.000 ; free physical = 6815 ; free virtual = 52672
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3197.926 ; gain = 0.000 ; free physical = 6815 ; free virtual = 52672
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3197.926 ; gain = 0.000 ; free physical = 6815 ; free virtual = 52672
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3197.926 ; gain = 0.000 ; free physical = 6815 ; free virtual = 52673
Write Physdb Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3197.926 ; gain = 0.000 ; free physical = 6815 ; free virtual = 52673
INFO: [Common 17-1381] The checkpoint '/home/martin/Documents/XilinxProjects/projectGit/Digital-Scoreboard/projektDE1_final.runs/impl_1/top_level_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Apr 27 18:06:40 2025...
