
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101350                       # Simulator instruction rate (inst/s)
host_mem_usage                              201501644                       # Number of bytes of host memory used
host_op_rate                                   112905                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 52609.86                       # Real time elapsed on the host
host_tick_rate                               20354753                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5331993082                       # Number of instructions simulated
sim_ops                                    5939924691                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   153                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1114389                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2228731                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     81.730797                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       259934903                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    318037892                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      5080218                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    446816533                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     17156962                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     17160515                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3553                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       528297083                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        22109831                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          109                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         962932626                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        949329146                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      5078858                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          497761388                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     208411936                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     22607631                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    135216743                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3331993081                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3711978099                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2548402526                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.456590                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.493146                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1467533606     57.59%     57.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    401895638     15.77%     73.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    247548621      9.71%     83.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     59624049      2.34%     85.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     35109580      1.38%     86.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     18552900      0.73%     87.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     32468608      1.27%     88.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     77257588      3.03%     91.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    208411936      8.18%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2548402526                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     20181787                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        3175824850                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             787278779                       # Number of loads committed
system.switch_cpus.commit.membars            25119165                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2256772341     60.80%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    130640140      3.52%     64.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2511809      0.07%     64.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     41771674      1.13%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     27631579      0.74%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     11371274      0.31%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     37679107      1.02%     67.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     45343396      1.22%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      6344794      0.17%     68.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     44282974      1.19%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2511840      0.07%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    787278779     21.21%     91.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    317838392      8.56%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3711978099                       # Class of committed instruction
system.switch_cpus.commit.refs             1105117171                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         332696061                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3331993081                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3711978099                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.770713                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.770713                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1792335198                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1376                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    253091221                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3899266161                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        153673363                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         485550963                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        5115625                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4877                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     131335858                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           528297083                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         278325314                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2281954260                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        907506                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3588970489                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles        10233970                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.205722                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    280939754                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    299201696                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.397568                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2568011011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.555706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.874627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1792083197     69.78%     69.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        181655419      7.07%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         38727121      1.51%     78.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         62915023      2.45%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         56997842      2.22%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         26881785      1.05%     84.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         33435073      1.30%     85.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         18320040      0.71%     86.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        356995511     13.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2568011011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      5770115                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        507283903                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.484642                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1160685403                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          321464344                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       175605711                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     811409138                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     22687786                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      2105328                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    323678911                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3847098445                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     839221059                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      8088060                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3812578579                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       10460516                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      64218142                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        5115625                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      78446514                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1685341                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     31634824                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          475                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        49517                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     29149142                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     24130329                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      5840517                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        49517                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1769681                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      4000434                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3726665275                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3775795297                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682452                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2543269828                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.470319                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3777615151                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       4258719432                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2747357550                       # number of integer regfile writes
system.switch_cpus.ipc                       1.297499                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.297499                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2292947993     60.01%     60.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    130649804      3.42%     63.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       2511809      0.07%     63.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     44262062      1.16%     64.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     27632437      0.72%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     12391648      0.32%     65.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     38945851      1.02%     66.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     45343408      1.19%     67.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      7597096      0.20%     68.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     53472781      1.40%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2511840      0.07%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            3      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    840716625     22.00%     91.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    321683220      8.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3820666641                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            66342319                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017364                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12554075     18.92%     18.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     18.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           102      0.00%     18.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      4890233      7.37%     26.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      3160976      4.76%     31.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            12      0.00%     31.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1211419      1.83%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     32.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       27940729     42.12%     75.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      16584773     25.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     3482069546                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   9482898139                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3414946340                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3507592677                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3824410658                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3820666641                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     22687787                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    135120250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        83433                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        80156                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    249014193                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2568011011                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.487792                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.036029                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1228076852     47.82%     47.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    495273440     19.29%     67.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    247843232      9.65%     76.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    178744341      6.96%     83.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    128581669      5.01%     88.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     68792325      2.68%     91.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    144368862      5.62%     97.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     41670079      1.62%     98.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     34660211      1.35%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2568011011                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.487792                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      404939350                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    792871904                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    360848957                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    474675467                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     69210337                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     18517235                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    811409138                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    323678911                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4490023716                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      260571740                       # number of misc regfile writes
system.switch_cpus.numCycles               2568011241                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       417249106                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4136734021                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      278165158                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        206835481                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       32778644                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         60831                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6844731852                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3872274693                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4339298443                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         559037148                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       16148373                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        5115625                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     385398627                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        202564326                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   4284624674                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    994375020                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     30935962                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         789960435                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     22687789                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    543745589                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           6187183443                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7713998586                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        446231630                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       289870116                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          253                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9940526                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          166                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     19881052                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            177                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1083842                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       402865                       # Transaction distribution
system.membus.trans_dist::CleanEvict           711475                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30549                       # Transaction distribution
system.membus.trans_dist::ReadExResp            30549                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1083842                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1673086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1670036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3343122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3343122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     97179136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     97029632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    194208768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               194208768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1114391                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1114391    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1114391                       # Request fanout histogram
system.membus.reqLayer0.occupancy          3232220370                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3227671488                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10469731726                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9803508                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4563592                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           36                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6491361                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           137018                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          137018                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            36                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9803472                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     29821470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              29821578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1804955776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1804964992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1114463                       # Total snoops (count)
system.tol2bus.snoopTraffic                  51566720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11054989                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000040                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006471                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11054559    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    419      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11054989                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        15230551368                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20725921650                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             75060                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     71383168                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          71385344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     25793792                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       25793792                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       557681                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             557698                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       201514                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            201514                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data     66659621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             66661653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      24086973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            24086973                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      24086973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     66659621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            90748626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    403028.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1114843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000858755956                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        22890                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        22890                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2142797                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            380457                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     557698                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    201514                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1115396                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  403028                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   519                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            67833                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            70159                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            71646                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            70497                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            71057                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            71012                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            75861                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            70828                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            68659                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            70061                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           72275                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           69480                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           69004                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           65072                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           64158                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           67275                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            23830                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            24848                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            26082                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            23842                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            24764                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            25155                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            30732                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            27602                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            26234                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            24296                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           27280                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           25184                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           24584                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           21392                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           22514                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           24664                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.21                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 18913753439                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                5574385000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            39817697189                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    16964.88                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               35714.88                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  759001                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 185678                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                68.08                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               46.07                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1115396                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              403028                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 556414                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 556464                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   1017                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    939                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     23                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     20                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 18002                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 18048                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 22907                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 22929                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 22907                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 22898                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 22894                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 22900                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 22901                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 22899                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 22894                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 22909                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 22926                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 23134                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 23122                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 22895                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 22890                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 22890                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    64                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       573201                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   169.476885                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   141.766134                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   147.410194                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        43162      7.53%      7.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       464514     81.04%     88.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        15558      2.71%     91.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         8893      1.55%     92.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        10124      1.77%     94.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        12047      2.10%     96.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        18784      3.28%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          104      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           15      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       573201                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        22890                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     48.704806                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    46.279527                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    15.508597                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            29      0.13%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          460      2.01%      2.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         2070      9.04%     11.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         4014     17.54%     28.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         4869     21.27%     49.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         4429     19.35%     69.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         3165     13.83%     83.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         1880      8.21%     91.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         1036      4.53%     95.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          519      2.27%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          255      1.11%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          104      0.45%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           37      0.16%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           12      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            6      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            4      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        22890                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        22890                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.606073                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.583958                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.867392                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            4841     21.15%     21.15% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              41      0.18%     21.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           17631     77.02%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              50      0.22%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             325      1.42%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        22890                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              71352128                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  33216                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               25792192                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               71385344                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            25793792                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       66.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       24.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    66.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    24.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.71                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070857350246                       # Total gap between requests
system.mem_ctrls0.avgGap                   1410485.28                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     71349952                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     25792192                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2032.010349193839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 66628603.344891399145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 24085478.434004846960                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1115362                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       403028                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1166654                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  39816530535                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24845425527969                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     34313.35                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35698.30                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  61646896.81                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   62.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1950191040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1036551120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3898325760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1023892560                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    227795095260                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    219382941120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      539619665340                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       503.912107                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 567946133127                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 467156234597                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2142464100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1138746675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         4061896020                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1079783100                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    246230203980                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    203858480160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      543044242515                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       507.110074                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 527420738543                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 507681629181                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     71254400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          71256704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     25772928                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       25772928                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       556675                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             556693                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       201351                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            201351                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         2152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     66539374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             66541526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         2152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            2152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      24067489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            24067489                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      24067489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         2152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     66539374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            90609015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    402702.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1112865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000795188950                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        22862                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        22862                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2139805                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            380138                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     556693                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    201351                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1113386                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  402702                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   485                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            68145                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            70078                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            71749                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            70137                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            70734                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            70978                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            75590                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            71102                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            68384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            69776                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           71773                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           69324                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           68894                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           64650                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           64268                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           67319                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            24403                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            24724                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            26000                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            23782                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            24380                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            25254                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            30530                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            27842                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            26176                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            24478                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           26882                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           24990                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           24768                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           21212                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           22278                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           24986                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.21                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 18767461706                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                5564505000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            39634355456                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    16863.55                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35613.55                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  757903                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 185411                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                68.10                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               46.04                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1113386                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              402702                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 555482                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 555541                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    965                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    881                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     16                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 18061                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 18130                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 22881                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 22905                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 22877                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 22875                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 22871                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 22869                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 22866                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 22866                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 22866                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 22875                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 22889                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 23092                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 23081                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 22866                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 22862                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 22862                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    90                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       572272                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   169.495457                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   141.749508                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   147.557710                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        43002      7.51%      7.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       464170     81.11%     88.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        15183      2.65%     91.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         8658      1.51%     92.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        10220      1.79%     94.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        12210      2.13%     96.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        18711      3.27%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          101      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           17      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       572272                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        22862                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     48.678987                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    46.184071                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    15.744056                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            31      0.14%      0.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          508      2.22%      2.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         2067      9.04%     11.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         4078     17.84%     29.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         4811     21.04%     50.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         4333     18.95%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         3139     13.73%     82.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         1846      8.07%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         1069      4.68%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          537      2.35%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          252      1.10%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          107      0.47%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           54      0.24%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           20      0.09%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            7      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        22862                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        22862                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.613726                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.591979                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.859995                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            4737     20.72%     20.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              48      0.21%     20.93% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           17697     77.41%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              73      0.32%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             304      1.33%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        22862                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              71225664                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  31040                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               25771840                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               71256704                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            25772928                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       66.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       24.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    66.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    24.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.71                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070858199258                       # Total gap between requests
system.mem_ctrls1.avgGap                   1412659.69                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     71223360                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     25771840                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2151.540369734653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 66510388.154576532543                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 24066473.160738859326                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1113350                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       402702                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1517978                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  39632837478                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24847747965772                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     42166.06                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35597.82                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  61702569.06                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   62.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1943158140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1032813045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3886930320                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1021919400                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    227750976690                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    219419435040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      539587901115                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       503.882445                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 568043823067                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 467058544657                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2142863940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1138959195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         4059182820                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1080096300                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    245991674370                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    204059497440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      543004942545                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       507.073375                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 527945627107                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 507156740617                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      8826134                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8826135                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      8826134                       # number of overall hits
system.l2.overall_hits::total                 8826135                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1114356                       # number of demand (read+write) misses
system.l2.demand_misses::total                1114391                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           35                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1114356                       # number of overall misses
system.l2.overall_misses::total               1114391                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3150018                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  96662002371                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      96665152389                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3150018                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  96662002371                       # number of overall miss cycles
system.l2.overall_miss_latency::total     96665152389                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      9940490                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9940526                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      9940490                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9940526                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.112103                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112106                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.112103                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112106                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90000.514286                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86742.479397                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86742.581723                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90000.514286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86742.479397                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86742.581723                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              402865                       # number of writebacks
system.l2.writebacks::total                    402865                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1114356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1114391                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1114356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1114391                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2850625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  87129293568                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  87132144193                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2850625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  87129293568                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  87132144193                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.112103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112106                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.112103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112106                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81446.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78188.023906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78188.126244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81446.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78188.023906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78188.126244                       # average overall mshr miss latency
system.l2.replacements                        1114463                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4160727                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4160727                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4160727                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4160727                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           36                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               36                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           36                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           36                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           54                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            54                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       106469                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                106469                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        30549                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               30549                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2800508616                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2800508616                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       137018                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137018                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.222956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.222956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91672.677207                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91672.677207                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        30549                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          30549                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2539279434                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2539279434                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.222956                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.222956                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83121.523912                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83121.523912                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3150018                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3150018                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           36                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             36                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.972222                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.972222                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90000.514286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90000.514286                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           35                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           35                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2850625                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2850625                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.972222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.972222                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81446.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81446.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      8719665                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8719665                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1083807                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1083807                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  93861493755                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  93861493755                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      9803472                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9803472                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.110553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.110553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86603.513130                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86603.513130                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1083807                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1083807                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  84590014134                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  84590014134                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.110553                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.110553                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78048.964561                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78048.964561                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    29201174                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1147231                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.453613                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.177838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3824.179582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.726820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 28938.915759                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.116705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.883146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          859                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9774                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        21986                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 319207247                       # Number of tag accesses
system.l2.tags.data_accesses                319207247                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139312276                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    278325263                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2278529627                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204364                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    278325263                       # number of overall hits
system.cpu.icache.overall_hits::total      2278529627                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           51                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            925                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          874                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           51                       # number of overall misses
system.cpu.icache.overall_misses::total           925                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4288011                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4288011                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4288011                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4288011                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    278325314                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2278530552                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    278325314                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2278530552                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 84078.647059                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4635.687568                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 84078.647059                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4635.687568                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           78                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           78                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          286                       # number of writebacks
system.cpu.icache.writebacks::total               286                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           36                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3205062                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3205062                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3205062                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3205062                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89029.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89029.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89029.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89029.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                    286                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    278325263                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2278529627                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           51                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           925                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4288011                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4288011                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    278325314                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2278530552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 84078.647059                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4635.687568                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3205062                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3205062                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89029.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89029.500000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.933967                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2278530537                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               910                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2503879.710989                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   604.992767                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    18.941200                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.969540                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.030354                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       88862692438                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      88862692438                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633374888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    996936586                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1630311474                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633374888                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    996936586                       # number of overall hits
system.cpu.dcache.overall_hits::total      1630311474                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6166984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     57328215                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       63495199                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6166984                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     57328215                       # number of overall misses
system.cpu.dcache.overall_misses::total      63495199                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1479208220115                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1479208220115                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1479208220115                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1479208220115                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1054264801                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1693806673                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1054264801                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1693806673                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.054377                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037487                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.054377                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037487                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 25802.446843                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23296.378993                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 25802.446843                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23296.378993                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        60072                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     89845662                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4151                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         1683228                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.471694                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    53.377001                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7030434                       # number of writebacks
system.cpu.dcache.writebacks::total           7030434                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     47387832                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     47387832                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     47387832                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     47387832                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      9940383                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9940383                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      9940383                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9940383                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 187679564883                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 187679564883                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 187679564883                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 187679564883                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009429                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005869                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009429                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005869                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18880.516463                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18880.516463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18880.516463                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18880.516463                       # average overall mshr miss latency
system.cpu.dcache.replacements               16107291                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453489005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    701707778                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1155196783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5828631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     57181007                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      63009638                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1474626023646                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1474626023646                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    758888785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1218206421                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.075348                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051723                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 25788.738272                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23403.181965                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     47260269                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     47260269                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      9920738                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9920738                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 187445775501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 187445775501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008144                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18894.337851                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18894.337851                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179885883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    295228808                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      475114691                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       147208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4582196469                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4582196469                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    295376016                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    475600252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000498                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 31127.360395                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9436.912085                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       127563                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       127563                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19645                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19645                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    233789382                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    233789382                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000067                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 11900.706643                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11900.706643                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495618                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     22607429                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     36103047                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           73                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          260                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          333                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      3227997                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      3227997                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     22607689                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     36103380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 12415.373077                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  9693.684685                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          153                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          107                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          107                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1101714                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1101714                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10296.392523                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10296.392523                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     22607478                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     36103169                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     22607478                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     36103169                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1718625237                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16107547                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.696894                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   135.113136                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   120.886176                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.527786                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.472212                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       56528530651                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      56528530651                       # Number of data accesses

---------- End Simulation Statistics   ----------
