// Seed: 399414894
module module_0 (
    input logic id_0,
    input logic id_1
);
  always  @  (  id_0  ,  id_1  ,  1  ,  1  or  (  1  <  id_1  )  or  1  or  1  ,  id_1  or  negedge  1  or  id_1  or  1  or  posedge  (  id_0  )  )
    id_2 = 1;
  logic id_3;
endmodule
module module_1;
  reg id_2;
  reg id_3;
  type_10(
      id_2, id_2, 1
  );
  always @(*) id_3 = 1;
  type_11(
      id_1, id_0
  );
  logic id_4;
  assign id_3 = 1;
  logic id_5;
  type_14(
      1, id_1, id_0
  );
  logic id_6;
  reg   id_7 = id_3;
  always @(1 or posedge id_7) begin
    id_2 <= id_7;
  end
endmodule
