# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=riscv64 -mcpu=spacemit-x100 -iterations=1 -instruction-tables=full %p/../Inputs/zfhmin.s | FileCheck %s

# CHECK:      Resources:
# CHECK-NEXT: [0]   - SMTX100_BQ:1
# CHECK-NEXT: [1]   - SMTX100_FQ:2 SMTX100_FQ0, SMTX100_FQ1
# CHECK-NEXT: [2]   - SMTX100_FQ0:1
# CHECK-NEXT: [3]   - SMTX100_FQ1:1
# CHECK-NEXT: [4]   - SMTX100_IQ:2 SMTX100_IQ0, SMTX100_IQ1
# CHECK-NEXT: [5]   - SMTX100_IQ0:1
# CHECK-NEXT: [6]   - SMTX100_IQ1:1
# CHECK-NEXT: [7]   - SMTX100_LSQ:2

# CHECK:      Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK-NEXT: [7]: Bypass Latency
# CHECK-NEXT: [8]: Resources (<Name> | <Name>[<ReleaseAtCycle>] | <Name>[<AcquireAtCycle>,<ReleaseAtCycle])
# CHECK-NEXT: [9]: LLVM Opcode Name

# CHECK:      [1]    [2]    [3]    [4]    [5]    [6]    [7]    [8]                                        [9]                        Instructions:
# CHECK-NEXT:  1      4     0.50    *                    4     SMTX100_LSQ                                FLH                        flh	ft0, 0(a0)
# CHECK-NEXT:  1      1     0.50           *             1     SMTX100_LSQ                                FSH                        fsh	ft0, 0(a0)
# CHECK-NEXT:  1      3     0.50                         3     SMTX100_FQ                                 FMV_X_H                    fmv.x.h	a2, fs7
# CHECK-NEXT:  1      3     0.50                         3     SMTX100_FQ                                 FMV_H_X                    fmv.h.x	ft1, a6
# CHECK-NEXT:  1      3     1.00                         3     SMTX100_FQ,SMTX100_FQ1                     FCVT_S_H                   fcvt.s.h	fa0, ft0
# CHECK-NEXT:  1      3     1.00                         3     SMTX100_FQ,SMTX100_FQ1                     FCVT_S_H                   fcvt.s.h	fa0, ft0, rup
# CHECK-NEXT:  1      3     1.00                         3     SMTX100_FQ,SMTX100_FQ1                     FCVT_H_S                   fcvt.h.s	ft2, fa2
# CHECK-NEXT:  1      3     1.00                         3     SMTX100_FQ,SMTX100_FQ1                     FCVT_D_H                   fcvt.d.h	fa0, ft0
# CHECK-NEXT:  1      3     1.00                         3     SMTX100_FQ,SMTX100_FQ1                     FCVT_D_H                   fcvt.d.h	fa0, ft0, rup
# CHECK-NEXT:  1      3     1.00                         3     SMTX100_FQ,SMTX100_FQ1                     FCVT_H_D                   fcvt.h.d	ft2, fa2

# CHECK:      Resources:
# CHECK-NEXT: [0]   - SMTX100_BQ
# CHECK-NEXT: [1]   - SMTX100_FQ0
# CHECK-NEXT: [2]   - SMTX100_FQ1
# CHECK-NEXT: [3]   - SMTX100_IQ0
# CHECK-NEXT: [4]   - SMTX100_IQ1
# CHECK-NEXT: [5.0] - SMTX100_LSQ
# CHECK-NEXT: [5.1] - SMTX100_LSQ

# CHECK:      Resource pressure per iteration:
# CHECK-NEXT: [0]    [1]    [2]    [3]    [4]    [5.0]  [5.1]
# CHECK-NEXT:  -     1.00   7.00    -      -     1.00   1.00

# CHECK:      Resource pressure by instruction:
# CHECK-NEXT: [0]    [1]    [2]    [3]    [4]    [5.0]  [5.1]  Instructions:
# CHECK-NEXT:  -      -      -      -      -     0.50   0.50   flh	ft0, 0(a0)
# CHECK-NEXT:  -      -      -      -      -     0.50   0.50   fsh	ft0, 0(a0)
# CHECK-NEXT:  -     0.50   0.50    -      -      -      -     fmv.x.h	a2, fs7
# CHECK-NEXT:  -     0.50   0.50    -      -      -      -     fmv.h.x	ft1, a6
# CHECK-NEXT:  -      -     1.00    -      -      -      -     fcvt.s.h	fa0, ft0
# CHECK-NEXT:  -      -     1.00    -      -      -      -     fcvt.s.h	fa0, ft0, rup
# CHECK-NEXT:  -      -     1.00    -      -      -      -     fcvt.h.s	ft2, fa2
# CHECK-NEXT:  -      -     1.00    -      -      -      -     fcvt.d.h	fa0, ft0
# CHECK-NEXT:  -      -     1.00    -      -      -      -     fcvt.d.h	fa0, ft0, rup
# CHECK-NEXT:  -      -     1.00    -      -      -      -     fcvt.h.d	ft2, fa2
