library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mejia_divider2_Nov19 is
	port ( clk, ld, clr: in std_logic;
			 Ain, Bin:     in std_logic_vector(31 downto 0);
			 Qout, Rout:   out std_logic_vector(31 downto 0));
end mejia_divider2_Nov19;

architecture arch of mejia_divider2_Nov19 is

	component mejia_register32_Nov16 
		port( d:            IN std_logic_vector(31 downto 0);
				ld, clr, clk: IN std_logic;
				q:            OUT std_logic_vector(31 downto 0));
	end component;
	
	COMPONENT mejia_divide32_Nov19
		PORT( denom		: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
				numer		: IN STD_LOGIC_VECTOR (31 DOWNTO 0);
				quotient		: OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
				remain		: OUT STD_LOGIC_VECTOR (31 DOWNTO 0));
	END COMPONENT;