Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/matmul_afu_system_fixed.qsys --block-symbol-file --output-directory=/home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/matmul_afu_system_fixed --family="Stratix 10" --part=1SX280HN2F43E2VG
Progress: Loading S10/matmul_afu_system_fixed.qsys
Progress: Reading input file
Progress: Adding matmul_afu_csr_bridge [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_csr_bridge
Progress: Adding matmul_afu_ddr4_bridge [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_ddr4_bridge
Progress: Adding matmul_afu_dma_clock [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_dma_clock
Progress: Adding matmul_afu_dma_rst [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_dma_rst
Progress: Adding matmul_afu_farreach_read [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_farreach_read
Progress: Adding matmul_afu_farreach_write [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_farreach_write
Progress: Adding matmul_afu_id_afu [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_id_afu
Progress: Adding matmul_afu_id_dma [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_id_dma
Progress: Adding matmul_afu_id_matmul [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_id_matmul
Progress: Adding matmul_afu_matmul_clock [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_matmul_clock
Progress: Adding matmul_afu_matmul_ddr4a_bridge [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_matmul_ddr4a_bridge
Progress: Adding matmul_afu_matmul_ready [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_matmul_ready
Progress: Adding matmul_afu_matmul_rst [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_matmul_rst
Progress: Adding matmul_afu_pgm_ram [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_pgm_ram
Progress: Adding matmul_afu_start_matmul [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_start_matmul
Progress: Adding msgdma_bbb [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/matmul_afu_system_fixed.qsys --synthesis=VERILOG --output-directory=/home/u204427/ternary_matmul_afu/hw/rtl/ternary_matmul_afu/S10/matmul_afu_system_fixed --family="Stratix 10" --part=1SX280HN2F43E2VG
Progress: Loading S10/matmul_afu_system_fixed.qsys
Progress: Reading input file
Progress: Adding matmul_afu_csr_bridge [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_csr_bridge
Progress: Adding matmul_afu_ddr4_bridge [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_ddr4_bridge
Progress: Adding matmul_afu_dma_clock [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_dma_clock
Progress: Adding matmul_afu_dma_rst [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_dma_rst
Progress: Adding matmul_afu_farreach_read [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_farreach_read
Progress: Adding matmul_afu_farreach_write [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_farreach_write
Progress: Adding matmul_afu_id_afu [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_id_afu
Progress: Adding matmul_afu_id_dma [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_id_dma
Progress: Adding matmul_afu_id_matmul [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_id_matmul
Progress: Adding matmul_afu_matmul_clock [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_matmul_clock
Progress: Adding matmul_afu_matmul_ddr4a_bridge [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_matmul_ddr4a_bridge
Progress: Adding matmul_afu_matmul_ready [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_matmul_ready
Progress: Adding matmul_afu_matmul_rst [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_matmul_rst
Progress: Adding matmul_afu_pgm_ram [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_pgm_ram
Progress: Adding matmul_afu_start_matmul [altera_generic_component 1.0]
Progress: Parameterizing module matmul_afu_start_matmul
Progress: Adding msgdma_bbb [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: matmul_afu_system_fixed: "Transforming system: matmul_afu_system_fixed"
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: matmul_afu_system_fixed: "Naming system components in system: matmul_afu_system_fixed"
Info: matmul_afu_system_fixed: "Processing generation queue"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_csr_bridge"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_ddr4_bridge"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_dma_clock"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_dma_rst"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_farreach_read"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_farreach_write"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_id_afu"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_id_dma"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_id_matmul"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_matmul_clock"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_matmul_ddr4a_bridge"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_matmul_ready"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_matmul_rst"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_pgm_ram"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_start_matmul"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_mm_interconnect_191_zhzsq6q"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_mm_interconnect_191_qwuhnzy"
Info: matmul_afu_system_fixed: "Generating: altera_reset_controller"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_master_translator_191_g7h47bq"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_slave_translator_191_x56fcki"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_master_agent_191_mpbm6tq"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_slave_agent_191_ncfkfri"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_avalon_sc_fifo_191_e5eqkcq"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_router_191_hkqphxi"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_router_191_bh3mw6y"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_router_191_sto5qgy"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_demultiplexer_191_kuuxkea"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_multiplexer_191_pg2skka"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_demultiplexer_191_ypgelei"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_multiplexer_191_r226kcq"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_width_adapter_191_croojgy"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_width_adapter_191_ewxmhlq"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_avalon_st_handshake_clock_crosser_191_qbucrri"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_router_191_445npfy"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_router_191_r2y2k6y"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_router_191_a2uwk6i"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_burst_adapter_191_7phgwai"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_demultiplexer_191_rljcsuq"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_multiplexer_191_vejhn6a"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_demultiplexer_191_xqc35eq"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_multiplexer_191_n4e4y6i"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_width_adapter_191_znesz2a"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_width_adapter_191_34t32ka"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_avalon_st_handshake_clock_crosser_191_otog5fa"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_traffic_limiter_191_6cw75sy"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_altera_merlin_traffic_limiter_191_bh7n27i"
Info: matmul_afu_system_fixed: "Generating: matmul_afu_system_fixed_alt_hiconnect_sc_fifo_191_7qtmpqq"
Info: matmul_afu_system_fixed: Done "matmul_afu_system_fixed" with 50 modules, 74 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
