m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/simulation/modelsim
vASYNC_FIFO
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1739200951
!i10b 1
!s100 U_W1Lh3zPWiG3c>n1a93M0
I@Zj5Tm<eNc]>5UK4PEcRG1
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 ASYNC_FIFO_sv_unit
S1
R0
w1739200924
8C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO.sv
FC:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1739200951.000000
!s107 C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input|C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input
Z8 tCvgOpt 0
n@a@s@y@n@c_@f@i@f@o
vASYNC_FIFO_tb
R1
R2
!i10b 1
!s100 CCK6deB;_lEe1EiId:Efi3
I47ze?[V>nUbNn0n`ghNGd2
R3
!s105 ASYNC_FIFO_tb_sv_unit
S1
R0
w1739200852
8C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO_tb.sv
FC:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO_tb.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input|C:/Users/Aeron/Documents/University/ELEC3885/Github/FPGA-Rubiks-Cube-State-Input/ASYNC_FIFO_tb.sv|
!i113 1
R6
R7
R8
n@a@s@y@n@c_@f@i@f@o_tb
