#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd83200 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd83390 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0xdaab50 .functor NOT 1, L_0xde5690, C4<0>, C4<0>, C4<0>;
L_0xdaabc0 .functor XOR 2, L_0xde5310, L_0xde5440, C4<00>, C4<00>;
L_0xde5580 .functor XOR 2, L_0xdaabc0, L_0xde54e0, C4<00>, C4<00>;
v0xdd2740_0 .net *"_ivl_10", 1 0, L_0xde54e0;  1 drivers
v0xdd2840_0 .net *"_ivl_12", 1 0, L_0xde5580;  1 drivers
v0xdd2920_0 .net *"_ivl_2", 1 0, L_0xde5270;  1 drivers
v0xdd29e0_0 .net *"_ivl_4", 1 0, L_0xde5310;  1 drivers
v0xdd2ac0_0 .net *"_ivl_6", 1 0, L_0xde5440;  1 drivers
v0xdd2bf0_0 .net *"_ivl_8", 1 0, L_0xdaabc0;  1 drivers
v0xdd2cd0_0 .var "clk", 0 0;
v0xdd2d70_0 .net "f_dut", 0 0, L_0xde4470;  1 drivers
v0xdd2e10_0 .net "f_ref", 0 0, L_0xde3740;  1 drivers
v0xdd2eb0_0 .net "g_dut", 0 0, L_0xde5080;  1 drivers
v0xdd2f50_0 .net "g_ref", 0 0, L_0xd93a80;  1 drivers
v0xdd2ff0_0 .net "resetn", 0 0, v0xdd00e0_0;  1 drivers
v0xdd3090_0 .var/2u "stats1", 223 0;
v0xdd3130_0 .var/2u "strobe", 0 0;
v0xdd31d0_0 .net "tb_match", 0 0, L_0xde5690;  1 drivers
v0xdd3270_0 .net "tb_mismatch", 0 0, L_0xdaab50;  1 drivers
v0xdd3330_0 .net "x", 0 0, v0xdd0180_0;  1 drivers
v0xdd34e0_0 .net "y", 0 0, v0xdd0280_0;  1 drivers
L_0xde5270 .concat [ 1 1 0 0], L_0xd93a80, L_0xde3740;
L_0xde5310 .concat [ 1 1 0 0], L_0xd93a80, L_0xde3740;
L_0xde5440 .concat [ 1 1 0 0], L_0xde5080, L_0xde4470;
L_0xde54e0 .concat [ 1 1 0 0], L_0xd93a80, L_0xde3740;
L_0xde5690 .cmp/eeq 2, L_0xde5270, L_0xde5580;
S_0xd83520 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0xd83390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0xd40a40 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0xd40a80 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0xd40ac0 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0xd40b00 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0xd40b40 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0xd40b80 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0xd40bc0 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0xd40c00 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0xd40c40 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0xda25a0 .functor OR 1, L_0xde3a10, L_0xde3cc0, C4<0>, C4<0>;
L_0xd93a80 .functor OR 1, L_0xda25a0, L_0xde3f80, C4<0>, C4<0>;
v0xdaad40_0 .net *"_ivl_0", 31 0, L_0xdd35d0;  1 drivers
L_0x7f9a733c80a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdaade0_0 .net *"_ivl_11", 27 0, L_0x7f9a733c80a8;  1 drivers
L_0x7f9a733c80f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xda26b0_0 .net/2u *"_ivl_12", 31 0, L_0x7f9a733c80f0;  1 drivers
v0xda27b0_0 .net *"_ivl_14", 0 0, L_0xde3a10;  1 drivers
v0xd93af0_0 .net *"_ivl_16", 31 0, L_0xde3b80;  1 drivers
L_0x7f9a733c8138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd93cd0_0 .net *"_ivl_19", 27 0, L_0x7f9a733c8138;  1 drivers
L_0x7f9a733c8180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xdceef0_0 .net/2u *"_ivl_20", 31 0, L_0x7f9a733c8180;  1 drivers
v0xdcefd0_0 .net *"_ivl_22", 0 0, L_0xde3cc0;  1 drivers
v0xdcf090_0 .net *"_ivl_25", 0 0, L_0xda25a0;  1 drivers
v0xdcf150_0 .net *"_ivl_26", 31 0, L_0xde3ee0;  1 drivers
L_0x7f9a733c81c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdcf230_0 .net *"_ivl_29", 27 0, L_0x7f9a733c81c8;  1 drivers
L_0x7f9a733c8018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdcf310_0 .net *"_ivl_3", 27 0, L_0x7f9a733c8018;  1 drivers
L_0x7f9a733c8210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xdcf3f0_0 .net/2u *"_ivl_30", 31 0, L_0x7f9a733c8210;  1 drivers
v0xdcf4d0_0 .net *"_ivl_32", 0 0, L_0xde3f80;  1 drivers
L_0x7f9a733c8060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xdcf590_0 .net/2u *"_ivl_4", 31 0, L_0x7f9a733c8060;  1 drivers
v0xdcf670_0 .net *"_ivl_8", 31 0, L_0xde38d0;  1 drivers
v0xdcf750_0 .net "clk", 0 0, v0xdd2cd0_0;  1 drivers
v0xdcf810_0 .net "f", 0 0, L_0xde3740;  alias, 1 drivers
v0xdcf8d0_0 .net "g", 0 0, L_0xd93a80;  alias, 1 drivers
v0xdcf990_0 .var "next", 3 0;
v0xdcfa70_0 .net "resetn", 0 0, v0xdd00e0_0;  alias, 1 drivers
v0xdcfb30_0 .var "state", 3 0;
v0xdcfc10_0 .net "x", 0 0, v0xdd0180_0;  alias, 1 drivers
v0xdcfcd0_0 .net "y", 0 0, v0xdd0280_0;  alias, 1 drivers
E_0xd7b360 .event anyedge, v0xdcfb30_0, v0xdcfc10_0, v0xdcfcd0_0;
E_0xd7b860 .event posedge, v0xdcf750_0;
L_0xdd35d0 .concat [ 4 28 0 0], v0xdcfb30_0, L_0x7f9a733c8018;
L_0xde3740 .cmp/eq 32, L_0xdd35d0, L_0x7f9a733c8060;
L_0xde38d0 .concat [ 4 28 0 0], v0xdcfb30_0, L_0x7f9a733c80a8;
L_0xde3a10 .cmp/eq 32, L_0xde38d0, L_0x7f9a733c80f0;
L_0xde3b80 .concat [ 4 28 0 0], v0xdcfb30_0, L_0x7f9a733c8138;
L_0xde3cc0 .cmp/eq 32, L_0xde3b80, L_0x7f9a733c8180;
L_0xde3ee0 .concat [ 4 28 0 0], v0xdcfb30_0, L_0x7f9a733c81c8;
L_0xde3f80 .cmp/eq 32, L_0xde3ee0, L_0x7f9a733c8210;
S_0xdcfe50 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0xd83390;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0xdd0020_0 .net "clk", 0 0, v0xdd2cd0_0;  alias, 1 drivers
v0xdd00e0_0 .var "resetn", 0 0;
v0xdd0180_0 .var "x", 0 0;
v0xdd0280_0 .var "y", 0 0;
E_0xd7b100/0 .event negedge, v0xdcf750_0;
E_0xd7b100/1 .event posedge, v0xdcf750_0;
E_0xd7b100 .event/or E_0xd7b100/0, E_0xd7b100/1;
S_0xdd0380 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0xd83390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
enum0xd571e0 .enum2/s (32)
   "A" 0,
   "B" 1,
   "S0" 2,
   "S1" 3,
   "S10" 4,
   "G1" 5,
   "G2" 6,
   "P0" 7,
   "P1" 8
 ;
L_0xd93c60 .functor OR 1, L_0xde47c0, L_0xde4a30, C4<0>, C4<0>;
L_0xd83ed0 .functor OR 1, L_0xd93c60, L_0xde4ea0, C4<0>, C4<0>;
v0xdd0710_0 .net *"_ivl_0", 31 0, L_0xde4200;  1 drivers
L_0x7f9a733c8330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xdd0810_0 .net/2u *"_ivl_10", 0 0, L_0x7f9a733c8330;  1 drivers
v0xdd08f0_0 .net *"_ivl_14", 31 0, L_0xde4650;  1 drivers
L_0x7f9a733c8378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdd09e0_0 .net *"_ivl_17", 27 0, L_0x7f9a733c8378;  1 drivers
L_0x7f9a733c83c0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0xdd0ac0_0 .net/2u *"_ivl_18", 31 0, L_0x7f9a733c83c0;  1 drivers
v0xdd0bf0_0 .net *"_ivl_20", 0 0, L_0xde47c0;  1 drivers
v0xdd0cb0_0 .net *"_ivl_22", 31 0, L_0xde4900;  1 drivers
L_0x7f9a733c8408 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdd0d90_0 .net *"_ivl_25", 27 0, L_0x7f9a733c8408;  1 drivers
L_0x7f9a733c8450 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0xdd0e70_0 .net/2u *"_ivl_26", 31 0, L_0x7f9a733c8450;  1 drivers
v0xdd0fe0_0 .net *"_ivl_28", 0 0, L_0xde4a30;  1 drivers
L_0x7f9a733c8258 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdd10a0_0 .net *"_ivl_3", 27 0, L_0x7f9a733c8258;  1 drivers
v0xdd1180_0 .net *"_ivl_31", 0 0, L_0xd93c60;  1 drivers
v0xdd1240_0 .net *"_ivl_32", 31 0, L_0xde4c10;  1 drivers
L_0x7f9a733c8498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdd1320_0 .net *"_ivl_35", 27 0, L_0x7f9a733c8498;  1 drivers
L_0x7f9a733c84e0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0xdd1400_0 .net/2u *"_ivl_36", 31 0, L_0x7f9a733c84e0;  1 drivers
v0xdd14e0_0 .net *"_ivl_38", 0 0, L_0xde4ea0;  1 drivers
L_0x7f9a733c82a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xdd15a0_0 .net/2u *"_ivl_4", 31 0, L_0x7f9a733c82a0;  1 drivers
v0xdd1790_0 .net *"_ivl_41", 0 0, L_0xd83ed0;  1 drivers
L_0x7f9a733c8528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xdd1850_0 .net/2u *"_ivl_42", 0 0, L_0x7f9a733c8528;  1 drivers
L_0x7f9a733c8570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xdd1930_0 .net/2u *"_ivl_44", 0 0, L_0x7f9a733c8570;  1 drivers
v0xdd1a10_0 .net *"_ivl_6", 0 0, L_0xde4380;  1 drivers
L_0x7f9a733c82e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xdd1ad0_0 .net/2u *"_ivl_8", 0 0, L_0x7f9a733c82e8;  1 drivers
v0xdd1bb0_0 .net "clk", 0 0, v0xdd2cd0_0;  alias, 1 drivers
v0xdd1c50_0 .net "f", 0 0, L_0xde4470;  alias, 1 drivers
v0xdd1d10_0 .net "g", 0 0, L_0xde5080;  alias, 1 drivers
v0xdd1dd0_0 .var/2s "next_state", 31 0;
v0xdd1eb0_0 .var "next_state_reg", 3 0;
v0xdd1f90_0 .net "resetn", 0 0, v0xdd00e0_0;  alias, 1 drivers
v0xdd2080_0 .var/2s "state", 31 0;
v0xdd2160_0 .var "state_reg", 3 0;
v0xdd2240_0 .net "x", 0 0, v0xdd0180_0;  alias, 1 drivers
v0xdd2330_0 .net "y", 0 0, v0xdd0280_0;  alias, 1 drivers
E_0xdb1220 .event anyedge, v0xdd2080_0, v0xdcfc10_0, v0xdcfcd0_0;
E_0xdd0650/0 .event negedge, v0xdcfa70_0;
E_0xdd0650/1 .event posedge, v0xdcf750_0;
E_0xdd0650 .event/or E_0xdd0650/0, E_0xdd0650/1;
E_0xdd06b0 .event anyedge, v0xdd2160_0, v0xdcfc10_0, v0xdcfcd0_0;
L_0xde4200 .concat [ 4 28 0 0], v0xdd2160_0, L_0x7f9a733c8258;
L_0xde4380 .cmp/eq 32, L_0xde4200, L_0x7f9a733c82a0;
L_0xde4470 .functor MUXZ 1, L_0x7f9a733c8330, L_0x7f9a733c82e8, L_0xde4380, C4<>;
L_0xde4650 .concat [ 4 28 0 0], v0xdd2160_0, L_0x7f9a733c8378;
L_0xde47c0 .cmp/eq 32, L_0xde4650, L_0x7f9a733c83c0;
L_0xde4900 .concat [ 4 28 0 0], v0xdd2160_0, L_0x7f9a733c8408;
L_0xde4a30 .cmp/eq 32, L_0xde4900, L_0x7f9a733c8450;
L_0xde4c10 .concat [ 4 28 0 0], v0xdd2160_0, L_0x7f9a733c8498;
L_0xde4ea0 .cmp/eq 32, L_0xde4c10, L_0x7f9a733c84e0;
L_0xde5080 .functor MUXZ 1, L_0x7f9a733c8570, L_0x7f9a733c8528, L_0xd83ed0, C4<>;
S_0xdd2520 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0xd83390;
 .timescale -12 -12;
E_0xdb0f00 .event anyedge, v0xdd3130_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xdd3130_0;
    %nor/r;
    %assign/vec4 v0xdd3130_0, 0;
    %wait E_0xdb0f00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xdcfe50;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd00e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd0180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd0280_0, 0, 1;
    %wait E_0xd7b860;
    %wait E_0xd7b860;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdd00e0_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd7b100;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0xdd00e0_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0xdd0280_0, 0;
    %assign/vec4 v0xdd0180_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xd83520;
T_2 ;
    %wait E_0xd7b860;
    %load/vec4 v0xdcfa70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xdcfb30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xdcf990_0;
    %assign/vec4 v0xdcfb30_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xd83520;
T_3 ;
Ewait_0 .event/or E_0xd7b360, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xdcfb30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0xdcf990_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xdcf990_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xdcf990_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0xdcfc10_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0xdcf990_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0xdcfc10_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0xdcf990_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0xdcfc10_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0xdcf990_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0xdcfcd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0xdcf990_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0xdcfcd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0xdcf990_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xdcf990_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xdcf990_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xdd0380;
T_4 ;
    %wait E_0xdd0650;
    %load/vec4 v0xdd1f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xdd2160_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xdd1eb0_0;
    %assign/vec4 v0xdd2160_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xdd0380;
T_5 ;
Ewait_1 .event/or E_0xdd06b0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0xdd2160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0xdd2240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xdd1eb0_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xdd1eb0_0, 0, 4;
T_5.11 ;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xdd1eb0_0, 0, 4;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0xdd2240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0xdd1eb0_0, 0, 4;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xdd1eb0_0, 0, 4;
T_5.13 ;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0xdd2240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0xdd1eb0_0, 0, 4;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0xdd1eb0_0, 0, 4;
T_5.15 ;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0xdd2240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0xdd1eb0_0, 0, 4;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xdd1eb0_0, 0, 4;
T_5.17 ;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0xdd2330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xdd1eb0_0, 0, 4;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0xdd1eb0_0, 0, 4;
T_5.19 ;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0xdd2330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0xdd1eb0_0, 0, 4;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xdd1eb0_0, 0, 4;
T_5.21 ;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0xdd2160_0;
    %store/vec4 v0xdd1eb0_0, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0xdd2160_0;
    %store/vec4 v0xdd1eb0_0, 0, 4;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xdd0380;
T_6 ;
    %wait E_0xdd0650;
    %load/vec4 v0xdd1f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xdd2080_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xdd1dd0_0;
    %assign/vec4 v0xdd2080_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xdd0380;
T_7 ;
Ewait_2 .event/or E_0xdb1220, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0xdd2080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0xdd2240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xdd1dd0_0, 0, 32;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0xdd1dd0_0, 0, 32;
T_7.11 ;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0xdd1dd0_0, 0, 32;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0xdd2240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0xdd1dd0_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0xdd1dd0_0, 0, 32;
T_7.13 ;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0xdd2240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0xdd1dd0_0, 0, 32;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0xdd1dd0_0, 0, 32;
T_7.15 ;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0xdd2240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0xdd1dd0_0, 0, 32;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0xdd1dd0_0, 0, 32;
T_7.17 ;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0xdd2330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0xdd1dd0_0, 0, 32;
    %jmp T_7.19;
T_7.18 ;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0xdd1dd0_0, 0, 32;
T_7.19 ;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0xdd2330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0xdd1dd0_0, 0, 32;
    %jmp T_7.21;
T_7.20 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0xdd1dd0_0, 0, 32;
T_7.21 ;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0xdd2080_0;
    %store/vec4 v0xdd1dd0_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0xdd2080_0;
    %store/vec4 v0xdd1dd0_0, 0, 32;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xd83390;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd2cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd3130_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xd83390;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0xdd2cd0_0;
    %inv;
    %store/vec4 v0xdd2cd0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xd83390;
T_10 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0xdd0020_0, v0xdd3270_0, v0xdd2cd0_0, v0xdd2ff0_0, v0xdd3330_0, v0xdd34e0_0, v0xdd2e10_0, v0xdd2d70_0, v0xdd2f50_0, v0xdd2eb0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xd83390;
T_11 ;
    %load/vec4 v0xdd3090_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xdd3090_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdd3090_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_11.1 ;
    %load/vec4 v0xdd3090_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0xdd3090_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xdd3090_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_11.3 ;
    %load/vec4 v0xdd3090_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xdd3090_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xdd3090_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xdd3090_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0xd83390;
T_12 ;
    %wait E_0xd7b100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdd3090_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd3090_0, 4, 32;
    %load/vec4 v0xdd31d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xdd3090_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd3090_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdd3090_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd3090_0, 4, 32;
T_12.0 ;
    %load/vec4 v0xdd2e10_0;
    %load/vec4 v0xdd2e10_0;
    %load/vec4 v0xdd2d70_0;
    %xor;
    %load/vec4 v0xdd2e10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0xdd3090_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd3090_0, 4, 32;
T_12.6 ;
    %load/vec4 v0xdd3090_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd3090_0, 4, 32;
T_12.4 ;
    %load/vec4 v0xdd2f50_0;
    %load/vec4 v0xdd2f50_0;
    %load/vec4 v0xdd2eb0_0;
    %xor;
    %load/vec4 v0xdd2f50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0xdd3090_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd3090_0, 4, 32;
T_12.10 ;
    %load/vec4 v0xdd3090_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdd3090_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/machine/2013_q2bfsm/iter1/response1/top_module.sv";
