
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.40000000000000000000;
1.40000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_16_1";
mvm_16_16_16_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_16_1' with
	the parameters "16,16,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b16_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "1,16,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "16,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE16_LOGSIZE4/105 |   16   |   16    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 684 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b16_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b16_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b16_g1'
  Processing 'mvm_16_16_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:29  132626.3      0.82    1091.8   19394.2                          
    0:00:29  132626.3      0.82    1091.8   19394.2                          
    0:00:29  132671.0      0.82    1091.9   19394.2                          
    0:00:29  132715.6      0.82    1092.0   19394.2                          
    0:00:29  132760.3      0.82    1092.0   19394.2                          
    0:00:29  132797.8      0.82    1092.1   19351.6                          
    0:00:30  133241.5      0.82     573.5    9288.1                          
    0:00:48  127740.6      0.34      76.5       0.0                          
    0:00:48  127740.6      0.34      76.5       0.0                          
    0:00:48  127740.6      0.34      76.5       0.0                          
    0:00:48  127740.4      0.34      76.5       0.0                          
    0:00:49  127740.4      0.34      76.5       0.0                          
    0:00:59  109331.9      0.35      43.3       0.0                          
    0:01:01  109268.3      0.31      36.8       0.0                          
    0:01:03  109282.1      0.31      35.1       0.0                          
    0:01:04  109287.2      0.29      34.0       0.0                          
    0:01:06  109296.2      0.28      33.2       0.0                          
    0:01:06  109302.3      0.27      32.0       0.0                          
    0:01:07  109305.5      0.25      31.5       0.0                          
    0:01:08  109315.6      0.25      30.5       0.0                          
    0:01:08  109328.1      0.25      30.3       0.0                          
    0:01:09  109342.5      0.24      30.1       0.0                          
    0:01:10  109356.6      0.24      29.9       0.0                          
    0:01:10  109220.1      0.24      29.9       0.0                          
    0:01:10  109220.1      0.24      29.9       0.0                          
    0:01:10  109220.1      0.24      29.9       0.0                          
    0:01:10  109220.1      0.24      29.9       0.0                          
    0:01:10  109220.1      0.24      29.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:10  109220.1      0.24      29.9       0.0                          
    0:01:11  109266.1      0.20      26.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:11  109293.8      0.20      26.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  109305.3      0.20      25.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  109321.7      0.19      24.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  109335.8      0.19      24.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  109348.9      0.19      23.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:11  109364.0      0.19      23.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109377.3      0.19      22.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109390.6      0.18      22.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109409.3      0.18      22.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109426.0      0.18      22.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109438.5      0.18      22.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109451.3      0.18      21.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109472.0      0.18      21.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109480.5      0.18      21.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  109492.8      0.18      21.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:13  109509.3      0.17      20.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:13  109522.0      0.17      20.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:13  109530.3      0.17      20.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:13  109540.1      0.17      20.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:13  109547.3      0.17      19.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  109554.0      0.17      19.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  109569.4      0.17      19.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:13  109573.9      0.16      19.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:13  109576.0      0.16      19.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:14  109582.2      0.16      19.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:14  109587.7      0.16      19.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:14  109601.3      0.16      18.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:14  109613.3      0.16      18.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:14  109631.4      0.16      18.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  109658.8      0.16      17.9      19.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:14  109673.4      0.15      17.7      19.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:14  109686.4      0.15      17.2      19.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  109692.8      0.15      17.2      19.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:14  109702.7      0.15      16.8      19.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:01:15  109714.9      0.15      16.1      19.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  109724.5      0.15      15.9      19.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109729.8      0.15      15.8      19.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109737.8      0.14      15.8      19.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109749.7      0.14      15.4      19.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:15  109759.3      0.14      15.3      19.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:15  109768.9      0.14      15.2      19.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109774.2      0.14      15.2      19.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:15  109783.0      0.14      15.1      19.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:15  109789.6      0.14      15.0      19.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:15  109800.0      0.14      14.9      19.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109802.1      0.14      14.9      19.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109811.4      0.13      14.8      19.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  109822.9      0.13      14.6      19.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  109830.9      0.13      14.3      19.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:16  109835.7      0.13      14.2      19.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109845.8      0.13      14.0      19.0 path/genblk1[9].path/path/genblk1.add_in_reg[24]/D
    0:01:16  109854.8      0.13      13.6      19.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:16  109858.0      0.13      13.6      19.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109864.1      0.13      13.6      19.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:16  109873.7      0.13      13.3      19.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  109875.3      0.13      13.2      19.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  109881.7      0.13      13.2      19.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109885.1      0.13      13.2      19.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109891.5      0.13      13.1      19.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109897.1      0.12      13.1      19.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:17  109904.3      0.12      13.1      19.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:17  109911.2      0.12      13.2      19.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:17  109921.8      0.12      13.2      19.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:17  109931.7      0.12      12.9      19.0 path/genblk1[12].path/path/genblk1.add_in_reg[24]/D
    0:01:17  109938.3      0.12      12.7      19.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109938.6      0.12      12.5      19.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109945.5      0.12      12.5      19.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109948.2      0.12      12.5      19.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:18  109953.5      0.12      12.4      19.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109964.7      0.12      12.2      19.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:18  109973.4      0.12      12.1      19.0 path/genblk1[14].path/path/genblk1.add_in_reg[24]/D
    0:01:18  110007.2      0.12      12.1      75.8 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109996.1      0.12      12.0      37.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110001.9      0.12      11.9      37.9 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110006.4      0.12      11.9      37.9 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110011.5      0.11      11.9      37.9 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110012.8      0.11      11.8      37.9 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110018.7      0.11      11.7      37.9 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110020.8      0.11      11.7      37.9 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110023.7      0.11      11.6      37.9 path/genblk1[9].path/path/genblk1.add_in_reg[24]/D
    0:01:19  110028.5      0.11      11.6      37.9 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110033.8      0.11      11.6      37.9 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:19  110044.7      0.11      11.6      37.9 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110051.9      0.11      11.5      37.9 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:19  110064.1      0.11      11.5      62.1 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:19  110071.3      0.11      11.3      62.1 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:19  110077.4      0.11      11.2      62.1 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:20  110084.4      0.11      11.2      62.1 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110099.3      0.11      11.1      81.1 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110100.1      0.11      11.1      81.1 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:20  110107.0      0.11      11.1      81.1 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110101.9      0.11      11.0      62.1 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110107.5      0.11      11.0      62.1 path/genblk1[10].path/path/genblk1.add_in_reg[24]/D
    0:01:20  110113.4      0.11      11.0      62.1 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:20  110117.3      0.11      10.9      62.1 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:20  110126.1      0.11      10.7      62.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  110128.5      0.11      10.7      62.1 path/path/path/genblk1.add_in_reg[31]/D
    0:01:21  110130.4      0.10      10.7      62.1 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:21  110134.6      0.10      10.5      62.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  110138.6      0.10      10.5      62.1 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110139.2      0.10      10.5      62.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  110141.6      0.10      10.5      62.1 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110145.8      0.10      10.5      62.1 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:21  110149.3      0.10      10.5      62.1 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110149.3      0.10      10.5      62.1 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:21  110154.9      0.10      10.4      62.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  110155.7      0.10      10.4      62.1 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:21  110163.1      0.10      10.3      62.1 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:21  110171.6      0.10      10.3      62.1 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110176.9      0.10      10.3      62.1 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110179.6      0.10      10.2      62.1 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110174.8      0.10      10.1      43.2 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110178.5      0.10      10.1      43.2 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110180.9      0.10      10.1      43.2 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110184.1      0.10      10.0      43.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:22  110185.4      0.10      10.0      43.2 path/genblk1[8].path/path/genblk1.add_in_reg[24]/D
    0:01:22  110187.6      0.10      10.0      43.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110195.8      0.10      10.0      43.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110199.3      0.10       9.9      43.2 path/genblk1[9].path/path/genblk1.add_in_reg[24]/D
    0:01:23  110201.1      0.10       9.9      43.2 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:23  110203.3      0.10       9.8      43.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110205.9      0.10       9.8      43.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:23  110213.1      0.10       9.6      43.2 path/genblk1[9].path/path/genblk1.add_in_reg[24]/D
    0:01:23  110216.8      0.10       9.6      43.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110224.8      0.09       9.5      43.2 path/genblk1[13].path/path/genblk1.add_in_reg[24]/D
    0:01:23  110225.1      0.09       9.5      43.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:23  110229.1      0.09       9.4      43.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110230.4      0.09       9.4      43.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110234.7      0.09       9.4      43.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:24  110236.0      0.09       9.4      43.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:24  110240.5      0.09       9.3      43.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110255.4      0.09       9.3      67.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110252.2      0.09       9.3      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:24  110254.9      0.09       9.3      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110262.3      0.09       9.2      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110268.2      0.09       9.2      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110271.4      0.09       9.2      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110277.5      0.09       9.1      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:25  110283.6      0.09       9.1      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  110285.5      0.09       9.0      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  110288.1      0.09       9.0      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110291.0      0.09       8.9      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110296.1      0.09       8.9      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110299.8      0.09       8.9      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[24]/D
    0:01:25  110301.4      0.09       8.9      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  110302.0      0.09       8.9      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110310.7      0.09       8.7      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110316.8      0.09       8.6      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110328.0      0.09       8.6      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110332.5      0.09       8.5      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110334.7      0.09       8.4      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110337.3      0.09       8.4      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110341.1      0.09       8.4      48.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:26  110342.9      0.09       8.4      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110344.8      0.09       8.4      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110352.0      0.08       8.4      48.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:27  110358.6      0.08       8.4      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110361.0      0.08       8.3      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110366.3      0.08       8.3      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110369.8      0.08       8.3      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110374.0      0.08       8.3      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[24]/D
    0:01:27  110375.6      0.08       8.2      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110379.9      0.08       8.2      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110385.5      0.08       8.2      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110389.5      0.08       8.2      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110396.4      0.08       8.1      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110402.5      0.08       8.1      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110409.2      0.08       8.0      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:28  110413.4      0.08       8.0      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110414.7      0.08       8.0      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110424.0      0.08       7.9      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:28  110429.4      0.08       7.8      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[24]/D
    0:01:28  110434.4      0.08       7.7      48.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110437.3      0.08       7.7      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110443.5      0.08       7.6      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110449.8      0.08       7.6      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110454.9      0.08       7.6      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110457.0      0.08       7.6      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:29  110462.1      0.08       7.5      48.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110469.3      0.08       7.4      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110474.1      0.07       7.4      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110475.7      0.07       7.4      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110478.6      0.07       7.4      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110487.4      0.07       7.4      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:29  110494.5      0.07       7.4      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110495.3      0.07       7.4      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110500.9      0.07       7.3      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:30  110501.2      0.07       7.2      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:30  110503.6      0.07       7.2      48.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:30  110505.7      0.07       7.2      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110507.3      0.07       7.2      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110511.0      0.07       7.2      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110515.0      0.07       7.2      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110519.0      0.07       7.1      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110519.8      0.07       7.1      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110521.4      0.07       7.1      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:31  110528.6      0.07       7.1      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110533.4      0.07       7.0      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110535.2      0.07       7.0      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:31  110539.5      0.07       7.0      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110543.2      0.07       7.0      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110548.0      0.07       7.0      48.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:31  110550.4      0.07       6.9      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110557.6      0.07       6.9      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110560.0      0.07       6.9      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110561.8      0.07       6.9      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110567.4      0.07       6.8      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110571.4      0.07       6.8      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110574.9      0.07       6.8      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110577.0      0.07       6.7      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:32  110580.2      0.07       6.6      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110582.3      0.07       6.6      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110584.7      0.07       6.6      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110586.3      0.07       6.6      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110589.5      0.07       6.6      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:32  110594.6      0.07       6.5      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110593.8      0.07       6.5      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110596.1      0.07       6.4      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110598.8      0.07       6.4      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:33  110602.0      0.07       6.4      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110602.5      0.07       6.3      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110604.7      0.07       6.3      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110608.1      0.06       6.3      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:01:33  110609.4      0.06       6.3      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110611.0      0.06       6.3      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110613.2      0.06       6.3      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110615.3      0.06       6.3      48.4                          
    0:01:35  110598.3      0.06       6.3      48.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:35  110598.3      0.06       6.3      48.4                          
    0:01:35  110584.2      0.06       6.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110587.1      0.06       6.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110589.0      0.06       6.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110595.9      0.06       6.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110599.3      0.06       6.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:36  110599.3      0.06       6.1       0.0                          
    0:01:36  110599.3      0.06       6.1       0.0                          
    0:01:38  110202.2      0.07       6.1       0.0                          
    0:01:40  110164.2      0.07       6.1       0.0                          
    0:01:40  110138.1      0.07       6.1       0.0                          
    0:01:41  110112.6      0.07       6.1       0.0                          
    0:01:41  110090.2      0.07       6.1       0.0                          
    0:01:41  110071.1      0.07       6.1       0.0                          
    0:01:42  110051.9      0.07       6.1       0.0                          
    0:01:42  110034.4      0.07       6.1       0.0                          
    0:01:42  110025.3      0.07       6.1       0.0                          
    0:01:42  110016.3      0.07       6.1       0.0                          
    0:01:43  109999.8      0.07       6.1       0.0                          
    0:01:43  109991.3      0.07       6.1       0.0                          
    0:01:43  109982.8      0.07       6.1       0.0                          
    0:01:43  109974.2      0.07       6.1       0.0                          
    0:01:43  109965.7      0.07       6.1       0.0                          
    0:01:44  109957.2      0.07       6.1       0.0                          
    0:01:44  109957.2      0.07       6.1       0.0                          
    0:01:44  109959.3      0.06       6.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:44  109975.3      0.06       6.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:44  109976.1      0.06       6.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:44  109977.4      0.06       6.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:44  109983.0      0.06       5.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:44  109990.5      0.06       5.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:44  109995.8      0.06       5.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:44  109996.1      0.06       5.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:44  109996.1      0.06       5.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:45  109996.9      0.06       5.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:45  109999.0      0.06       5.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  110004.0      0.06       5.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[24]/D
    0:01:45  110004.0      0.06       5.8       0.0                          
    0:01:46  109915.2      0.07       6.2       0.0                          
    0:01:46  109907.7      0.07       6.2       0.0                          
    0:01:46  109907.7      0.07       6.2       0.0                          
    0:01:46  109907.7      0.07       6.2       0.0                          
    0:01:46  109907.7      0.07       6.2       0.0                          
    0:01:46  109907.7      0.07       6.2       0.0                          
    0:01:46  109907.7      0.07       6.2       0.0                          
    0:01:46  109910.7      0.07       6.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:46  109913.1      0.07       6.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  109930.6      0.06       5.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:47  109933.5      0.06       5.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:47  109938.9      0.06       5.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[24]/D
    0:01:47  109940.2      0.06       5.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:47  109947.9      0.06       5.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  109951.9      0.06       5.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:47  109955.9      0.06       5.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:47  109962.5      0.06       5.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:47  109967.6      0.06       5.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109971.8      0.06       5.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:48  109976.9      0.06       5.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109980.9      0.06       5.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:01:48  109986.7      0.06       5.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109990.2      0.06       5.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:48  109994.7      0.06       5.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110004.6      0.06       5.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110007.0      0.06       5.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110010.2      0.06       5.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110017.1      0.06       5.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[24]/D
    0:01:48  110019.2      0.06       5.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:49  110019.2      0.06       5.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110020.0      0.06       5.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:49  110024.0      0.06       4.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  110032.8      0.06       4.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:49  110040.5      0.06       4.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110043.9      0.06       4.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110046.6      0.06       4.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:49  110051.6      0.06       4.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110055.9      0.06       4.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[24]/D
    0:01:49  110061.2      0.06       4.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110066.3      0.06       4.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110073.7      0.06       4.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  110080.1      0.06       4.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110088.9      0.06       4.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  110092.9      0.05       4.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110095.3      0.05       4.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:50  110097.7      0.05       4.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:50  110099.3      0.05       4.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110099.5      0.05       4.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110103.3      0.05       4.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110107.2      0.05       4.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110110.7      0.05       4.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:50  110117.6      0.05       4.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110119.7      0.05       4.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110120.5      0.05       4.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110119.5      0.05       4.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110125.9      0.05       4.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110128.0      0.05       4.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:51  110136.5      0.05       3.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110141.0      0.05       3.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110144.5      0.05       3.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110149.8      0.05       3.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110153.8      0.05       3.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:51  110154.6      0.05       3.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:52  110161.2      0.05       3.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:52  110167.1      0.05       3.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:52  110173.7      0.05       3.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:52  110178.5      0.05       3.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:52  110186.5      0.05       3.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:52  110188.1      0.05       3.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:52  110189.7      0.05       3.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:52  110190.5      0.05       3.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:52  110197.1      0.05       3.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:53  110198.5      0.05       3.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:53  110201.1      0.05       3.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:53  110203.3      0.05       3.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:53  110211.5      0.05       3.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:53  110215.0      0.05       3.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:53  110221.9      0.05       3.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:53  110226.1      0.05       3.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:53  110233.9      0.05       3.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:53  110234.4      0.05       3.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:53  110236.8      0.05       3.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:53  110238.9      0.05       3.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:54  110241.6      0.05       3.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:54  110243.4      0.05       3.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110246.6      0.05       3.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110255.9      0.05       3.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110257.5      0.05       3.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110264.7      0.05       3.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110270.6      0.05       3.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110273.8      0.05       3.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110274.6      0.05       3.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110275.9      0.04       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:54  110281.5      0.04       3.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:55  110281.5      0.04       3.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:55  110284.4      0.04       3.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:55  110286.0      0.04       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:55  110288.1      0.04       3.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:01:55  110290.2      0.04       3.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:55  110295.0      0.04       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:55  110297.2      0.04       3.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:55  110299.6      0.04       3.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:55  110301.4      0.04       3.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:55  110302.2      0.04       3.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:55  110304.9      0.04       3.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110306.5      0.04       3.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110308.3      0.04       3.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110311.0      0.04       3.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110314.2      0.04       3.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110316.3      0.04       3.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:56  110317.1      0.04       3.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110319.0      0.04       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110321.4      0.04       3.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110325.1      0.04       3.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:56  110327.0      0.04       3.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:57  110333.6      0.04       3.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:57  110334.4      0.04       3.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:57  110336.8      0.04       3.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:57  110339.2      0.04       3.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:57  110340.3      0.04       3.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:57  110341.3      0.04       3.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:57  110342.7      0.04       3.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:57  110345.8      0.04       3.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:57  110357.0      0.04       3.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:58  110358.3      0.04       3.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:58  110362.3      0.04       3.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:58  110366.9      0.04       2.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:58  110369.5      0.04       2.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:58  110372.4      0.04       2.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:58  110376.7      0.04       2.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:58  110380.7      0.04       2.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:58  110381.5      0.04       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:58  110384.4      0.04       2.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:58  110385.7      0.04       2.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:58  110386.5      0.04       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:59  110383.9      0.04       2.9       0.0                          
    0:01:59  110366.3      0.04       2.9       0.0                          
    0:01:59  110354.1      0.04       2.9       0.0                          
    0:01:59  110337.1      0.04       2.9       0.0                          
    0:02:00  110319.0      0.04       2.9       0.0                          
    0:02:00  110302.5      0.04       2.9       0.0                          
    0:02:00  110285.5      0.04       2.9       0.0                          
    0:02:00  110270.6      0.04       2.9       0.0                          
    0:02:00  110255.1      0.04       2.9       0.0                          
    0:02:02  110201.9      0.04       2.9       0.0                          
    0:02:03  110082.2      0.04       2.9       0.0                          
    0:02:03  110005.6      0.04       2.9       0.0                          
    0:02:03  109992.6      0.04       2.9       0.0                          
    0:02:04  109938.6      0.04       2.9       0.0                          
    0:02:05  109883.5      0.04       2.9       0.0                          
    0:02:05  109823.7      0.04       2.9       0.0                          
    0:02:06  109789.1      0.04       2.9       0.0                          
    0:02:06  109786.4      0.04       2.9       0.0                          
    0:02:06  109784.3      0.04       2.9       0.0                          
    0:02:06  109780.9      0.04       2.9       0.0                          
    0:02:06  109778.7      0.04       2.9       0.0                          
    0:02:07  109777.7      0.04       2.9       0.0                          
    0:02:07  109775.8      0.04       2.9       0.0                          
    0:02:07  109769.4      0.04       2.9       0.0                          
    0:02:09  109769.4      0.04       2.9       0.0                          
    0:02:09  109720.7      0.05       3.2       0.0                          
    0:02:09  109716.5      0.05       3.2       0.0                          
    0:02:09  109716.5      0.05       3.2       0.0                          
    0:02:09  109716.5      0.05       3.2       0.0                          
    0:02:09  109716.5      0.05       3.2       0.0                          
    0:02:09  109716.5      0.05       3.2       0.0                          
    0:02:09  109716.5      0.05       3.2       0.0                          
    0:02:10  109720.7      0.04       3.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:10  109724.5      0.04       3.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:10  109743.9      0.04       3.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:10  109748.9      0.04       3.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[24]/D
    0:02:10  109751.6      0.04       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:10  109755.9      0.04       2.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[24]/D
    0:02:11  109767.0      0.04       2.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:11  109769.4      0.04       2.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:11  109773.9      0.04       2.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:11  109778.7      0.04       2.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:11  109784.3      0.04       2.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:11  109790.2      0.04       2.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:11  109793.4      0.04       2.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[24]/D
    0:02:11  109794.4      0.04       2.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:11  109797.9      0.04       2.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:11  109800.8      0.04       2.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:11  109801.3      0.04       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109805.3      0.04       2.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109808.0      0.04       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109809.3      0.04       2.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109820.2      0.04       2.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:12  109826.1      0.04       2.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109834.3      0.04       2.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109835.4      0.04       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109841.0      0.04       2.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:12  109844.2      0.04       2.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109845.5      0.04       2.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:12  109847.1      0.04       2.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:12  109846.3      0.04       2.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:13  109846.3      0.04       2.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:13  109847.9      0.04       2.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:13  109849.8      0.04       2.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:13  109850.8      0.04       2.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:13  109852.9      0.04       2.4       0.0 path/path/path/genblk1.add_in_reg[24]/D
    0:02:13  109854.3      0.04       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:13  109854.5      0.04       2.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:13  109858.8      0.04       2.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:13  109859.6      0.04       2.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:13  109860.9      0.04       2.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:13  109862.3      0.04       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:14  109864.9      0.04       2.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:14  109867.0      0.04       2.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:14  109868.1      0.04       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:14  109869.4      0.04       2.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:02:14  109877.2      0.04       2.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:14  109880.9      0.04       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:14  109885.9      0.03       2.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:14  109892.6      0.03       2.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:14  109896.3      0.03       2.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:14  109900.3      0.03       2.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:15  109906.7      0.03       2.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:15  109909.3      0.03       2.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:15  109914.4      0.03       2.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:02:15  109919.2      0.03       2.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:15  109924.5      0.03       2.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:15  109928.0      0.03       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:15  109934.1      0.03       2.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:15  109936.7      0.03       2.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:02:15  109942.3      0.03       2.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:15  109942.9      0.03       2.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:15  109943.7      0.03       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:15  109946.8      0.03       2.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:15  109954.3      0.03       2.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:15  109957.7      0.03       2.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:16  109960.7      0.03       2.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:16  109965.7      0.03       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:16  109970.5      0.03       1.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:16  109974.0      0.03       1.9       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 12136 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 21:25:26 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              52838.240222
Buf/Inv area:                     3288.292003
Noncombinational area:           57135.734043
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                109973.974265
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 21:25:31 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  44.0395 mW   (88%)
  Net Switching Power  =   6.1383 mW   (12%)
                         ---------
Total Dynamic Power    =  50.1779 mW  (100%)

Cell Leakage Power     =   2.2817 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.1076e+04          909.0003        9.5606e+05        4.2941e+04  (  81.85%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.9639e+03        5.2293e+03        1.3257e+06        9.5190e+03  (  18.15%)
--------------------------------------------------------------------------------------------------
Total          4.4040e+04 uW     6.1383e+03 uW     2.2817e+06 nW     5.2460e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 21:25:31 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[7].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[8]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[7].path/Mat_a_Mem/Mem/U316/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out[8] (memory_b16_SIZE16_LOGSIZE4_18)
                                                          0.00       0.23 f
  path/genblk1[7].path/Mat_a_Mem/data_out[8] (seqMemory_b16_SIZE16_18)
                                                          0.00       0.23 f
  path/genblk1[7].path/path/in0[8] (mac_b16_g1_9)         0.00       0.23 f
  path/genblk1[7].path/path/mult_21/a[8] (mac_b16_g1_9_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[7].path/path/mult_21/U894/Z (XOR2_X1)      0.08       0.31 f
  path/genblk1[7].path/path/mult_21/U845/ZN (NAND2_X1)
                                                          0.04       0.35 r
  path/genblk1[7].path/path/mult_21/U769/Z (BUF_X1)       0.04       0.39 r
  path/genblk1[7].path/path/mult_21/U1336/ZN (OAI22_X1)
                                                          0.04       0.43 f
  path/genblk1[7].path/path/mult_21/U314/CO (FA_X1)       0.11       0.53 f
  path/genblk1[7].path/path/mult_21/U307/CO (FA_X1)       0.10       0.64 f
  path/genblk1[7].path/path/mult_21/U301/CO (FA_X1)       0.09       0.73 f
  path/genblk1[7].path/path/mult_21/U296/CO (FA_X1)       0.09       0.82 f
  path/genblk1[7].path/path/mult_21/U1180/ZN (NAND2_X1)
                                                          0.03       0.86 r
  path/genblk1[7].path/path/mult_21/U1201/ZN (OAI21_X1)
                                                          0.03       0.89 f
  path/genblk1[7].path/path/mult_21/U1179/ZN (AOI21_X1)
                                                          0.05       0.94 r
  path/genblk1[7].path/path/mult_21/U1205/ZN (OAI21_X1)
                                                          0.03       0.97 f
  path/genblk1[7].path/path/mult_21/U1197/ZN (AOI21_X1)
                                                          0.06       1.03 r
  path/genblk1[7].path/path/mult_21/U1345/ZN (OAI21_X1)
                                                          0.04       1.07 f
  path/genblk1[7].path/path/mult_21/U891/ZN (AOI21_X1)
                                                          0.06       1.12 r
  path/genblk1[7].path/path/mult_21/U1383/ZN (OAI21_X1)
                                                          0.04       1.16 f
  path/genblk1[7].path/path/mult_21/U885/ZN (NAND2_X1)
                                                          0.04       1.20 r
  path/genblk1[7].path/path/mult_21/U785/ZN (NAND3_X1)
                                                          0.04       1.24 f
  path/genblk1[7].path/path/mult_21/U850/ZN (NAND2_X1)
                                                          0.04       1.28 r
  path/genblk1[7].path/path/mult_21/U851/ZN (NAND3_X1)
                                                          0.04       1.31 f
  path/genblk1[7].path/path/mult_21/U853/ZN (NAND2_X1)
                                                          0.03       1.34 r
  path/genblk1[7].path/path/mult_21/U791/ZN (AND3_X1)     0.05       1.39 r
  path/genblk1[7].path/path/mult_21/product[31] (mac_b16_g1_9_DW_mult_tc_1)
                                                          0.00       1.39 r
  path/genblk1[7].path/path/genblk1.add_in_reg[31]/D (DFF_X1)
                                                          0.01       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   1.40       1.40
  clock network delay (ideal)                             0.00       1.40
  path/genblk1[7].path/path/genblk1.add_in_reg[31]/CK (DFF_X1)
                                                          0.00       1.40 r
  library setup time                                     -0.03       1.37
  data required time                                                 1.37
  --------------------------------------------------------------------------
  data required time                                                 1.37
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
