<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="31" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="2560" height="1413" x="1920" y="27" />
 <generation synthesis="VHDL" block_symbol_file="0" />
 <hdlexample language="VERILOG" />
</preferences>
