{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650310762550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650310762551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 15:39:22 2022 " "Processing started: Mon Apr 18 15:39:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650310762551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1650310762551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_i2sound -c DE10_Standard_i2sound --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_i2sound -c DE10_Standard_i2sound --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1650310762551 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Design Software" 0 -1 1650310762977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1650310763048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1650310763048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_i2sound_all.v 5 5 " "Found 5 design units, including 5 entities, in source file de10_standard_i2sound_all.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_i2sound_all " "Found entity 1: DE10_Standard_i2sound_all" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650310773518 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLOCK_500 " "Found entity 2: CLOCK_500" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650310773518 ""} { "Info" "ISGN_ENTITY_NAME" "3 HEX " "Found entity 3: HEX" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650310773518 ""} { "Info" "ISGN_ENTITY_NAME" "4 i2c " "Found entity 4: i2c" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650310773518 ""} { "Info" "ISGN_ENTITY_NAME" "5 keytr " "Found entity 5: keytr" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650310773518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1650310773518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_i2sound_all " "Elaborating entity \"DE10_Standard_i2sound_all\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1650310773581 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_Standard_i2sound_all.v(26) " "Output port \"HEX2\" at DE10_Standard_i2sound_all.v(26) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773581 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_Standard_i2sound_all.v(27) " "Output port \"HEX3\" at DE10_Standard_i2sound_all.v(27) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773581 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_Standard_i2sound_all.v(28) " "Output port \"HEX4\" at DE10_Standard_i2sound_all.v(28) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773581 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_Standard_i2sound_all.v(29) " "Output port \"HEX5\" at DE10_Standard_i2sound_all.v(29) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773581 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_Standard_i2sound_all.v(32) " "Output port \"DRAM_ADDR\" at DE10_Standard_i2sound_all.v(32) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773581 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_Standard_i2sound_all.v(33) " "Output port \"DRAM_BA\" at DE10_Standard_i2sound_all.v(33) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773581 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_Standard_i2sound_all.v(53) " "Output port \"VGA_B\" at DE10_Standard_i2sound_all.v(53) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_Standard_i2sound_all.v(55) " "Output port \"VGA_G\" at DE10_Standard_i2sound_all.v(55) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_Standard_i2sound_all.v(57) " "Output port \"VGA_R\" at DE10_Standard_i2sound_all.v(57) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_Standard_i2sound_all.v(34) " "Output port \"DRAM_CAS_N\" at DE10_Standard_i2sound_all.v(34) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_Standard_i2sound_all.v(35) " "Output port \"DRAM_CKE\" at DE10_Standard_i2sound_all.v(35) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_Standard_i2sound_all.v(36) " "Output port \"DRAM_CLK\" at DE10_Standard_i2sound_all.v(36) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_Standard_i2sound_all.v(37) " "Output port \"DRAM_CS_N\" at DE10_Standard_i2sound_all.v(37) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_Standard_i2sound_all.v(39) " "Output port \"DRAM_LDQM\" at DE10_Standard_i2sound_all.v(39) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_Standard_i2sound_all.v(40) " "Output port \"DRAM_RAS_N\" at DE10_Standard_i2sound_all.v(40) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_Standard_i2sound_all.v(41) " "Output port \"DRAM_UDQM\" at DE10_Standard_i2sound_all.v(41) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_Standard_i2sound_all.v(42) " "Output port \"DRAM_WE_N\" at DE10_Standard_i2sound_all.v(42) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE10_Standard_i2sound_all.v(48) " "Output port \"TD_RESET_N\" at DE10_Standard_i2sound_all.v(48) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE10_Standard_i2sound_all.v(52) " "Output port \"VGA_BLANK_N\" at DE10_Standard_i2sound_all.v(52) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE10_Standard_i2sound_all.v(54) " "Output port \"VGA_CLK\" at DE10_Standard_i2sound_all.v(54) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_Standard_i2sound_all.v(56) " "Output port \"VGA_HS\" at DE10_Standard_i2sound_all.v(56) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE10_Standard_i2sound_all.v(58) " "Output port \"VGA_SYNC_N\" at DE10_Standard_i2sound_all.v(58) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_Standard_i2sound_all.v(59) " "Output port \"VGA_VS\" at DE10_Standard_i2sound_all.v(59) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DE10_Standard_i2sound_all.v(76) " "Output port \"ADC_CONVST\" at DE10_Standard_i2sound_all.v(76) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE10_Standard_i2sound_all.v(77) " "Output port \"ADC_DIN\" at DE10_Standard_i2sound_all.v(77) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE10_Standard_i2sound_all.v(79) " "Output port \"ADC_SCLK\" at DE10_Standard_i2sound_all.v(79) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE10_Standard_i2sound_all.v(88) " "Output port \"IRDA_TXD\" at DE10_Standard_i2sound_all.v(88) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773588 "|DE10_Standard_i2sound_all"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keytr keytr:u3 " "Elaborating entity \"keytr\" for hierarchy \"keytr:u3\"" {  } { { "DE10_Standard_i2sound_all.v" "u3" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1650310773599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE10_Standard_i2sound_all.v(531) " "Verilog HDL assignment warning at DE10_Standard_i2sound_all.v(531): truncated value with size 32 to match size of target (16)" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650310773599 "|DE10_Standard_i2sound_all|keytr:u3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "counter DE10_Standard_i2sound_all.v(462) " "Output port \"counter\" at DE10_Standard_i2sound_all.v(462) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 462 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773599 "|DE10_Standard_i2sound_all|keytr:u3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ON DE10_Standard_i2sound_all.v(460) " "Output port \"ON\" at DE10_Standard_i2sound_all.v(460) has no driver" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 460 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1650310773599 "|DE10_Standard_i2sound_all|keytr:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 CLOCK_500:u1 " "Elaborating entity \"CLOCK_500\" for hierarchy \"CLOCK_500:u1\"" {  } { { "DE10_Standard_i2sound_all.v" "u1" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1650310773609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE10_Standard_i2sound_all.v(198) " "Verilog HDL assignment warning at DE10_Standard_i2sound_all.v(198): truncated value with size 32 to match size of target (1)" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650310773609 "|DE10_Standard_i2sound_all|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DE10_Standard_i2sound_all.v(205) " "Verilog HDL assignment warning at DE10_Standard_i2sound_all.v(205): truncated value with size 32 to match size of target (11)" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650310773609 "|DE10_Standard_i2sound_all|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE10_Standard_i2sound_all.v(217) " "Verilog HDL assignment warning at DE10_Standard_i2sound_all.v(217): truncated value with size 32 to match size of target (6)" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650310773609 "|DE10_Standard_i2sound_all|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE10_Standard_i2sound_all.v(231) " "Verilog HDL assignment warning at DE10_Standard_i2sound_all.v(231): truncated value with size 32 to match size of target (5)" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650310773609 "|DE10_Standard_i2sound_all|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DE10_Standard_i2sound_all.v(236) " "Verilog HDL assignment warning at DE10_Standard_i2sound_all.v(236): truncated value with size 32 to match size of target (4)" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650310773609 "|DE10_Standard_i2sound_all|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 DE10_Standard_i2sound_all.v(237) " "Verilog HDL assignment warning at DE10_Standard_i2sound_all.v(237): truncated value with size 32 to match size of target (7)" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650310773609 "|DE10_Standard_i2sound_all|CLOCK_500:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:u2 " "Elaborating entity \"i2c\" for hierarchy \"i2c:u2\"" {  } { { "DE10_Standard_i2sound_all.v" "u2" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1650310773619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE10_Standard_i2sound_all.v(324) " "Verilog HDL assignment warning at DE10_Standard_i2sound_all.v(324): truncated value with size 32 to match size of target (1)" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650310773619 "|DE10_Standard_i2sound_all|i2c:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE10_Standard_i2sound_all.v(323) " "Verilog HDL assignment warning at DE10_Standard_i2sound_all.v(323): truncated value with size 32 to match size of target (1)" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650310773619 "|DE10_Standard_i2sound_all|i2c:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE10_Standard_i2sound_all.v(348) " "Verilog HDL assignment warning at DE10_Standard_i2sound_all.v(348): truncated value with size 32 to match size of target (6)" {  } { { "DE10_Standard_i2sound_all.v" "" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1650310773619 "|DE10_Standard_i2sound_all|i2c:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX HEX:u4 " "Elaborating entity \"HEX\" for hierarchy \"HEX:u4\"" {  } { { "DE10_Standard_i2sound_all.v" "u4" { Text "C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_i2sound/DE10_Standard_i2sound_all.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1650310773639 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1650310773723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650310773753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 15:39:33 2022 " "Processing ended: Mon Apr 18 15:39:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650310773753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650310773753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650310773753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1650310773753 ""}
