

================================================================
== Vivado HLS Report for 'store'
================================================================
* Date:           Sat Apr 15 19:25:21 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        threshold_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    1|  16511|    1|  16511|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  16385|  16385|        34|         32|          1|   512|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1527|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     725|
|Register         |        -|      -|     317|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     317|    2252|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_799_p2        |     +    |      0|  0|  10|          10|           1|
    |sum_fu_777_p2        |     +    |      0|  0|  60|          60|          60|
    |ap_block_state160    |    and   |      0|  0|   1|           1|           1|
    |ap_block_state36_io  |    and   |      0|  0|   1|           1|           1|
    |ap_condition_265     |    and   |      0|  0|   1|           1|           1|
    |tmp_1_fu_793_p2      |   icmp   |      0|  0|   4|          10|          11|
    |ap_enable_pp0        |    or    |      0|  0|   1|           1|           1|
    |sum_10_fu_923_p2     |    or    |      0|  0|  23|          15|           4|
    |sum_11_fu_933_p2     |    or    |      0|  0|  23|          15|           4|
    |sum_12_fu_943_p2     |    or    |      0|  0|  23|          15|           4|
    |sum_13_fu_953_p2     |    or    |      0|  0|  23|          15|           4|
    |sum_14_fu_963_p2     |    or    |      0|  0|  23|          15|           4|
    |sum_15_fu_973_p2     |    or    |      0|  0|  23|          15|           5|
    |sum_16_fu_983_p2     |    or    |      0|  0|  23|          15|           5|
    |sum_17_fu_993_p2     |    or    |      0|  0|  23|          15|           5|
    |sum_18_fu_1003_p2    |    or    |      0|  0|  23|          15|           5|
    |sum_19_fu_1013_p2    |    or    |      0|  0|  23|          15|           5|
    |sum_1_fu_833_p2      |    or    |      0|  0|  23|          15|           2|
    |sum_20_fu_1023_p2    |    or    |      0|  0|  23|          15|           5|
    |sum_21_fu_1033_p2    |    or    |      0|  0|  23|          15|           5|
    |sum_22_fu_1043_p2    |    or    |      0|  0|  23|          15|           5|
    |sum_23_fu_1053_p2    |    or    |      0|  0|  23|          15|           5|
    |sum_24_fu_1063_p2    |    or    |      0|  0|  23|          15|           5|
    |sum_25_fu_1073_p2    |    or    |      0|  0|  23|          15|           5|
    |sum_26_fu_1083_p2    |    or    |      0|  0|  23|          15|           5|
    |sum_27_fu_1093_p2    |    or    |      0|  0|  23|          15|           5|
    |sum_28_fu_1103_p2    |    or    |      0|  0|  23|          15|           5|
    |sum_29_fu_1113_p2    |    or    |      0|  0|  23|          15|           5|
    |sum_2_fu_843_p2      |    or    |      0|  0|  23|          15|           2|
    |sum_30_fu_1123_p2    |    or    |      0|  0|  23|          15|           5|
    |sum_31_fu_1133_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_32_fu_1143_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_33_fu_1153_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_34_fu_1163_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_35_fu_1173_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_36_fu_1183_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_37_fu_1193_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_38_fu_1203_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_39_fu_1213_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_3_fu_853_p2      |    or    |      0|  0|  23|          15|           3|
    |sum_40_fu_1223_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_41_fu_1233_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_42_fu_1243_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_43_fu_1253_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_44_fu_1263_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_45_fu_1273_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_46_fu_1283_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_47_fu_1293_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_48_fu_1303_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_49_fu_1313_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_4_fu_863_p2      |    or    |      0|  0|  23|          15|           3|
    |sum_50_fu_1323_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_51_fu_1333_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_52_fu_1343_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_53_fu_1353_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_54_fu_1363_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_55_fu_1373_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_56_fu_1383_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_57_fu_1393_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_58_fu_1403_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_59_fu_1413_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_5_fu_873_p2      |    or    |      0|  0|  23|          15|           3|
    |sum_60_fu_1423_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_61_fu_1433_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_62_fu_1443_p2    |    or    |      0|  0|  23|          15|           6|
    |sum_6_fu_883_p2      |    or    |      0|  0|  23|          15|           3|
    |sum_7_fu_893_p2      |    or    |      0|  0|  23|          15|           4|
    |sum_8_fu_903_p2      |    or    |      0|  0|  23|          15|           4|
    |sum_9_fu_913_p2      |    or    |      0|  0|  23|          15|           4|
    |sum_s_fu_822_p2      |    or    |      0|  0|  23|          15|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|1527|        1029|         397|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  400|        159|    1|        159|
    |ap_sig_ioackin_m_axi_to_V_AWREADY  |    1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_to_V_WREADY   |    1|          2|    1|          2|
    |from_address0                      |  150|         33|   15|        495|
    |from_address1                      |  150|         33|   15|        495|
    |i_phi_fu_754_p4                    |   10|          2|   10|         20|
    |i_reg_750                          |   10|          2|   10|         20|
    |to_V_blk_n_AW                      |    1|          2|    1|          2|
    |to_V_blk_n_B                       |    1|          2|    1|          2|
    |to_V_blk_n_W                       |    1|          2|    1|          2|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  725|        239|   56|       1199|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+-----+----+-----+-----------+
    |                   Name                   |  FF | LUT| Bits| Const Bits|
    +------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                 |  158|   0|  158|          0|
    |ap_enable_reg_pp0_iter0                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |    1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_1_reg_1792  |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_to_V_AWREADY         |    1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_to_V_WREADY          |    1|   0|    1|          0|
    |from_load_10_reg_1977                     |    1|   0|    1|          0|
    |from_load_11_reg_1982                     |    1|   0|    1|          0|
    |from_load_12_reg_1997                     |    1|   0|    1|          0|
    |from_load_13_reg_2002                     |    1|   0|    1|          0|
    |from_load_14_reg_2017                     |    1|   0|    1|          0|
    |from_load_15_reg_2022                     |    1|   0|    1|          0|
    |from_load_16_reg_2037                     |    1|   0|    1|          0|
    |from_load_17_reg_2042                     |    1|   0|    1|          0|
    |from_load_18_reg_2057                     |    1|   0|    1|          0|
    |from_load_19_reg_2062                     |    1|   0|    1|          0|
    |from_load_1_reg_1882                      |    1|   0|    1|          0|
    |from_load_20_reg_2077                     |    1|   0|    1|          0|
    |from_load_21_reg_2082                     |    1|   0|    1|          0|
    |from_load_22_reg_2097                     |    1|   0|    1|          0|
    |from_load_23_reg_2102                     |    1|   0|    1|          0|
    |from_load_24_reg_2117                     |    1|   0|    1|          0|
    |from_load_25_reg_2122                     |    1|   0|    1|          0|
    |from_load_26_reg_2137                     |    1|   0|    1|          0|
    |from_load_27_reg_2142                     |    1|   0|    1|          0|
    |from_load_28_reg_2157                     |    1|   0|    1|          0|
    |from_load_29_reg_2162                     |    1|   0|    1|          0|
    |from_load_2_reg_1897                      |    1|   0|    1|          0|
    |from_load_30_reg_2177                     |    1|   0|    1|          0|
    |from_load_31_reg_2182                     |    1|   0|    1|          0|
    |from_load_32_reg_2197                     |    1|   0|    1|          0|
    |from_load_33_reg_2202                     |    1|   0|    1|          0|
    |from_load_34_reg_2217                     |    1|   0|    1|          0|
    |from_load_35_reg_2222                     |    1|   0|    1|          0|
    |from_load_36_reg_2237                     |    1|   0|    1|          0|
    |from_load_37_reg_2242                     |    1|   0|    1|          0|
    |from_load_38_reg_2257                     |    1|   0|    1|          0|
    |from_load_39_reg_2262                     |    1|   0|    1|          0|
    |from_load_3_reg_1902                      |    1|   0|    1|          0|
    |from_load_40_reg_2277                     |    1|   0|    1|          0|
    |from_load_41_reg_2282                     |    1|   0|    1|          0|
    |from_load_42_reg_2297                     |    1|   0|    1|          0|
    |from_load_43_reg_2302                     |    1|   0|    1|          0|
    |from_load_44_reg_2317                     |    1|   0|    1|          0|
    |from_load_45_reg_2322                     |    1|   0|    1|          0|
    |from_load_46_reg_2337                     |    1|   0|    1|          0|
    |from_load_47_reg_2342                     |    1|   0|    1|          0|
    |from_load_48_reg_2357                     |    1|   0|    1|          0|
    |from_load_49_reg_2362                     |    1|   0|    1|          0|
    |from_load_4_reg_1917                      |    1|   0|    1|          0|
    |from_load_50_reg_2377                     |    1|   0|    1|          0|
    |from_load_51_reg_2382                     |    1|   0|    1|          0|
    |from_load_52_reg_2397                     |    1|   0|    1|          0|
    |from_load_53_reg_2402                     |    1|   0|    1|          0|
    |from_load_54_reg_2417                     |    1|   0|    1|          0|
    |from_load_55_reg_2422                     |    1|   0|    1|          0|
    |from_load_56_reg_2437                     |    1|   0|    1|          0|
    |from_load_57_reg_2442                     |    1|   0|    1|          0|
    |from_load_58_reg_2457                     |    1|   0|    1|          0|
    |from_load_59_reg_2462                     |    1|   0|    1|          0|
    |from_load_5_reg_1922                      |    1|   0|    1|          0|
    |from_load_60_reg_2477                     |    1|   0|    1|          0|
    |from_load_61_reg_2482                     |    1|   0|    1|          0|
    |from_load_62_reg_2497                     |    1|   0|    1|          0|
    |from_load_63_reg_2502                     |    1|   0|    1|          0|
    |from_load_6_reg_1937                      |    1|   0|    1|          0|
    |from_load_7_reg_1942                      |    1|   0|    1|          0|
    |from_load_8_reg_1957                      |    1|   0|    1|          0|
    |from_load_9_reg_1962                      |    1|   0|    1|          0|
    |from_load_reg_1877                        |    1|   0|    1|          0|
    |i_1_reg_1796                              |   10|   0|   10|          0|
    |i_reg_750                                 |   10|   0|   10|          0|
    |sum_reg_1782                              |   60|   0|   60|          0|
    |tmp_1_reg_1792                            |    1|   0|    1|          0|
    |tmp_5_reg_1801                            |    9|   0|   15|          6|
    +------------------------------------------+-----+----+-----+-----------+
    |Total                                     |  317|   0|  323|          6|
    +------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |        store       | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |        store       | return value |
|ap_start             |  in |    1| ap_ctrl_hs |        store       | return value |
|ap_done              | out |    1| ap_ctrl_hs |        store       | return value |
|ap_idle              | out |    1| ap_ctrl_hs |        store       | return value |
|ap_ready             | out |    1| ap_ctrl_hs |        store       | return value |
|store_flag           |  in |    1|   ap_none  |     store_flag     |    scalar    |
|m_axi_to_V_AWVALID   | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWREADY   |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWADDR    | out |   64|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWID      | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWLEN     | out |   32|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWSIZE    | out |    3|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWBURST   | out |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWLOCK    | out |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWCACHE   | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWPROT    | out |    3|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWQOS     | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWREGION  | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_AWUSER    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WVALID    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WREADY    |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WDATA     | out |  512|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WSTRB     | out |   64|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WLAST     | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WID       | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_WUSER     | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARVALID   | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARREADY   |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARADDR    | out |   64|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARID      | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARLEN     | out |   32|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARSIZE    | out |    3|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARBURST   | out |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARLOCK    | out |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARCACHE   | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARPROT    | out |    3|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARQOS     | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARREGION  | out |    4|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_ARUSER    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RVALID    |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RREADY    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RDATA     |  in |  512|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RLAST     |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RID       |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RUSER     |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_RRESP     |  in |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BVALID    |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BREADY    | out |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BRESP     |  in |    2|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BID       |  in |    1|    m_axi   |        to_V        |    pointer   |
|m_axi_to_V_BUSER     |  in |    1|    m_axi   |        to_V        |    pointer   |
|var_threshold_y_V1   |  in |   58|   ap_none  | var_threshold_y_V1 |    scalar    |
|from_address0        | out |   15|  ap_memory |        from        |     array    |
|from_ce0             | out |    1|  ap_memory |        from        |     array    |
|from_q0              |  in |    1|  ap_memory |        from        |     array    |
|from_address1        | out |   15|  ap_memory |        from        |     array    |
|from_ce1             | out |    1|  ap_memory |        from        |     array    |
|from_q1              |  in |    1|  ap_memory |        from        |     array    |
|tile_index           |  in |   32|   ap_none  |     tile_index     |    scalar    |
+---------------------+-----+-----+------------+--------------------+--------------+

