# Lecture 7Extrinsic Capacitance

![](img/lec-07-extrinsic_cap_0.jpg)

# Extrinsic Capacitance



* Overlap capacitance
  * Gate to source and gate to drain
* Junction capacitance
  * Source to bulk and drain to bulk


Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Overlap Capacitance



* Two components
  * Direct overlap ~ CoxWLoverlap
  * Additional component due to fringing field
    * Non\-negligible in modern technology \(gate thickness is large compared to other feature sizes\)
* Simple model equation Cov = Cov’ × W
* Colorado technology:
  * Cov'= 0\.12 fF/μm for NMOS and 0\.086 fF/μm for PMOS
  * Spice model parameters: CGSO\, CGDO


Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Junction Capacitance (1)



* Two components:
  * Area \(AS\, AD\) and Perimeter \(PS\, PD\) capacitance


AS = Weff × Ldiff

AD = Weff × Ldiff

PS = Weff \+ 2Ldiff

PD = Weff \+ 2Ldiff

Colorado technology: Ldiff = 3μm

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

| Colorado Technology | CJ | CJSW | MJ | MJSW | PB |
| :-: | :-: | :-: | :-: | :-: | :-: |
| NMOS | 0\.94 fF/μm2 | 0\.25 fF/μm | 0\.34 | 0\.23 | 0\.69V |
| PMOS | 1\.36 fF/μm2 | 0\.32 fF/μm | 0\.56 | 0\.43 | 1\.02V |

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Junction Capacitance in Spice

There are two ways to handle junction capacitance in Spice

The first one is to compute AS\, AD\, PS\, PD manually for each MOSFET \(tedious…\)

Or write a subcircuit model

\*\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-

\.subckt NM D G S B

\+params: W=10u L=1u

M1 D G S B NM L=\{L\} W=\{W\} AS=\{2u\*W\} PS=\{2\*\(2u\+W\)\} AD=\{2u\*W\} PD=\{2\*\(2u\+W\)\}

\.ends

\* \-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-

\* NMOS transistor model

\* \-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-\-

\.MODEL NM NMOS LEVEL=8

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# MOS Capacitor Summary

|  | __Subthreshold__ | __Triode__ | __Saturation__ |
| :-: | :-: | :-: | :-: |
| __C__  __gs__ | Cov | ½ WLCox\+ Cov | 2/3 WLCox \+ Cov |
| __C__  __gd__ | Cov | ½ WLCox\+Cov | Cov |
| __C__  __gb__ |  | 0 | 0 |
| __C__  __sb__ | Cjsb | Cjsb\+ CCB/2 | Cjsb\+ 2/3CCB |
| __C__  __db__ | Cjdb | Cjdb\+ CCB/2 | Cjdb |

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Small Signal Model with Extrinsic Caps

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# CS Amplifier Revisited

VB = 2\.5V

VI = 1\.1947V

IB = 500μA

W/L = 20μm/1μm

R = 5kΩ

Ri = 50kΩ

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Small-Signal Model

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

