
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_fifo_w7_d10_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:56.13-56.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:57.13-57.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:58.13-58.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:59.13-59.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:60.13-60.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:61.13-61.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:62.13-62.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:63.13-63.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:64.13-64.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:65.13-65.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:66.16-66.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:54.1-68.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_fifo_w7_d10_S_shiftReg
Automatically selected td_fused_top_fifo_w7_d10_S_shiftReg as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_fifo_w7_d10_S_shiftReg

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_fifo_w7_d10_S_shiftReg
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:54$2 in module td_fused_top_fifo_w7_d10_S_shiftReg.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_fifo_w7_d10_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:54$2'.
     1/1: $1\q[6:0]
Creating decoders for process `\td_fused_top_fifo_w7_d10_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:35$1'.
     1/10: $0\sr_9[6:0]
     2/10: $0\sr_8[6:0]
     3/10: $0\sr_7[6:0]
     4/10: $0\sr_6[6:0]
     5/10: $0\sr_5[6:0]
     6/10: $0\sr_4[6:0]
     7/10: $0\sr_3[6:0]
     8/10: $0\sr_2[6:0]
     9/10: $0\sr_1[6:0]
    10/10: $0\sr_0[6:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_fifo_w7_d10_S_shiftReg.\q' from process `\td_fused_top_fifo_w7_d10_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:54$2'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_fifo_w7_d10_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w7_d10_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:35$1'.
  created $dff cell `$procdff$35' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w7_d10_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w7_d10_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:35$1'.
  created $dff cell `$procdff$36' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w7_d10_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w7_d10_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:35$1'.
  created $dff cell `$procdff$37' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w7_d10_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w7_d10_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:35$1'.
  created $dff cell `$procdff$38' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w7_d10_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w7_d10_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:35$1'.
  created $dff cell `$procdff$39' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w7_d10_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w7_d10_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:35$1'.
  created $dff cell `$procdff$40' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w7_d10_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w7_d10_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:35$1'.
  created $dff cell `$procdff$41' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w7_d10_S_shiftReg.\sr_7' using process `\td_fused_top_fifo_w7_d10_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:35$1'.
  created $dff cell `$procdff$42' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w7_d10_S_shiftReg.\sr_8' using process `\td_fused_top_fifo_w7_d10_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:35$1'.
  created $dff cell `$procdff$43' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w7_d10_S_shiftReg.\sr_9' using process `\td_fused_top_fifo_w7_d10_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:35$1'.
  created $dff cell `$procdff$44' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w7_d10_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:54$2'.
Removing empty process `td_fused_top_fifo_w7_d10_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:54$2'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w7_d10_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:35$1'.
Removing empty process `td_fused_top_fifo_w7_d10_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_fifo_w7_d10_S_shiftReg.v:35$1'.
Cleaned up 2 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_fifo_w7_d10_S_shiftReg.
<suppressed ~1 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_fifo_w7_d10_S_shiftReg.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_fifo_w7_d10_S_shiftReg'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_fifo_w7_d10_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_fifo_w7_d10_S_shiftReg.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_fifo_w7_d10_S_shiftReg'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$35 ($dff) from module td_fused_top_fifo_w7_d10_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$36 ($dff) from module td_fused_top_fifo_w7_d10_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$37 ($dff) from module td_fused_top_fifo_w7_d10_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$38 ($dff) from module td_fused_top_fifo_w7_d10_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$39 ($dff) from module td_fused_top_fifo_w7_d10_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$40 ($dff) from module td_fused_top_fifo_w7_d10_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$41 ($dff) from module td_fused_top_fifo_w7_d10_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$42 ($dff) from module td_fused_top_fifo_w7_d10_S_shiftReg (D = \sr_6, Q = \sr_7).
Adding EN signal on $procdff$43 ($dff) from module td_fused_top_fifo_w7_d10_S_shiftReg (D = \sr_7, Q = \sr_8).
Adding EN signal on $procdff$44 ($dff) from module td_fused_top_fifo_w7_d10_S_shiftReg (D = \sr_8, Q = \sr_9).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_fifo_w7_d10_S_shiftReg..
Removed 10 unused cells and 34 unused wires.
<suppressed ~12 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_fifo_w7_d10_S_shiftReg.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_fifo_w7_d10_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_fifo_w7_d10_S_shiftReg.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_fifo_w7_d10_S_shiftReg'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_fifo_w7_d10_S_shiftReg..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_fifo_w7_d10_S_shiftReg.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_fifo_w7_d10_S_shiftReg ===

   Number of wires:                 24
   Number of wire bits:             99
   Number of public wires:          15
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $dffe                          70
     $eq                            32
     $logic_not                      4
     $pmux                           7

Warnings: 11 unique messages, 11 total
End of script. Logfile hash: a16a449d7a, CPU: user 0.03s system 0.00s, MEM: 11.63 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 37% 4x opt_expr (0 sec), 24% 2x opt_clean (0 sec), ...
