#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x13d76ae70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13d76a080 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x13d7bd180_0 .net "active", 0 0, L_0x13d7c6500;  1 drivers
v0x13d7bd230_0 .var "clk", 0 0;
v0x13d7bd340_0 .var "clk_enable", 0 0;
v0x13d7bd3d0_0 .net "data_address", 31 0, v0x13d7baf60_0;  1 drivers
v0x13d7bd460_0 .net "data_read", 0 0, L_0x13d7c5c60;  1 drivers
v0x13d7bd4f0_0 .var "data_readdata", 31 0;
v0x13d7bd580_0 .net "data_write", 0 0, L_0x13d7c5610;  1 drivers
v0x13d7bd610_0 .net "data_writedata", 31 0, v0x13d7b3c00_0;  1 drivers
v0x13d7bd6e0_0 .net "instr_address", 31 0, L_0x13d7c6630;  1 drivers
v0x13d7bd7f0_0 .var "instr_readdata", 31 0;
v0x13d7bd880_0 .net "register_v0", 31 0, L_0x13d7c4080;  1 drivers
v0x13d7bd950_0 .var "reset", 0 0;
S_0x13d76cd80 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 44, 3 44 0, S_0x13d76a080;
 .timescale 0 0;
v0x13d7a9560_0 .var "imm", 15 0;
v0x13d7b0c70_0 .var "imm_instr", 31 0;
v0x13d7b0d10_0 .var "opcode", 5 0;
v0x13d7b0dc0_0 .var "rs", 4 0;
v0x13d7b0e70_0 .var "rt", 4 0;
E_0x13d79d500 .event posedge, v0x13d7b3f70_0;
S_0x13d7b0f60 .scope module, "dut" "mips_cpu_harvard" 3 85, 4 1 0, S_0x13d76a080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x13d7beff0 .functor OR 1, L_0x13d7beca0, L_0x13d7beeb0, C4<0>, C4<0>;
L_0x13d7bf0e0 .functor BUFZ 1, L_0x13d7be790, C4<0>, C4<0>, C4<0>;
L_0x13d7bf470 .functor BUFZ 1, L_0x13d7be8b0, C4<0>, C4<0>, C4<0>;
L_0x13d7bf5c0 .functor AND 1, L_0x13d7be790, L_0x13d7bf710, C4<1>, C4<1>;
L_0x13d7bf8b0 .functor OR 1, L_0x13d7bf5c0, L_0x13d7bf630, C4<0>, C4<0>;
L_0x13d7bf9f0 .functor OR 1, L_0x13d7bf8b0, L_0x13d7bf390, C4<0>, C4<0>;
L_0x13d7bfae0 .functor OR 1, L_0x13d7bf9f0, L_0x13d7c0d80, C4<0>, C4<0>;
L_0x13d7bfbd0 .functor OR 1, L_0x13d7bfae0, L_0x13d7c0860, C4<0>, C4<0>;
L_0x13d7c0720 .functor AND 1, L_0x13d7c0230, L_0x13d7c0350, C4<1>, C4<1>;
L_0x13d7c0860 .functor OR 1, L_0x13d7bffd0, L_0x13d7c0720, C4<0>, C4<0>;
L_0x13d7c0d80 .functor AND 1, L_0x13d7c0500, L_0x13d7c09f0, C4<1>, C4<1>;
L_0x13d7c1300 .functor OR 1, L_0x13d7c0c20, L_0x13d7c0fb0, C4<0>, C4<0>;
L_0x13d7be540 .functor OR 1, L_0x13d7c1690, L_0x13d7c1940, C4<0>, C4<0>;
L_0x13d7c1d20 .functor AND 1, L_0x13d7bf290, L_0x13d7be540, C4<1>, C4<1>;
L_0x13d7c1eb0 .functor OR 1, L_0x13d7c1b00, L_0x13d7c1ff0, C4<0>, C4<0>;
L_0x13d7c1cb0 .functor OR 1, L_0x13d7c1eb0, L_0x13d7c22a0, C4<0>, C4<0>;
L_0x13d7c2400 .functor AND 1, L_0x13d7be790, L_0x13d7c1cb0, C4<1>, C4<1>;
L_0x13d7c20d0 .functor AND 1, L_0x13d7be790, L_0x13d7c25c0, C4<1>, C4<1>;
L_0x13d7c0640 .functor AND 1, L_0x13d7be790, L_0x13d7c2140, C4<1>, C4<1>;
L_0x13d7c3010 .functor AND 1, v0x13d7bae40_0, v0x13d7bce80_0, C4<1>, C4<1>;
L_0x13d7c3080 .functor AND 1, L_0x13d7c3010, L_0x13d7bfbd0, C4<1>, C4<1>;
L_0x13d7c3380 .functor OR 1, L_0x13d7c0860, L_0x13d7c0d80, C4<0>, C4<0>;
L_0x13d7c40f0 .functor BUFZ 32, L_0x13d7c3d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13d7c42a0 .functor BUFZ 32, L_0x13d7c3fd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13d7c4f40 .functor AND 1, v0x13d7bd340_0, L_0x13d7c2400, C4<1>, C4<1>;
L_0x13d7c5080 .functor AND 1, L_0x13d7c4f40, v0x13d7bae40_0, C4<1>, C4<1>;
L_0x13d7c3a40 .functor AND 1, L_0x13d7c5080, L_0x13d7c51d0, C4<1>, C4<1>;
L_0x13d7c55a0 .functor AND 1, v0x13d7bae40_0, v0x13d7bce80_0, C4<1>, C4<1>;
L_0x13d7c5610 .functor AND 1, L_0x13d7c55a0, L_0x13d7bfd60, C4<1>, C4<1>;
L_0x13d7c52f0 .functor OR 1, L_0x13d7c54c0, L_0x13d7c57b0, C4<0>, C4<0>;
L_0x13d7c5af0 .functor AND 1, L_0x13d7c52f0, L_0x13d7c53e0, C4<1>, C4<1>;
L_0x13d7c5c60 .functor OR 1, L_0x13d7bf390, L_0x13d7c5af0, C4<0>, C4<0>;
L_0x13d7c6500 .functor BUFZ 1, v0x13d7bae40_0, C4<0>, C4<0>, C4<0>;
L_0x13d7c6630 .functor BUFZ 32, v0x13d7baed0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13d7b5fb0_0 .net *"_ivl_102", 31 0, L_0x13d7c0950;  1 drivers
L_0x1300784d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d7b6040_0 .net *"_ivl_105", 25 0, L_0x1300784d8;  1 drivers
L_0x130078520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d7b60d0_0 .net/2u *"_ivl_106", 31 0, L_0x130078520;  1 drivers
v0x13d7b6160_0 .net *"_ivl_108", 0 0, L_0x13d7c0500;  1 drivers
v0x13d7b61f0_0 .net *"_ivl_111", 5 0, L_0x13d7c0b80;  1 drivers
L_0x130078568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13d7b6290_0 .net/2u *"_ivl_112", 5 0, L_0x130078568;  1 drivers
v0x13d7b6340_0 .net *"_ivl_114", 0 0, L_0x13d7c09f0;  1 drivers
v0x13d7b63e0_0 .net *"_ivl_118", 31 0, L_0x13d7c0f10;  1 drivers
L_0x1300780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x13d7b6490_0 .net/2u *"_ivl_12", 5 0, L_0x1300780a0;  1 drivers
L_0x1300785b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d7b65a0_0 .net *"_ivl_121", 25 0, L_0x1300785b0;  1 drivers
L_0x1300785f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13d7b6650_0 .net/2u *"_ivl_122", 31 0, L_0x1300785f8;  1 drivers
v0x13d7b6700_0 .net *"_ivl_124", 0 0, L_0x13d7c0c20;  1 drivers
v0x13d7b67a0_0 .net *"_ivl_126", 31 0, L_0x13d7c10e0;  1 drivers
L_0x130078640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d7b6850_0 .net *"_ivl_129", 25 0, L_0x130078640;  1 drivers
L_0x130078688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13d7b6900_0 .net/2u *"_ivl_130", 31 0, L_0x130078688;  1 drivers
v0x13d7b69b0_0 .net *"_ivl_132", 0 0, L_0x13d7c0fb0;  1 drivers
v0x13d7b6a50_0 .net *"_ivl_136", 31 0, L_0x13d7c13f0;  1 drivers
L_0x1300786d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d7b6be0_0 .net *"_ivl_139", 25 0, L_0x1300786d0;  1 drivers
L_0x130078718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d7b6c70_0 .net/2u *"_ivl_140", 31 0, L_0x130078718;  1 drivers
v0x13d7b6d20_0 .net *"_ivl_142", 0 0, L_0x13d7bf290;  1 drivers
v0x13d7b6dc0_0 .net *"_ivl_145", 5 0, L_0x13d7c17a0;  1 drivers
L_0x130078760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x13d7b6e70_0 .net/2u *"_ivl_146", 5 0, L_0x130078760;  1 drivers
v0x13d7b6f20_0 .net *"_ivl_148", 0 0, L_0x13d7c1690;  1 drivers
v0x13d7b6fc0_0 .net *"_ivl_151", 5 0, L_0x13d7c1a60;  1 drivers
L_0x1300787a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x13d7b7070_0 .net/2u *"_ivl_152", 5 0, L_0x1300787a8;  1 drivers
v0x13d7b7120_0 .net *"_ivl_154", 0 0, L_0x13d7c1940;  1 drivers
v0x13d7b71c0_0 .net *"_ivl_157", 0 0, L_0x13d7be540;  1 drivers
L_0x1300780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x13d7b7260_0 .net/2u *"_ivl_16", 5 0, L_0x1300780e8;  1 drivers
v0x13d7b7310_0 .net *"_ivl_161", 1 0, L_0x13d7c1dd0;  1 drivers
L_0x1300787f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x13d7b73c0_0 .net/2u *"_ivl_162", 1 0, L_0x1300787f0;  1 drivers
v0x13d7b7470_0 .net *"_ivl_164", 0 0, L_0x13d7c1b00;  1 drivers
L_0x130078838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x13d7b7510_0 .net/2u *"_ivl_166", 5 0, L_0x130078838;  1 drivers
v0x13d7b75c0_0 .net *"_ivl_168", 0 0, L_0x13d7c1ff0;  1 drivers
v0x13d7b6af0_0 .net *"_ivl_171", 0 0, L_0x13d7c1eb0;  1 drivers
L_0x130078880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x13d7b7850_0 .net/2u *"_ivl_172", 5 0, L_0x130078880;  1 drivers
v0x13d7b78e0_0 .net *"_ivl_174", 0 0, L_0x13d7c22a0;  1 drivers
v0x13d7b7970_0 .net *"_ivl_177", 0 0, L_0x13d7c1cb0;  1 drivers
L_0x1300788c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x13d7b7a00_0 .net/2u *"_ivl_180", 5 0, L_0x1300788c8;  1 drivers
v0x13d7b7aa0_0 .net *"_ivl_182", 0 0, L_0x13d7c25c0;  1 drivers
L_0x130078910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x13d7b7b40_0 .net/2u *"_ivl_186", 5 0, L_0x130078910;  1 drivers
v0x13d7b7bf0_0 .net *"_ivl_188", 0 0, L_0x13d7c2140;  1 drivers
L_0x130078958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x13d7b7c90_0 .net/2u *"_ivl_196", 4 0, L_0x130078958;  1 drivers
v0x13d7b7d40_0 .net *"_ivl_199", 4 0, L_0x13d7c2700;  1 drivers
v0x13d7b7df0_0 .net *"_ivl_20", 31 0, L_0x13d7beb00;  1 drivers
v0x13d7b7ea0_0 .net *"_ivl_201", 4 0, L_0x13d7c2cc0;  1 drivers
v0x13d7b7f50_0 .net *"_ivl_202", 4 0, L_0x13d7c2d60;  1 drivers
v0x13d7b8000_0 .net *"_ivl_207", 0 0, L_0x13d7c3010;  1 drivers
v0x13d7b80a0_0 .net *"_ivl_211", 0 0, L_0x13d7c3380;  1 drivers
L_0x1300789a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13d7b8140_0 .net/2u *"_ivl_212", 31 0, L_0x1300789a0;  1 drivers
v0x13d7b81f0_0 .net *"_ivl_214", 31 0, L_0x13d7c3470;  1 drivers
v0x13d7b82a0_0 .net *"_ivl_216", 31 0, L_0x13d7c2e00;  1 drivers
v0x13d7b8350_0 .net *"_ivl_218", 31 0, L_0x13d7c3710;  1 drivers
v0x13d7b8400_0 .net *"_ivl_220", 31 0, L_0x13d7c35d0;  1 drivers
v0x13d7b84b0_0 .net *"_ivl_229", 0 0, L_0x13d7c4f40;  1 drivers
L_0x130078130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d7b8550_0 .net *"_ivl_23", 25 0, L_0x130078130;  1 drivers
v0x13d7b8600_0 .net *"_ivl_231", 0 0, L_0x13d7c5080;  1 drivers
v0x13d7b86a0_0 .net *"_ivl_232", 31 0, L_0x13d7c50f0;  1 drivers
L_0x130078ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d7b8750_0 .net *"_ivl_235", 30 0, L_0x130078ac0;  1 drivers
L_0x130078b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13d7b8800_0 .net/2u *"_ivl_236", 31 0, L_0x130078b08;  1 drivers
v0x13d7b88b0_0 .net *"_ivl_238", 0 0, L_0x13d7c51d0;  1 drivers
L_0x130078178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13d7b8950_0 .net/2u *"_ivl_24", 31 0, L_0x130078178;  1 drivers
v0x13d7b8a00_0 .net *"_ivl_243", 0 0, L_0x13d7c55a0;  1 drivers
L_0x130078b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x13d7b8aa0_0 .net/2u *"_ivl_246", 5 0, L_0x130078b50;  1 drivers
L_0x130078b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x13d7b8b50_0 .net/2u *"_ivl_250", 5 0, L_0x130078b98;  1 drivers
v0x13d7b8c00_0 .net *"_ivl_257", 0 0, L_0x13d7c53e0;  1 drivers
v0x13d7b7660_0 .net *"_ivl_259", 0 0, L_0x13d7c5af0;  1 drivers
v0x13d7b7700_0 .net *"_ivl_26", 0 0, L_0x13d7beca0;  1 drivers
L_0x130078be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x13d7b77a0_0 .net/2u *"_ivl_262", 5 0, L_0x130078be0;  1 drivers
L_0x130078c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x13d7b8c90_0 .net/2u *"_ivl_266", 5 0, L_0x130078c28;  1 drivers
v0x13d7b8d40_0 .net *"_ivl_271", 15 0, L_0x13d7c61a0;  1 drivers
v0x13d7b8df0_0 .net *"_ivl_272", 17 0, L_0x13d7c5d50;  1 drivers
L_0x130078cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d7b8ea0_0 .net *"_ivl_275", 1 0, L_0x130078cb8;  1 drivers
v0x13d7b8f50_0 .net *"_ivl_278", 15 0, L_0x13d7c6460;  1 drivers
v0x13d7b9000_0 .net *"_ivl_28", 31 0, L_0x13d7bedc0;  1 drivers
L_0x130078d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d7b90b0_0 .net *"_ivl_280", 1 0, L_0x130078d00;  1 drivers
v0x13d7b9160_0 .net *"_ivl_283", 0 0, L_0x13d7c6380;  1 drivers
L_0x130078d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x13d7b9210_0 .net/2u *"_ivl_284", 13 0, L_0x130078d48;  1 drivers
L_0x130078d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d7b92c0_0 .net/2u *"_ivl_286", 13 0, L_0x130078d90;  1 drivers
v0x13d7b9370_0 .net *"_ivl_288", 13 0, L_0x13d7c6720;  1 drivers
L_0x1300781c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d7b9420_0 .net *"_ivl_31", 25 0, L_0x1300781c0;  1 drivers
L_0x130078208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13d7b94d0_0 .net/2u *"_ivl_32", 31 0, L_0x130078208;  1 drivers
v0x13d7b9580_0 .net *"_ivl_34", 0 0, L_0x13d7beeb0;  1 drivers
v0x13d7b9620_0 .net *"_ivl_4", 31 0, L_0x13d7be660;  1 drivers
v0x13d7b96d0_0 .net *"_ivl_41", 2 0, L_0x13d7bf190;  1 drivers
L_0x130078250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x13d7b9780_0 .net/2u *"_ivl_42", 2 0, L_0x130078250;  1 drivers
v0x13d7b9830_0 .net *"_ivl_49", 2 0, L_0x13d7bf520;  1 drivers
L_0x130078298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x13d7b98e0_0 .net/2u *"_ivl_50", 2 0, L_0x130078298;  1 drivers
v0x13d7b9990_0 .net *"_ivl_55", 0 0, L_0x13d7bf710;  1 drivers
v0x13d7b9a30_0 .net *"_ivl_57", 0 0, L_0x13d7bf5c0;  1 drivers
v0x13d7b9ad0_0 .net *"_ivl_59", 0 0, L_0x13d7bf8b0;  1 drivers
v0x13d7b9b70_0 .net *"_ivl_61", 0 0, L_0x13d7bf9f0;  1 drivers
v0x13d7b9c10_0 .net *"_ivl_63", 0 0, L_0x13d7bfae0;  1 drivers
v0x13d7b9cb0_0 .net *"_ivl_67", 2 0, L_0x13d7bfca0;  1 drivers
L_0x1300782e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x13d7b9d60_0 .net/2u *"_ivl_68", 2 0, L_0x1300782e0;  1 drivers
L_0x130078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d7b9e10_0 .net *"_ivl_7", 25 0, L_0x130078010;  1 drivers
v0x13d7b9ec0_0 .net *"_ivl_72", 31 0, L_0x13d7bff30;  1 drivers
L_0x130078328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d7b9f70_0 .net *"_ivl_75", 25 0, L_0x130078328;  1 drivers
L_0x130078370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13d7ba020_0 .net/2u *"_ivl_76", 31 0, L_0x130078370;  1 drivers
v0x13d7ba0d0_0 .net *"_ivl_78", 0 0, L_0x13d7bffd0;  1 drivers
L_0x130078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d7ba170_0 .net/2u *"_ivl_8", 31 0, L_0x130078058;  1 drivers
v0x13d7ba220_0 .net *"_ivl_80", 31 0, L_0x13d7c0190;  1 drivers
L_0x1300783b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d7ba2d0_0 .net *"_ivl_83", 25 0, L_0x1300783b8;  1 drivers
L_0x130078400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13d7ba380_0 .net/2u *"_ivl_84", 31 0, L_0x130078400;  1 drivers
v0x13d7ba430_0 .net *"_ivl_86", 0 0, L_0x13d7c0230;  1 drivers
v0x13d7ba4d0_0 .net *"_ivl_89", 0 0, L_0x13d7c00f0;  1 drivers
v0x13d7ba580_0 .net *"_ivl_90", 31 0, L_0x13d7c0400;  1 drivers
L_0x130078448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d7ba630_0 .net *"_ivl_93", 30 0, L_0x130078448;  1 drivers
L_0x130078490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13d7ba6e0_0 .net/2u *"_ivl_94", 31 0, L_0x130078490;  1 drivers
v0x13d7ba790_0 .net *"_ivl_96", 0 0, L_0x13d7c0350;  1 drivers
v0x13d7ba830_0 .net *"_ivl_99", 0 0, L_0x13d7c0720;  1 drivers
v0x13d7ba8d0_0 .net "active", 0 0, L_0x13d7c6500;  alias, 1 drivers
v0x13d7ba970_0 .net "alu_op1", 31 0, L_0x13d7c40f0;  1 drivers
v0x13d7baa10_0 .net "alu_op2", 31 0, L_0x13d7c42a0;  1 drivers
v0x13d7baab0_0 .net "alui_instr", 0 0, L_0x13d7bf630;  1 drivers
v0x13d7bab50_0 .net "b_flag", 0 0, v0x13d7b1be0_0;  1 drivers
v0x13d7bac00_0 .net "b_imm", 17 0, L_0x13d7c6260;  1 drivers
v0x13d7bac90_0 .net "b_offset", 31 0, L_0x13d7c68a0;  1 drivers
v0x13d7bad20_0 .net "clk", 0 0, v0x13d7bd230_0;  1 drivers
v0x13d7badb0_0 .net "clk_enable", 0 0, v0x13d7bd340_0;  1 drivers
v0x13d7bae40_0 .var "cpu_active", 0 0;
v0x13d7baed0_0 .var "curr_addr", 31 0;
v0x13d7baf60_0 .var "data_address", 31 0;
v0x13d7bb000_0 .net "data_read", 0 0, L_0x13d7c5c60;  alias, 1 drivers
v0x13d7bb0a0_0 .net "data_readdata", 31 0, v0x13d7bd4f0_0;  1 drivers
v0x13d7bb180_0 .net "data_write", 0 0, L_0x13d7c5610;  alias, 1 drivers
v0x13d7bb220_0 .net "data_writedata", 31 0, v0x13d7b3c00_0;  alias, 1 drivers
v0x13d7bb2c0_0 .var "delay_slot", 31 0;
v0x13d7bb360_0 .net "effective_addr", 31 0, v0x13d7b1fa0_0;  1 drivers
v0x13d7bb400_0 .net "funct_code", 5 0, L_0x13d7be5c0;  1 drivers
v0x13d7bb4b0_0 .net "hi_out", 31 0, v0x13d7b4000_0;  1 drivers
v0x13d7bb570_0 .net "hl_reg_enable", 0 0, L_0x13d7c3a40;  1 drivers
v0x13d7bb640_0 .net "instr_address", 31 0, L_0x13d7c6630;  alias, 1 drivers
v0x13d7bb6e0_0 .net "instr_opcode", 5 0, L_0x13d7be460;  1 drivers
v0x13d7bb780_0 .net "instr_readdata", 31 0, v0x13d7bd7f0_0;  1 drivers
v0x13d7bb850_0 .net "j_imm", 0 0, L_0x13d7c1300;  1 drivers
v0x13d7bb8f0_0 .net "j_reg", 0 0, L_0x13d7c1d20;  1 drivers
v0x13d7bb990_0 .net "link_const", 0 0, L_0x13d7c0860;  1 drivers
v0x13d7bba30_0 .net "link_reg", 0 0, L_0x13d7c0d80;  1 drivers
v0x13d7bbad0_0 .net "lo_out", 31 0, v0x13d7b4710_0;  1 drivers
v0x13d7bbb70_0 .net "load_data", 31 0, v0x13d7b3050_0;  1 drivers
v0x13d7bbc20_0 .net "load_instr", 0 0, L_0x13d7bf390;  1 drivers
v0x13d7bbcb0_0 .net "lw", 0 0, L_0x13d7be8b0;  1 drivers
v0x13d7bbd50_0 .net "lwl", 0 0, L_0x13d7c5700;  1 drivers
v0x13d7bbdf0_0 .net "lwr", 0 0, L_0x13d7c5890;  1 drivers
v0x13d7bbe90_0 .net "mem_to_reg", 0 0, L_0x13d7bf470;  1 drivers
v0x13d7bbf30_0 .net "mfhi", 0 0, L_0x13d7c20d0;  1 drivers
v0x13d7bbfd0_0 .net "mflo", 0 0, L_0x13d7c0640;  1 drivers
v0x13d7bc070_0 .net "movefrom", 0 0, L_0x13d7beff0;  1 drivers
v0x13d7bc110_0 .net "muldiv", 0 0, L_0x13d7c2400;  1 drivers
v0x13d7bc1b0_0 .var "next_delay_slot", 31 0;
v0x13d7bc260_0 .net "partial_store", 0 0, L_0x13d7c52f0;  1 drivers
v0x13d7bc300_0 .net "r_format", 0 0, L_0x13d7be790;  1 drivers
v0x13d7bc3a0_0 .net "reg_a_read_data", 31 0, L_0x13d7c3d20;  1 drivers
v0x13d7bc460_0 .net "reg_a_read_index", 4 0, L_0x13d7c2a60;  1 drivers
v0x13d7bc510_0 .net "reg_b_read_data", 31 0, L_0x13d7c3fd0;  1 drivers
v0x13d7bc5e0_0 .net "reg_b_read_index", 4 0, L_0x13d7c2660;  1 drivers
v0x13d7bc680_0 .net "reg_dst", 0 0, L_0x13d7bf0e0;  1 drivers
v0x13d7bc710_0 .net "reg_write", 0 0, L_0x13d7bfbd0;  1 drivers
v0x13d7bc7b0_0 .net "reg_write_data", 31 0, L_0x13d7c39a0;  1 drivers
v0x13d7bc870_0 .net "reg_write_enable", 0 0, L_0x13d7c3080;  1 drivers
v0x13d7bc920_0 .net "reg_write_index", 4 0, L_0x13d7c2bc0;  1 drivers
v0x13d7bc9d0_0 .net "register_v0", 31 0, L_0x13d7c4080;  alias, 1 drivers
v0x13d7bca80_0 .net "reset", 0 0, v0x13d7bd950_0;  1 drivers
v0x13d7bcb10_0 .net "result", 31 0, v0x13d7b23f0_0;  1 drivers
v0x13d7bcbc0_0 .net "result_hi", 31 0, v0x13d7b1d90_0;  1 drivers
v0x13d7bcc90_0 .net "result_lo", 31 0, v0x13d7b1ef0_0;  1 drivers
v0x13d7bcd60_0 .net "sb", 0 0, L_0x13d7c54c0;  1 drivers
v0x13d7bcdf0_0 .net "sh", 0 0, L_0x13d7c57b0;  1 drivers
v0x13d7bce80_0 .var "state", 0 0;
v0x13d7bcf20_0 .net "store_instr", 0 0, L_0x13d7bfd60;  1 drivers
v0x13d7bcfc0_0 .net "sw", 0 0, L_0x13d7bea20;  1 drivers
E_0x13d7b12b0/0 .event edge, v0x13d7b1be0_0, v0x13d7bb2c0_0, v0x13d7bac90_0, v0x13d7bb850_0;
E_0x13d7b12b0/1 .event edge, v0x13d7b1e40_0, v0x13d7bb8f0_0, v0x13d7b53d0_0, v0x13d7baed0_0;
E_0x13d7b12b0 .event/or E_0x13d7b12b0/0, E_0x13d7b12b0/1;
E_0x13d7b1320 .event edge, v0x13d7bbd50_0, v0x13d7bbdf0_0, v0x13d7b3900_0, v0x13d7b1fa0_0;
L_0x13d7be460 .part v0x13d7bd7f0_0, 26, 6;
L_0x13d7be5c0 .part v0x13d7bd7f0_0, 0, 6;
L_0x13d7be660 .concat [ 6 26 0 0], L_0x13d7be460, L_0x130078010;
L_0x13d7be790 .cmp/eq 32, L_0x13d7be660, L_0x130078058;
L_0x13d7be8b0 .cmp/eq 6, L_0x13d7be460, L_0x1300780a0;
L_0x13d7bea20 .cmp/eq 6, L_0x13d7be460, L_0x1300780e8;
L_0x13d7beb00 .concat [ 6 26 0 0], L_0x13d7be460, L_0x130078130;
L_0x13d7beca0 .cmp/eq 32, L_0x13d7beb00, L_0x130078178;
L_0x13d7bedc0 .concat [ 6 26 0 0], L_0x13d7be460, L_0x1300781c0;
L_0x13d7beeb0 .cmp/eq 32, L_0x13d7bedc0, L_0x130078208;
L_0x13d7bf190 .part L_0x13d7be460, 3, 3;
L_0x13d7bf390 .cmp/eq 3, L_0x13d7bf190, L_0x130078250;
L_0x13d7bf520 .part L_0x13d7be460, 3, 3;
L_0x13d7bf630 .cmp/eq 3, L_0x13d7bf520, L_0x130078298;
L_0x13d7bf710 .reduce/nor L_0x13d7c2400;
L_0x13d7bfca0 .part L_0x13d7be460, 3, 3;
L_0x13d7bfd60 .cmp/eq 3, L_0x13d7bfca0, L_0x1300782e0;
L_0x13d7bff30 .concat [ 6 26 0 0], L_0x13d7be460, L_0x130078328;
L_0x13d7bffd0 .cmp/eq 32, L_0x13d7bff30, L_0x130078370;
L_0x13d7c0190 .concat [ 6 26 0 0], L_0x13d7be460, L_0x1300783b8;
L_0x13d7c0230 .cmp/eq 32, L_0x13d7c0190, L_0x130078400;
L_0x13d7c00f0 .part v0x13d7bd7f0_0, 20, 1;
L_0x13d7c0400 .concat [ 1 31 0 0], L_0x13d7c00f0, L_0x130078448;
L_0x13d7c0350 .cmp/eq 32, L_0x13d7c0400, L_0x130078490;
L_0x13d7c0950 .concat [ 6 26 0 0], L_0x13d7be460, L_0x1300784d8;
L_0x13d7c0500 .cmp/eq 32, L_0x13d7c0950, L_0x130078520;
L_0x13d7c0b80 .part v0x13d7bd7f0_0, 0, 6;
L_0x13d7c09f0 .cmp/eq 6, L_0x13d7c0b80, L_0x130078568;
L_0x13d7c0f10 .concat [ 6 26 0 0], L_0x13d7be460, L_0x1300785b0;
L_0x13d7c0c20 .cmp/eq 32, L_0x13d7c0f10, L_0x1300785f8;
L_0x13d7c10e0 .concat [ 6 26 0 0], L_0x13d7be460, L_0x130078640;
L_0x13d7c0fb0 .cmp/eq 32, L_0x13d7c10e0, L_0x130078688;
L_0x13d7c13f0 .concat [ 6 26 0 0], L_0x13d7be460, L_0x1300786d0;
L_0x13d7bf290 .cmp/eq 32, L_0x13d7c13f0, L_0x130078718;
L_0x13d7c17a0 .part v0x13d7bd7f0_0, 0, 6;
L_0x13d7c1690 .cmp/eq 6, L_0x13d7c17a0, L_0x130078760;
L_0x13d7c1a60 .part v0x13d7bd7f0_0, 0, 6;
L_0x13d7c1940 .cmp/eq 6, L_0x13d7c1a60, L_0x1300787a8;
L_0x13d7c1dd0 .part L_0x13d7be5c0, 3, 2;
L_0x13d7c1b00 .cmp/eq 2, L_0x13d7c1dd0, L_0x1300787f0;
L_0x13d7c1ff0 .cmp/eq 6, L_0x13d7be5c0, L_0x130078838;
L_0x13d7c22a0 .cmp/eq 6, L_0x13d7be5c0, L_0x130078880;
L_0x13d7c25c0 .cmp/eq 6, L_0x13d7be5c0, L_0x1300788c8;
L_0x13d7c2140 .cmp/eq 6, L_0x13d7be5c0, L_0x130078910;
L_0x13d7c2a60 .part v0x13d7bd7f0_0, 21, 5;
L_0x13d7c2660 .part v0x13d7bd7f0_0, 16, 5;
L_0x13d7c2700 .part v0x13d7bd7f0_0, 11, 5;
L_0x13d7c2cc0 .part v0x13d7bd7f0_0, 16, 5;
L_0x13d7c2d60 .functor MUXZ 5, L_0x13d7c2cc0, L_0x13d7c2700, L_0x13d7bf0e0, C4<>;
L_0x13d7c2bc0 .functor MUXZ 5, L_0x13d7c2d60, L_0x130078958, L_0x13d7c0860, C4<>;
L_0x13d7c3470 .arith/sum 32, v0x13d7bb2c0_0, L_0x1300789a0;
L_0x13d7c2e00 .functor MUXZ 32, v0x13d7b23f0_0, v0x13d7b3050_0, L_0x13d7bf470, C4<>;
L_0x13d7c3710 .functor MUXZ 32, L_0x13d7c2e00, v0x13d7b4710_0, L_0x13d7c0640, C4<>;
L_0x13d7c35d0 .functor MUXZ 32, L_0x13d7c3710, v0x13d7b4000_0, L_0x13d7c20d0, C4<>;
L_0x13d7c39a0 .functor MUXZ 32, L_0x13d7c35d0, L_0x13d7c3470, L_0x13d7c3380, C4<>;
L_0x13d7c50f0 .concat [ 1 31 0 0], v0x13d7bce80_0, L_0x130078ac0;
L_0x13d7c51d0 .cmp/eq 32, L_0x13d7c50f0, L_0x130078b08;
L_0x13d7c54c0 .cmp/eq 6, L_0x13d7be460, L_0x130078b50;
L_0x13d7c57b0 .cmp/eq 6, L_0x13d7be460, L_0x130078b98;
L_0x13d7c53e0 .reduce/nor v0x13d7bce80_0;
L_0x13d7c5700 .cmp/eq 6, L_0x13d7be460, L_0x130078be0;
L_0x13d7c5890 .cmp/eq 6, L_0x13d7be460, L_0x130078c28;
L_0x13d7c61a0 .part v0x13d7bd7f0_0, 0, 16;
L_0x13d7c5d50 .concat [ 16 2 0 0], L_0x13d7c61a0, L_0x130078cb8;
L_0x13d7c6460 .part L_0x13d7c5d50, 0, 16;
L_0x13d7c6260 .concat [ 2 16 0 0], L_0x130078d00, L_0x13d7c6460;
L_0x13d7c6380 .part L_0x13d7c6260, 17, 1;
L_0x13d7c6720 .functor MUXZ 14, L_0x130078d90, L_0x130078d48, L_0x13d7c6380, C4<>;
L_0x13d7c68a0 .concat [ 18 14 0 0], L_0x13d7c6260, L_0x13d7c6720;
S_0x13d7b1350 .scope module, "cpu_alu" "alu" 4 149, 5 1 0, S_0x13d7b0f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x13d7b16b0_0 .net *"_ivl_10", 15 0, L_0x13d7c4b80;  1 drivers
L_0x130078a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d7b1770_0 .net/2u *"_ivl_14", 15 0, L_0x130078a78;  1 drivers
v0x13d7b1820_0 .net *"_ivl_17", 15 0, L_0x13d7c4cc0;  1 drivers
v0x13d7b18e0_0 .net *"_ivl_5", 0 0, L_0x13d7c1840;  1 drivers
v0x13d7b1990_0 .net *"_ivl_6", 15 0, L_0x13d7c46d0;  1 drivers
v0x13d7b1a80_0 .net *"_ivl_9", 15 0, L_0x13d7c4880;  1 drivers
v0x13d7b1b30_0 .net "addr_rt", 4 0, L_0x13d7c4ea0;  1 drivers
v0x13d7b1be0_0 .var "b_flag", 0 0;
v0x13d7b1c80_0 .net "funct", 5 0, L_0x13d7c4430;  1 drivers
v0x13d7b1d90_0 .var "hi", 31 0;
v0x13d7b1e40_0 .net "instructionword", 31 0, v0x13d7bd7f0_0;  alias, 1 drivers
v0x13d7b1ef0_0 .var "lo", 31 0;
v0x13d7b1fa0_0 .var "memaddroffset", 31 0;
v0x13d7b2050_0 .var "multresult", 63 0;
v0x13d7b2100_0 .net "op1", 31 0, L_0x13d7c40f0;  alias, 1 drivers
v0x13d7b21b0_0 .net "op2", 31 0, L_0x13d7c42a0;  alias, 1 drivers
v0x13d7b2260_0 .net "opcode", 5 0, L_0x13d7c4390;  1 drivers
v0x13d7b23f0_0 .var "result", 31 0;
v0x13d7b2480_0 .net "shamt", 4 0, L_0x13d7c4e00;  1 drivers
v0x13d7b2530_0 .net/s "sign_op1", 31 0, L_0x13d7c40f0;  alias, 1 drivers
v0x13d7b25f0_0 .net/s "sign_op2", 31 0, L_0x13d7c42a0;  alias, 1 drivers
v0x13d7b2680_0 .net "simmediatedata", 31 0, L_0x13d7c4c20;  1 drivers
v0x13d7b2710_0 .net "simmediatedatas", 31 0, L_0x13d7c4c20;  alias, 1 drivers
v0x13d7b27a0_0 .net "uimmediatedata", 31 0, L_0x13d7c4d60;  1 drivers
v0x13d7b2830_0 .net "unsign_op1", 31 0, L_0x13d7c40f0;  alias, 1 drivers
v0x13d7b2900_0 .net "unsign_op2", 31 0, L_0x13d7c42a0;  alias, 1 drivers
v0x13d7b29e0_0 .var "unsigned_result", 31 0;
E_0x13d7b1620/0 .event edge, v0x13d7b2260_0, v0x13d7b1c80_0, v0x13d7b21b0_0, v0x13d7b2480_0;
E_0x13d7b1620/1 .event edge, v0x13d7b2100_0, v0x13d7b2050_0, v0x13d7b1b30_0, v0x13d7b2680_0;
E_0x13d7b1620/2 .event edge, v0x13d7b27a0_0, v0x13d7b29e0_0;
E_0x13d7b1620 .event/or E_0x13d7b1620/0, E_0x13d7b1620/1, E_0x13d7b1620/2;
L_0x13d7c4390 .part v0x13d7bd7f0_0, 26, 6;
L_0x13d7c4430 .part v0x13d7bd7f0_0, 0, 6;
L_0x13d7c1840 .part v0x13d7bd7f0_0, 15, 1;
LS_0x13d7c46d0_0_0 .concat [ 1 1 1 1], L_0x13d7c1840, L_0x13d7c1840, L_0x13d7c1840, L_0x13d7c1840;
LS_0x13d7c46d0_0_4 .concat [ 1 1 1 1], L_0x13d7c1840, L_0x13d7c1840, L_0x13d7c1840, L_0x13d7c1840;
LS_0x13d7c46d0_0_8 .concat [ 1 1 1 1], L_0x13d7c1840, L_0x13d7c1840, L_0x13d7c1840, L_0x13d7c1840;
LS_0x13d7c46d0_0_12 .concat [ 1 1 1 1], L_0x13d7c1840, L_0x13d7c1840, L_0x13d7c1840, L_0x13d7c1840;
L_0x13d7c46d0 .concat [ 4 4 4 4], LS_0x13d7c46d0_0_0, LS_0x13d7c46d0_0_4, LS_0x13d7c46d0_0_8, LS_0x13d7c46d0_0_12;
L_0x13d7c4880 .part v0x13d7bd7f0_0, 0, 16;
L_0x13d7c4b80 .concat [ 16 0 0 0], L_0x13d7c4880;
L_0x13d7c4c20 .concat [ 16 16 0 0], L_0x13d7c4b80, L_0x13d7c46d0;
L_0x13d7c4cc0 .part v0x13d7bd7f0_0, 0, 16;
L_0x13d7c4d60 .concat [ 16 16 0 0], L_0x13d7c4cc0, L_0x130078a78;
L_0x13d7c4e00 .part v0x13d7bd7f0_0, 6, 5;
L_0x13d7c4ea0 .part v0x13d7bd7f0_0, 16, 5;
S_0x13d7b2b30 .scope module, "cpu_load_block" "load_block" 4 107, 6 1 0, S_0x13d7b0f60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x13d7b2d80_0 .net "address", 31 0, v0x13d7b1fa0_0;  alias, 1 drivers
v0x13d7b2e40_0 .net "datafromMem", 31 0, v0x13d7bd4f0_0;  alias, 1 drivers
v0x13d7b2ee0_0 .net "instr_word", 31 0, v0x13d7bd7f0_0;  alias, 1 drivers
v0x13d7b2fb0_0 .net "opcode", 5 0, L_0x13d7c29c0;  1 drivers
v0x13d7b3050_0 .var "out_transformed", 31 0;
v0x13d7b3140_0 .net "whichbyte", 1 0, L_0x13d7c3260;  1 drivers
E_0x13d7b2d50 .event edge, v0x13d7b2fb0_0, v0x13d7b2e40_0, v0x13d7b3140_0, v0x13d7b1e40_0;
L_0x13d7c29c0 .part v0x13d7bd7f0_0, 26, 6;
L_0x13d7c3260 .part v0x13d7b1fa0_0, 0, 2;
S_0x13d7b3230 .scope module, "dut" "store_block" 4 216, 7 1 0, S_0x13d7b0f60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x13d7b3500_0 .net *"_ivl_1", 1 0, L_0x13d7c5970;  1 drivers
L_0x130078c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13d7b35c0_0 .net *"_ivl_5", 0 0, L_0x130078c70;  1 drivers
v0x13d7b3670_0 .net "bytenum", 2 0, L_0x13d7c5f40;  1 drivers
v0x13d7b3730_0 .net "dataword", 31 0, v0x13d7bd4f0_0;  alias, 1 drivers
v0x13d7b37f0_0 .net "eff_addr", 31 0, v0x13d7b1fa0_0;  alias, 1 drivers
v0x13d7b3900_0 .net "opcode", 5 0, L_0x13d7be460;  alias, 1 drivers
v0x13d7b3990_0 .net "regbyte", 7 0, L_0x13d7c6020;  1 drivers
v0x13d7b3a40_0 .net "reghalfword", 15 0, L_0x13d7c60e0;  1 drivers
v0x13d7b3af0_0 .net "regword", 31 0, L_0x13d7c3fd0;  alias, 1 drivers
v0x13d7b3c00_0 .var "storedata", 31 0;
E_0x13d7b34a0/0 .event edge, v0x13d7b3900_0, v0x13d7b3af0_0, v0x13d7b3670_0, v0x13d7b3990_0;
E_0x13d7b34a0/1 .event edge, v0x13d7b2e40_0, v0x13d7b3a40_0;
E_0x13d7b34a0 .event/or E_0x13d7b34a0/0, E_0x13d7b34a0/1;
L_0x13d7c5970 .part v0x13d7b1fa0_0, 0, 2;
L_0x13d7c5f40 .concat [ 2 1 0 0], L_0x13d7c5970, L_0x130078c70;
L_0x13d7c6020 .part L_0x13d7c3fd0, 0, 8;
L_0x13d7c60e0 .part L_0x13d7c3fd0, 0, 16;
S_0x13d7b3d30 .scope module, "hi" "hl_reg" 4 176, 8 1 0, S_0x13d7b0f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x13d7b3f70_0 .net "clk", 0 0, v0x13d7bd230_0;  alias, 1 drivers
v0x13d7b4000_0 .var "data", 31 0;
v0x13d7b4090_0 .net "data_in", 31 0, v0x13d7b1d90_0;  alias, 1 drivers
v0x13d7b4160_0 .net "data_out", 31 0, v0x13d7b4000_0;  alias, 1 drivers
v0x13d7b4200_0 .net "enable", 0 0, L_0x13d7c3a40;  alias, 1 drivers
v0x13d7b42e0_0 .net "reset", 0 0, v0x13d7bd950_0;  alias, 1 drivers
S_0x13d7b4400 .scope module, "lo" "hl_reg" 4 168, 8 1 0, S_0x13d7b0f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x13d7b4680_0 .net "clk", 0 0, v0x13d7bd230_0;  alias, 1 drivers
v0x13d7b4710_0 .var "data", 31 0;
v0x13d7b47a0_0 .net "data_in", 31 0, v0x13d7b1ef0_0;  alias, 1 drivers
v0x13d7b4870_0 .net "data_out", 31 0, v0x13d7b4710_0;  alias, 1 drivers
v0x13d7b4910_0 .net "enable", 0 0, L_0x13d7c3a40;  alias, 1 drivers
v0x13d7b49e0_0 .net "reset", 0 0, v0x13d7bd950_0;  alias, 1 drivers
S_0x13d7b4af0 .scope module, "register" "regfile" 4 120, 9 1 0, S_0x13d7b0f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x13d7c3d20 .functor BUFZ 32, L_0x13d7c38b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13d7c3fd0 .functor BUFZ 32, L_0x13d7c3e10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13d7b5750_2 .array/port v0x13d7b5750, 2;
L_0x13d7c4080 .functor BUFZ 32, v0x13d7b5750_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13d7b4e20_0 .net *"_ivl_0", 31 0, L_0x13d7c38b0;  1 drivers
v0x13d7b4ee0_0 .net *"_ivl_10", 6 0, L_0x13d7c3eb0;  1 drivers
L_0x130078a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d7b4f80_0 .net *"_ivl_13", 1 0, L_0x130078a30;  1 drivers
v0x13d7b5020_0 .net *"_ivl_2", 6 0, L_0x13d7c3c00;  1 drivers
L_0x1300789e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d7b50d0_0 .net *"_ivl_5", 1 0, L_0x1300789e8;  1 drivers
v0x13d7b51c0_0 .net *"_ivl_8", 31 0, L_0x13d7c3e10;  1 drivers
v0x13d7b5270_0 .net "r_clk", 0 0, v0x13d7bd230_0;  alias, 1 drivers
v0x13d7b5340_0 .net "r_clk_enable", 0 0, v0x13d7bd340_0;  alias, 1 drivers
v0x13d7b53d0_0 .net "read_data1", 31 0, L_0x13d7c3d20;  alias, 1 drivers
v0x13d7b54e0_0 .net "read_data2", 31 0, L_0x13d7c3fd0;  alias, 1 drivers
v0x13d7b5590_0 .net "read_reg1", 4 0, L_0x13d7c2a60;  alias, 1 drivers
v0x13d7b5620_0 .net "read_reg2", 4 0, L_0x13d7c2660;  alias, 1 drivers
v0x13d7b56b0_0 .net "register_v0", 31 0, L_0x13d7c4080;  alias, 1 drivers
v0x13d7b5750 .array "registers", 0 31, 31 0;
v0x13d7b5af0_0 .net "reset", 0 0, v0x13d7bd950_0;  alias, 1 drivers
v0x13d7b5bc0_0 .net "write_control", 0 0, L_0x13d7c3080;  alias, 1 drivers
v0x13d7b5c60_0 .net "write_data", 31 0, L_0x13d7c39a0;  alias, 1 drivers
v0x13d7b5df0_0 .net "write_reg", 4 0, L_0x13d7c2bc0;  alias, 1 drivers
L_0x13d7c38b0 .array/port v0x13d7b5750, L_0x13d7c3c00;
L_0x13d7c3c00 .concat [ 5 2 0 0], L_0x13d7c2a60, L_0x1300789e8;
L_0x13d7c3e10 .array/port v0x13d7b5750, L_0x13d7c3eb0;
L_0x13d7c3eb0 .concat [ 5 2 0 0], L_0x13d7c2660, L_0x130078a30;
S_0x13d79f2e0 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x13d79e070 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x1300435e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13d7bda60_0 .net "in", 31 0, o0x1300435e0;  0 drivers
v0x13d7bdaf0_0 .var "out", 31 0;
S_0x13d78fc40 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1300436a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d7bdb80_0 .net "clk", 0 0, o0x1300436a0;  0 drivers
o0x1300436d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13d7bdc10_0 .net "data_address", 31 0, o0x1300436d0;  0 drivers
o0x130043700 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d7bdcc0_0 .net "data_read", 0 0, o0x130043700;  0 drivers
v0x13d7bdd70_0 .var "data_readdata", 31 0;
o0x130043760 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d7bde20_0 .net "data_write", 0 0, o0x130043760;  0 drivers
o0x130043790 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13d7bdf00_0 .net "data_writedata", 31 0, o0x130043790;  0 drivers
S_0x13d79d320 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1300438e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d7be040_0 .net "clk", 0 0, o0x1300438e0;  0 drivers
v0x13d7be0f0_0 .var "curr_addr", 31 0;
o0x130043940 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d7be1a0_0 .net "enable", 0 0, o0x130043940;  0 drivers
o0x130043970 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13d7be250_0 .net "next_addr", 31 0, o0x130043970;  0 drivers
o0x1300439a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13d7be300_0 .net "reset", 0 0, o0x1300439a0;  0 drivers
E_0x13d78a0f0 .event posedge, v0x13d7be040_0;
    .scope S_0x13d7b2b30;
T_0 ;
    %wait E_0x13d7b2d50;
    %load/vec4 v0x13d7b2fb0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b3050_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x13d7b3140_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b3050_0, 0, 32;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b3050_0, 0, 32;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b3050_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b3050_0, 0, 32;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x13d7b3140_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b3050_0, 0, 32;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b3050_0, 0, 32;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b3050_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b3050_0, 0, 32;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x13d7b3140_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b3050_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b3050_0, 0, 32;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x13d7b3140_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b3050_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13d7b2e40_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b3050_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x13d7b2ee0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x13d7b3050_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x13d7b4af0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13d7b5750, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x13d7b4af0;
T_2 ;
    %wait E_0x13d79d500;
    %load/vec4 v0x13d7b5af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13d7b5340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x13d7b5bc0_0;
    %load/vec4 v0x13d7b5df0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x13d7b5c60_0;
    %load/vec4 v0x13d7b5df0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d7b5750, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13d7b1350;
T_3 ;
    %wait E_0x13d7b1620;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d7b1be0_0, 0, 1;
    %load/vec4 v0x13d7b2260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.0 ;
    %load/vec4 v0x13d7b1c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %jmp T_3.44;
T_3.23 ;
    %load/vec4 v0x13d7b25f0_0;
    %ix/getv 4, v0x13d7b2480_0;
    %shiftl 4;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.44;
T_3.24 ;
    %load/vec4 v0x13d7b25f0_0;
    %ix/getv 4, v0x13d7b2480_0;
    %shiftr 4;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.44;
T_3.25 ;
    %load/vec4 v0x13d7b25f0_0;
    %ix/getv 4, v0x13d7b2480_0;
    %shiftr/s 4;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.44;
T_3.26 ;
    %load/vec4 v0x13d7b25f0_0;
    %load/vec4 v0x13d7b2830_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.44;
T_3.27 ;
    %load/vec4 v0x13d7b25f0_0;
    %load/vec4 v0x13d7b2830_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.44;
T_3.28 ;
    %load/vec4 v0x13d7b25f0_0;
    %load/vec4 v0x13d7b2830_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.44;
T_3.29 ;
    %load/vec4 v0x13d7b2530_0;
    %pad/s 64;
    %load/vec4 v0x13d7b25f0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x13d7b2050_0, 0, 64;
    %load/vec4 v0x13d7b2050_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x13d7b1d90_0, 0, 32;
    %load/vec4 v0x13d7b2050_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x13d7b1ef0_0, 0, 32;
    %jmp T_3.44;
T_3.30 ;
    %load/vec4 v0x13d7b2830_0;
    %pad/u 64;
    %load/vec4 v0x13d7b2900_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x13d7b2050_0, 0, 64;
    %load/vec4 v0x13d7b2050_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x13d7b1d90_0, 0, 32;
    %load/vec4 v0x13d7b2050_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x13d7b1ef0_0, 0, 32;
    %jmp T_3.44;
T_3.31 ;
    %load/vec4 v0x13d7b2530_0;
    %load/vec4 v0x13d7b25f0_0;
    %mod/s;
    %store/vec4 v0x13d7b1d90_0, 0, 32;
    %load/vec4 v0x13d7b2530_0;
    %load/vec4 v0x13d7b25f0_0;
    %div/s;
    %store/vec4 v0x13d7b1ef0_0, 0, 32;
    %jmp T_3.44;
T_3.32 ;
    %load/vec4 v0x13d7b2830_0;
    %load/vec4 v0x13d7b2900_0;
    %mod;
    %store/vec4 v0x13d7b1d90_0, 0, 32;
    %load/vec4 v0x13d7b2830_0;
    %load/vec4 v0x13d7b2900_0;
    %div;
    %store/vec4 v0x13d7b1ef0_0, 0, 32;
    %jmp T_3.44;
T_3.33 ;
    %load/vec4 v0x13d7b2100_0;
    %store/vec4 v0x13d7b1d90_0, 0, 32;
    %jmp T_3.44;
T_3.34 ;
    %load/vec4 v0x13d7b2100_0;
    %store/vec4 v0x13d7b1ef0_0, 0, 32;
    %jmp T_3.44;
T_3.35 ;
    %load/vec4 v0x13d7b2530_0;
    %load/vec4 v0x13d7b25f0_0;
    %add;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.44;
T_3.36 ;
    %load/vec4 v0x13d7b2830_0;
    %load/vec4 v0x13d7b2900_0;
    %add;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.44;
T_3.37 ;
    %load/vec4 v0x13d7b2830_0;
    %load/vec4 v0x13d7b2900_0;
    %sub;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.44;
T_3.38 ;
    %load/vec4 v0x13d7b2830_0;
    %load/vec4 v0x13d7b2900_0;
    %and;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.44;
T_3.39 ;
    %load/vec4 v0x13d7b2830_0;
    %load/vec4 v0x13d7b2900_0;
    %or;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.44;
T_3.40 ;
    %load/vec4 v0x13d7b2830_0;
    %load/vec4 v0x13d7b2900_0;
    %xor;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.44;
T_3.41 ;
    %load/vec4 v0x13d7b2830_0;
    %load/vec4 v0x13d7b2900_0;
    %or;
    %inv;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.44;
T_3.42 ;
    %load/vec4 v0x13d7b2530_0;
    %load/vec4 v0x13d7b25f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.46, 8;
T_3.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.46, 8;
 ; End of false expr.
    %blend;
T_3.46;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.44;
T_3.43 ;
    %load/vec4 v0x13d7b2830_0;
    %load/vec4 v0x13d7b2900_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.44;
T_3.44 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.1 ;
    %load/vec4 v0x13d7b1b30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %jmp T_3.53;
T_3.49 ;
    %load/vec4 v0x13d7b2530_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d7b1be0_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d7b1be0_0, 0, 1;
T_3.55 ;
    %jmp T_3.53;
T_3.50 ;
    %load/vec4 v0x13d7b2530_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d7b1be0_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d7b1be0_0, 0, 1;
T_3.57 ;
    %jmp T_3.53;
T_3.51 ;
    %load/vec4 v0x13d7b2530_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d7b1be0_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d7b1be0_0, 0, 1;
T_3.59 ;
    %jmp T_3.53;
T_3.52 ;
    %load/vec4 v0x13d7b2530_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d7b1be0_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d7b1be0_0, 0, 1;
T_3.61 ;
    %jmp T_3.53;
T_3.53 ;
    %pop/vec4 1;
    %jmp T_3.22;
T_3.2 ;
    %load/vec4 v0x13d7b2530_0;
    %load/vec4 v0x13d7b25f0_0;
    %cmp/e;
    %jmp/0xz  T_3.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d7b1be0_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d7b1be0_0, 0, 1;
T_3.63 ;
    %jmp T_3.22;
T_3.3 ;
    %load/vec4 v0x13d7b2530_0;
    %load/vec4 v0x13d7b21b0_0;
    %cmp/ne;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d7b1be0_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d7b1be0_0, 0, 1;
T_3.65 ;
    %jmp T_3.22;
T_3.4 ;
    %load/vec4 v0x13d7b2530_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d7b1be0_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d7b1be0_0, 0, 1;
T_3.67 ;
    %jmp T_3.22;
T_3.5 ;
    %load/vec4 v0x13d7b2530_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d7b1be0_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d7b1be0_0, 0, 1;
T_3.69 ;
    %jmp T_3.22;
T_3.6 ;
    %load/vec4 v0x13d7b2530_0;
    %load/vec4 v0x13d7b2680_0;
    %add;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.22;
T_3.7 ;
    %load/vec4 v0x13d7b2830_0;
    %load/vec4 v0x13d7b2680_0;
    %add;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.22;
T_3.8 ;
    %load/vec4 v0x13d7b2530_0;
    %load/vec4 v0x13d7b2680_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.71, 8;
T_3.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.71, 8;
 ; End of false expr.
    %blend;
T_3.71;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.22;
T_3.9 ;
    %load/vec4 v0x13d7b2830_0;
    %load/vec4 v0x13d7b2710_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.22;
T_3.10 ;
    %load/vec4 v0x13d7b2830_0;
    %load/vec4 v0x13d7b27a0_0;
    %and;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.22;
T_3.11 ;
    %load/vec4 v0x13d7b2830_0;
    %load/vec4 v0x13d7b27a0_0;
    %or;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.22;
T_3.12 ;
    %load/vec4 v0x13d7b2830_0;
    %load/vec4 v0x13d7b27a0_0;
    %xor;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.22;
T_3.13 ;
    %load/vec4 v0x13d7b27a0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x13d7b29e0_0, 0, 32;
    %jmp T_3.22;
T_3.14 ;
    %load/vec4 v0x13d7b2530_0;
    %load/vec4 v0x13d7b2680_0;
    %add;
    %store/vec4 v0x13d7b1fa0_0, 0, 32;
    %jmp T_3.22;
T_3.15 ;
    %load/vec4 v0x13d7b2530_0;
    %load/vec4 v0x13d7b2680_0;
    %add;
    %store/vec4 v0x13d7b1fa0_0, 0, 32;
    %jmp T_3.22;
T_3.16 ;
    %load/vec4 v0x13d7b2530_0;
    %load/vec4 v0x13d7b2680_0;
    %add;
    %store/vec4 v0x13d7b1fa0_0, 0, 32;
    %jmp T_3.22;
T_3.17 ;
    %load/vec4 v0x13d7b2530_0;
    %load/vec4 v0x13d7b2680_0;
    %add;
    %store/vec4 v0x13d7b1fa0_0, 0, 32;
    %jmp T_3.22;
T_3.18 ;
    %load/vec4 v0x13d7b2530_0;
    %load/vec4 v0x13d7b2680_0;
    %add;
    %store/vec4 v0x13d7b1fa0_0, 0, 32;
    %jmp T_3.22;
T_3.19 ;
    %load/vec4 v0x13d7b2530_0;
    %load/vec4 v0x13d7b2680_0;
    %add;
    %store/vec4 v0x13d7b1fa0_0, 0, 32;
    %jmp T_3.22;
T_3.20 ;
    %load/vec4 v0x13d7b2530_0;
    %load/vec4 v0x13d7b2680_0;
    %add;
    %store/vec4 v0x13d7b1fa0_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %load/vec4 v0x13d7b2530_0;
    %load/vec4 v0x13d7b2680_0;
    %add;
    %store/vec4 v0x13d7b1fa0_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %load/vec4 v0x13d7b29e0_0;
    %store/vec4 v0x13d7b23f0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13d7b4400;
T_4 ;
    %wait E_0x13d79d500;
    %load/vec4 v0x13d7b49e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d7b4710_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13d7b4910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x13d7b47a0_0;
    %assign/vec4 v0x13d7b4710_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13d7b3d30;
T_5 ;
    %wait E_0x13d79d500;
    %load/vec4 v0x13d7b42e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d7b4000_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13d7b4200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x13d7b4090_0;
    %assign/vec4 v0x13d7b4000_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13d7b3230;
T_6 ;
    %wait E_0x13d7b34a0;
    %load/vec4 v0x13d7b3900_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x13d7b3af0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d7b3c00_0, 4, 8;
    %load/vec4 v0x13d7b3af0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d7b3c00_0, 4, 8;
    %load/vec4 v0x13d7b3af0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d7b3c00_0, 4, 8;
    %load/vec4 v0x13d7b3af0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13d7b3c00_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x13d7b3900_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x13d7b3670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x13d7b3990_0;
    %load/vec4 v0x13d7b3730_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b3c00_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x13d7b3730_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x13d7b3990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13d7b3730_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x13d7b3c00_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x13d7b3730_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13d7b3990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13d7b3730_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b3c00_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x13d7b3730_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x13d7b3990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b3c00_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x13d7b3900_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x13d7b3670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x13d7b3a40_0;
    %load/vec4 v0x13d7b3730_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b3c00_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x13d7b3730_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x13d7b3a40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b3c00_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x13d7b0f60;
T_7 ;
    %wait E_0x13d7b1320;
    %load/vec4 v0x13d7bbd50_0;
    %flag_set/vec4 8;
    %load/vec4 v0x13d7bbdf0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x13d7bb6e0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x13d7bb360_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13d7baf60_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x13d7b0f60;
T_8 ;
    %wait E_0x13d7b12b0;
    %load/vec4 v0x13d7bab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13d7bb2c0_0;
    %load/vec4 v0x13d7bac90_0;
    %add;
    %store/vec4 v0x13d7bc1b0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x13d7bb850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x13d7bb2c0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x13d7bb780_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x13d7bc1b0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x13d7bb8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x13d7bc3a0_0;
    %store/vec4 v0x13d7bc1b0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x13d7baed0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x13d7bc1b0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x13d7b0f60;
T_9 ;
    %wait E_0x13d79d500;
    %load/vec4 v0x13d7badb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x13d7bca80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x13d7baed0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x13d7bb2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d7bae40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d7bce80_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x13d7bae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x13d7bce80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d7bce80_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x13d7bce80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d7bce80_0, 0;
    %load/vec4 v0x13d7bb2c0_0;
    %assign/vec4 v0x13d7baed0_0, 0;
    %load/vec4 v0x13d7bc1b0_0;
    %assign/vec4 v0x13d7bb2c0_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x13d7bb2c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d7bae40_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13d76a080;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d7bd230_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13d7bd230_0;
    %inv;
    %store/vec4 v0x13d7bd230_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x13d76a080;
T_11 ;
    %fork t_1, S_0x13d76cd80;
    %jmp t_0;
    .scope S_0x13d76cd80;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d7bd950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d7bd340_0, 0, 1;
    %wait E_0x13d79d500;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d7bd950_0, 0, 1;
    %wait E_0x13d79d500;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x13d7b0d10_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x13d7b0dc0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x13d7b0e70_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13d7a9560_0, 0, 16;
    %load/vec4 v0x13d7b0d10_0;
    %load/vec4 v0x13d7b0dc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13d7b0e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13d7a9560_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d7b0c70_0, 0, 32;
    %load/vec4 v0x13d7b0c70_0;
    %store/vec4 v0x13d7bd7f0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x13d7bd4f0_0, 0, 32;
    %delay 2, 0;
    %wait E_0x13d79d500;
    %delay 2, 0;
    %pushi/vec4 4194312, 0, 32;
    %store/vec4 v0x13d7bd7f0_0, 0, 32;
    %wait E_0x13d79d500;
    %delay 2, 0;
    %load/vec4 v0x13d7bd6e0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 79 "$fatal", 32'sb00000000000000000000000000000001, "instruction address is wrong" {0 0 0};
T_11.1 ;
    %vpi_call/w 3 81 "$display", "succ" {0 0 0};
    %vpi_call/w 3 82 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .scope S_0x13d76a080;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x13d79d320;
T_12 ;
    %wait E_0x13d78a0f0;
    %load/vec4 v0x13d7be300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x13d7be0f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x13d7be1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x13d7be250_0;
    %assign/vec4 v0x13d7be0f0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
