{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1363582109955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1363582109955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 23:48:29 2013 " "Processing started: Sun Mar 17 23:48:29 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1363582109955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1363582109955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessorV1 -c ProcessorV1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessorV1 -c ProcessorV1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1363582109955 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1363582110750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_1-SYN " "Found design unit 1: mux3_1-SYN" {  } { { "MUX3_1.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX3_1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112014 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX3_1 " "Found entity 1: MUX3_1" {  } { { "MUX3_1.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX3_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_24-SYN " "Found design unit 1: reg_24-SYN" {  } { { "Reg_24.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Reg_24.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112014 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_24 " "Found entity 1: Reg_24" {  } { { "Reg_24.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Reg_24.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_temp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_temp-SYN " "Found design unit 1: pc_temp-SYN" {  } { { "PC_Temp.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/PC_Temp.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112030 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Temp " "Found entity 1: PC_Temp" {  } { { "PC_Temp.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/PC_Temp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-SYN " "Found design unit 1: pc-SYN" {  } { { "PC.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/PC.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112030 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/PC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpc-SYN " "Found design unit 1: muxpc-SYN" {  } { { "MuxPC.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxPC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112030 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Found entity 1: MuxPC" {  } { { "MuxPC.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxPC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxinc-SYN " "Found design unit 1: muxinc-SYN" {  } { { "MuxINC.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxINC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112045 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxINC " "Found entity 1: MuxINC" {  } { { "MuxINC.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxINC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryinterface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Found entity 1: MemoryInterface" {  } { { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Found design unit 1: mainmemory-SYN" {  } { { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112045 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Found entity 1: MainMemory" {  } { { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionaddressgenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file instructionaddressgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Found entity 1: InstructionAddressGenerator" {  } { { "InstructionAddressGenerator.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/InstructionAddressGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file immediate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate-arch " "Found design unit 1: immediate-arch" {  } { { "immediate.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/immediate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112061 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate " "Found entity 1: immediate" {  } { { "immediate.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/immediate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_230.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit_230.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit_230-control_unit_230_arch " "Found design unit 1: control_unit_230-control_unit_230_arch" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112061 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit_230 " "Found entity 1: control_unit_230" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/control_unit_230.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const.vhd 2 1 " "Found 2 design units, including 1 entities, in source file const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const-SYN " "Found design unit 1: const-SYN" {  } { { "Const.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Const.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112076 ""} { "Info" "ISGN_ENTITY_NAME" "1 Const " "Found entity 1: Const" {  } { { "Const.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Const.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Found design unit 1: adder-SYN" {  } { { "Adder.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Adder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112076 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Adder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16Bit " "Found entity 1: ALU16Bit" {  } { { "ALU16Bit.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ALU16Bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor16bit-SYN " "Found design unit 1: xor16bit-SYN" {  } { { "XOR16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/XOR16BIT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112092 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR16BIT " "Found entity 1: XOR16BIT" {  } { { "XOR16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/XOR16BIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inv16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv16bit-SYN " "Found design unit 1: inv16bit-SYN" {  } { { "INV16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/INV16BIT.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112092 ""} { "Info" "ISGN_ENTITY_NAME" "1 INV16BIT " "Found entity 1: INV16BIT" {  } { { "INV16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/INV16BIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and16bit-SYN " "Found design unit 1: and16bit-SYN" {  } { { "AND16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/AND16BIT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112092 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND16BIT " "Found entity 1: AND16BIT" {  } { { "AND16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/AND16BIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder1Bit " "Found entity 1: Adder1Bit" {  } { { "Adder1Bit.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Adder1Bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smpregisterfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file smpregisterfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 smpRegisterFile " "Found entity 1: smpRegisterFile" {  } { { "smpRegisterFile.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smpRegisterFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smp16to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file smp16to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab916to1mux-SYN " "Found design unit 1: lab916to1mux-SYN" {  } { { "smp16to1Mux.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smp16to1Mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112123 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab916to1Mux " "Found entity 1: Lab916to1Mux" {  } { { "smp16to1Mux.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smp16to1Mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroconstant16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zeroconstant16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroconstant16bit-SYN " "Found design unit 1: zeroconstant16bit-SYN" {  } { { "ZeroConstant16Bit.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ZeroConstant16Bit.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112123 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroConstant16Bit " "Found entity 1: ZeroConstant16Bit" {  } { { "ZeroConstant16Bit.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ZeroConstant16Bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or16bit-SYN " "Found design unit 1: or16bit-SYN" {  } { { "OR16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/OR16BIT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112123 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR16BIT " "Found entity 1: OR16BIT" {  } { { "OR16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/OR16BIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1_16bit-SYN " "Found design unit 1: mux4_1_16bit-SYN" {  } { { "MUX4_1_16bit.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX4_1_16bit.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112139 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1_16bit " "Found entity 1: MUX4_1_16bit" {  } { { "MUX4_1_16bit.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX4_1_16bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-SYN " "Found design unit 1: mux2_1-SYN" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX2_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112139 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX2_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_16bit-SYN " "Found design unit 1: dff_16bit-SYN" {  } { { "DFF_16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DFF_16BIT.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112154 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_16BIT " "Found entity 1: DFF_16BIT" {  } { { "DFF_16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DFF_16BIT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder4to16-SYN " "Found design unit 1: decoder4to16-SYN" {  } { { "DECODER4TO16.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DECODER4TO16.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112154 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER4TO16 " "Found entity 1: DECODER4TO16" {  } { { "DECODER4TO16.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DECODER4TO16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processorv1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processorv1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorV1 " "Found entity 1: ProcessorV1" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder16bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder16Bit " "Found entity 1: Adder16Bit" {  } { { "Adder16Bit.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Adder16Bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxdest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxdest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxdest-SYN " "Found design unit 1: muxdest-SYN" {  } { { "MuxDest.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxDest.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1363582112170 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxDest " "Found entity 1: MuxDest" {  } { { "MuxDest.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxDest.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProcessorV1 " "Elaborating entity \"ProcessorV1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1363582112420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smpRegisterFile smpRegisterFile:inst " "Elaborating entity \"smpRegisterFile\" for hierarchy \"smpRegisterFile:inst\"" {  } { { "ProcessorV1.bdf" "inst" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 128 72 288 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582112466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab916to1Mux smpRegisterFile:inst\|Lab916to1Mux:inst21 " "Elaborating entity \"Lab916to1Mux\" for hierarchy \"smpRegisterFile:inst\|Lab916to1Mux:inst21\"" {  } { { "smpRegisterFile.bdf" "inst21" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smpRegisterFile.bdf" { { 912 728 872 1216 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582112482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX smpRegisterFile:inst\|Lab916to1Mux:inst21\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"smpRegisterFile:inst\|Lab916to1Mux:inst21\|LPM_MUX:LPM_MUX_component\"" {  } { { "smp16to1Mux.vhd" "LPM_MUX_component" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smp16to1Mux.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582112529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "smpRegisterFile:inst\|Lab916to1Mux:inst21\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"smpRegisterFile:inst\|Lab916to1Mux:inst21\|LPM_MUX:LPM_MUX_component\"" {  } { { "smp16to1Mux.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smp16to1Mux.vhd" 365 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363582112529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "smpRegisterFile:inst\|Lab916to1Mux:inst21\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"smpRegisterFile:inst\|Lab916to1Mux:inst21\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582112529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582112529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582112529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582112529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582112529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582112529 ""}  } { { "smp16to1Mux.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smp16to1Mux.vhd" 365 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363582112529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_e6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_e6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_e6e " "Found entity 1: mux_e6e" {  } { { "db/mux_e6e.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/mux_e6e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582112763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582112763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_e6e smpRegisterFile:inst\|Lab916to1Mux:inst21\|LPM_MUX:LPM_MUX_component\|mux_e6e:auto_generated " "Elaborating entity \"mux_e6e\" for hierarchy \"smpRegisterFile:inst\|Lab916to1Mux:inst21\|LPM_MUX:LPM_MUX_component\|mux_e6e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582112763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroConstant16Bit smpRegisterFile:inst\|ZeroConstant16Bit:inst18 " "Elaborating entity \"ZeroConstant16Bit\" for hierarchy \"smpRegisterFile:inst\|ZeroConstant16Bit:inst18\"" {  } { { "smpRegisterFile.bdf" "inst18" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smpRegisterFile.bdf" { { -72 136 280 24 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582112778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant smpRegisterFile:inst\|ZeroConstant16Bit:inst18\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"smpRegisterFile:inst\|ZeroConstant16Bit:inst18\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ZeroConstant16Bit.vhd" "LPM_CONSTANT_component" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ZeroConstant16Bit.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582112810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "smpRegisterFile:inst\|ZeroConstant16Bit:inst18\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"smpRegisterFile:inst\|ZeroConstant16Bit:inst18\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "ZeroConstant16Bit.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ZeroConstant16Bit.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363582112810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "smpRegisterFile:inst\|ZeroConstant16Bit:inst18\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"smpRegisterFile:inst\|ZeroConstant16Bit:inst18\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582112810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582112810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582112810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582112810 ""}  } { { "ZeroConstant16Bit.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ZeroConstant16Bit.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363582112810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_16BIT smpRegisterFile:inst\|DFF_16BIT:inst10 " "Elaborating entity \"DFF_16BIT\" for hierarchy \"smpRegisterFile:inst\|DFF_16BIT:inst10\"" {  } { { "smpRegisterFile.bdf" "inst10" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smpRegisterFile.bdf" { { 1192 120 304 1320 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582112825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff smpRegisterFile:inst\|DFF_16BIT:inst10\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"smpRegisterFile:inst\|DFF_16BIT:inst10\|lpm_ff:lpm_ff_component\"" {  } { { "DFF_16BIT.vhd" "lpm_ff_component" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DFF_16BIT.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582112856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "smpRegisterFile:inst\|DFF_16BIT:inst10\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"smpRegisterFile:inst\|DFF_16BIT:inst10\|lpm_ff:lpm_ff_component\"" {  } { { "DFF_16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DFF_16BIT.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363582112856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "smpRegisterFile:inst\|DFF_16BIT:inst10\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"smpRegisterFile:inst\|DFF_16BIT:inst10\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582112856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582112856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582112856 ""}  } { { "DFF_16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DFF_16BIT.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363582112856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER4TO16 smpRegisterFile:inst\|DECODER4TO16:inst1 " "Elaborating entity \"DECODER4TO16\" for hierarchy \"smpRegisterFile:inst\|DECODER4TO16:inst1\"" {  } { { "smpRegisterFile.bdf" "inst1" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/smpRegisterFile.bdf" { { 408 -336 -184 728 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582112872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode smpRegisterFile:inst\|DECODER4TO16:inst1\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"smpRegisterFile:inst\|DECODER4TO16:inst1\|lpm_decode:LPM_DECODE_component\"" {  } { { "DECODER4TO16.vhd" "LPM_DECODE_component" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DECODER4TO16.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582112934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "smpRegisterFile:inst\|DECODER4TO16:inst1\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"smpRegisterFile:inst\|DECODER4TO16:inst1\|lpm_decode:LPM_DECODE_component\"" {  } { { "DECODER4TO16.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DECODER4TO16.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363582112934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "smpRegisterFile:inst\|DECODER4TO16:inst1\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"smpRegisterFile:inst\|DECODER4TO16:inst1\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582112934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582112934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582112934 ""}  } { { "DECODER4TO16.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/DECODER4TO16.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363582112934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/decode_c8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582113090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582113090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f smpRegisterFile:inst\|DECODER4TO16:inst1\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated " "Elaborating entity \"decode_c8f\" for hierarchy \"smpRegisterFile:inst\|DECODER4TO16:inst1\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_230 control_unit_230:inst10 " "Elaborating entity \"control_unit_230\" for hierarchy \"control_unit_230:inst10\"" {  } { { "ProcessorV1.bdf" "inst10" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -328 152 344 -8 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_24 Reg_24:inst7 " "Elaborating entity \"Reg_24\" for hierarchy \"Reg_24:inst7\"" {  } { { "ProcessorV1.bdf" "inst7" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 0 -120 24 96 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff Reg_24:inst7\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"Reg_24:inst7\|lpm_ff:lpm_ff_component\"" {  } { { "Reg_24.vhd" "lpm_ff_component" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Reg_24.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Reg_24:inst7\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"Reg_24:inst7\|lpm_ff:lpm_ff_component\"" {  } { { "Reg_24.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Reg_24.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363582113215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Reg_24:inst7\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"Reg_24:inst7\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113215 ""}  } { { "Reg_24.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Reg_24.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363582113215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU16Bit ALU16Bit:inst1 " "Elaborating entity \"ALU16Bit\" for hierarchy \"ALU16Bit:inst1\"" {  } { { "ProcessorV1.bdf" "inst1" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 64 1064 1280 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113215 ""}
{ "Warning" "WSGN_SEARCH_FILE" "resultflags.bdf 1 1 " "Using design file resultflags.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ResultFlags " "Found entity 1: ResultFlags" {  } { { "resultflags.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/resultflags.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582113246 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1363582113246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResultFlags ALU16Bit:inst1\|ResultFlags:inst1 " "Elaborating entity \"ResultFlags\" for hierarchy \"ALU16Bit:inst1\|ResultFlags:inst1\"" {  } { { "ALU16Bit.bdf" "inst1" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ALU16Bit.bdf" { { 344 808 928 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder16Bit ALU16Bit:inst1\|Adder16Bit:inst11 " "Elaborating entity \"Adder16Bit\" for hierarchy \"ALU16Bit:inst1\|Adder16Bit:inst11\"" {  } { { "ALU16Bit.bdf" "inst11" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ALU16Bit.bdf" { { 312 488 648 408 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1Bit ALU16Bit:inst1\|Adder16Bit:inst11\|Adder1Bit:inst27 " "Elaborating entity \"Adder1Bit\" for hierarchy \"ALU16Bit:inst1\|Adder16Bit:inst11\|Adder1Bit:inst27\"" {  } { { "Adder16Bit.bdf" "inst27" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Adder16Bit.bdf" { { 1456 312 408 1552 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 ALU16Bit:inst1\|MUX2_1:inst5 " "Elaborating entity \"MUX2_1\" for hierarchy \"ALU16Bit:inst1\|MUX2_1:inst5\"" {  } { { "ALU16Bit.bdf" "inst5" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ALU16Bit.bdf" { { -56 120 360 40 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ALU16Bit:inst1\|MUX2_1:inst5\|LPM_MUX:lpm_mux_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"ALU16Bit:inst1\|MUX2_1:inst5\|LPM_MUX:lpm_mux_component\"" {  } { { "MUX2_1.vhd" "lpm_mux_component" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX2_1.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16Bit:inst1\|MUX2_1:inst5\|LPM_MUX:lpm_mux_component " "Elaborated megafunction instantiation \"ALU16Bit:inst1\|MUX2_1:inst5\|LPM_MUX:lpm_mux_component\"" {  } { { "MUX2_1.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX2_1.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363582113293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16Bit:inst1\|MUX2_1:inst5\|LPM_MUX:lpm_mux_component " "Instantiated megafunction \"ALU16Bit:inst1\|MUX2_1:inst5\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113293 ""}  } { { "MUX2_1.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX2_1.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363582113293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m4e " "Found entity 1: mux_m4e" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/mux_m4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582113434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582113434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m4e ALU16Bit:inst1\|MUX2_1:inst5\|LPM_MUX:lpm_mux_component\|mux_m4e:auto_generated " "Elaborating entity \"mux_m4e\" for hierarchy \"ALU16Bit:inst1\|MUX2_1:inst5\|LPM_MUX:lpm_mux_component\|mux_m4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INV16BIT ALU16Bit:inst1\|INV16BIT:inst7 " "Elaborating entity \"INV16BIT\" for hierarchy \"ALU16Bit:inst1\|INV16BIT:inst7\"" {  } { { "ALU16Bit.bdf" "inst7" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ALU16Bit.bdf" { { -40 -192 32 56 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_inv ALU16Bit:inst1\|INV16BIT:inst7\|lpm_inv:lpm_inv_component " "Elaborating entity \"lpm_inv\" for hierarchy \"ALU16Bit:inst1\|INV16BIT:inst7\|lpm_inv:lpm_inv_component\"" {  } { { "INV16BIT.vhd" "lpm_inv_component" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/INV16BIT.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16Bit:inst1\|INV16BIT:inst7\|lpm_inv:lpm_inv_component " "Elaborated megafunction instantiation \"ALU16Bit:inst1\|INV16BIT:inst7\|lpm_inv:lpm_inv_component\"" {  } { { "INV16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/INV16BIT.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363582113480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16Bit:inst1\|INV16BIT:inst7\|lpm_inv:lpm_inv_component " "Instantiated megafunction \"ALU16Bit:inst1\|INV16BIT:inst7\|lpm_inv:lpm_inv_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_INV " "Parameter \"lpm_type\" = \"LPM_INV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113480 ""}  } { { "INV16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/INV16BIT.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363582113480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1_16bit ALU16Bit:inst1\|MUX4_1_16bit:inst4 " "Elaborating entity \"MUX4_1_16bit\" for hierarchy \"ALU16Bit:inst1\|MUX4_1_16bit:inst4\"" {  } { { "ALU16Bit.bdf" "inst4" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ALU16Bit.bdf" { { 64 896 1136 192 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ALU16Bit:inst1\|MUX4_1_16bit:inst4\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"ALU16Bit:inst1\|MUX4_1_16bit:inst4\|LPM_MUX:LPM_MUX_component\"" {  } { { "MUX4_1_16bit.vhd" "LPM_MUX_component" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX4_1_16bit.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16Bit:inst1\|MUX4_1_16bit:inst4\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"ALU16Bit:inst1\|MUX4_1_16bit:inst4\|LPM_MUX:LPM_MUX_component\"" {  } { { "MUX4_1_16bit.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX4_1_16bit.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363582113512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16Bit:inst1\|MUX4_1_16bit:inst4\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"ALU16Bit:inst1\|MUX4_1_16bit:inst4\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113512 ""}  } { { "MUX4_1_16bit.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX4_1_16bit.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363582113512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p4e " "Found entity 1: mux_p4e" {  } { { "db/mux_p4e.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/mux_p4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582113668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582113668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p4e ALU16Bit:inst1\|MUX4_1_16bit:inst4\|LPM_MUX:LPM_MUX_component\|mux_p4e:auto_generated " "Elaborating entity \"mux_p4e\" for hierarchy \"ALU16Bit:inst1\|MUX4_1_16bit:inst4\|LPM_MUX:LPM_MUX_component\|mux_p4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND16BIT ALU16Bit:inst1\|AND16BIT:inst2 " "Elaborating entity \"AND16BIT\" for hierarchy \"ALU16Bit:inst1\|AND16BIT:inst2\"" {  } { { "ALU16Bit.bdf" "inst2" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ALU16Bit.bdf" { { -8 488 728 88 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND ALU16Bit:inst1\|AND16BIT:inst2\|LPM_AND:lpm_and_component " "Elaborating entity \"LPM_AND\" for hierarchy \"ALU16Bit:inst1\|AND16BIT:inst2\|LPM_AND:lpm_and_component\"" {  } { { "AND16BIT.vhd" "lpm_and_component" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/AND16BIT.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16Bit:inst1\|AND16BIT:inst2\|LPM_AND:lpm_and_component " "Elaborated megafunction instantiation \"ALU16Bit:inst1\|AND16BIT:inst2\|LPM_AND:lpm_and_component\"" {  } { { "AND16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/AND16BIT.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363582113714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16Bit:inst1\|AND16BIT:inst2\|LPM_AND:lpm_and_component " "Instantiated megafunction \"ALU16Bit:inst1\|AND16BIT:inst2\|LPM_AND:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113714 ""}  } { { "AND16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/AND16BIT.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363582113714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR16BIT ALU16Bit:inst1\|OR16BIT:inst9 " "Elaborating entity \"OR16BIT\" for hierarchy \"ALU16Bit:inst1\|OR16BIT:inst9\"" {  } { { "ALU16Bit.bdf" "inst9" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ALU16Bit.bdf" { { 104 488 728 200 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR ALU16Bit:inst1\|OR16BIT:inst9\|LPM_OR:lpm_or_component " "Elaborating entity \"LPM_OR\" for hierarchy \"ALU16Bit:inst1\|OR16BIT:inst9\|LPM_OR:lpm_or_component\"" {  } { { "OR16BIT.vhd" "lpm_or_component" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/OR16BIT.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16Bit:inst1\|OR16BIT:inst9\|LPM_OR:lpm_or_component " "Elaborated megafunction instantiation \"ALU16Bit:inst1\|OR16BIT:inst9\|LPM_OR:lpm_or_component\"" {  } { { "OR16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/OR16BIT.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363582113746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16Bit:inst1\|OR16BIT:inst9\|LPM_OR:lpm_or_component " "Instantiated megafunction \"ALU16Bit:inst1\|OR16BIT:inst9\|LPM_OR:lpm_or_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_OR " "Parameter \"LPM_TYPE\" = \"LPM_OR\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113746 ""}  } { { "OR16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/OR16BIT.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363582113746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR16BIT ALU16Bit:inst1\|XOR16BIT:inst8 " "Elaborating entity \"XOR16BIT\" for hierarchy \"ALU16Bit:inst1\|XOR16BIT:inst8\"" {  } { { "ALU16Bit.bdf" "inst8" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ALU16Bit.bdf" { { 208 488 728 304 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_XOR ALU16Bit:inst1\|XOR16BIT:inst8\|LPM_XOR:lpm_xor_component " "Elaborating entity \"LPM_XOR\" for hierarchy \"ALU16Bit:inst1\|XOR16BIT:inst8\|LPM_XOR:lpm_xor_component\"" {  } { { "XOR16BIT.vhd" "lpm_xor_component" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/XOR16BIT.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU16Bit:inst1\|XOR16BIT:inst8\|LPM_XOR:lpm_xor_component " "Elaborated megafunction instantiation \"ALU16Bit:inst1\|XOR16BIT:inst8\|LPM_XOR:lpm_xor_component\"" {  } { { "XOR16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/XOR16BIT.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363582113792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU16Bit:inst1\|XOR16BIT:inst8\|LPM_XOR:lpm_xor_component " "Instantiated megafunction \"ALU16Bit:inst1\|XOR16BIT:inst8\|LPM_XOR:lpm_xor_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_XOR " "Parameter \"LPM_TYPE\" = \"LPM_XOR\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113792 ""}  } { { "XOR16BIT.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/XOR16BIT.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363582113792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxINC MuxINC:inst9 " "Elaborating entity \"MuxINC\" for hierarchy \"MuxINC:inst9\"" {  } { { "ProcessorV1.bdf" "inst9" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -80 784 928 0 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate immediate:inst12 " "Elaborating entity \"immediate\" for hierarchy \"immediate:inst12\"" {  } { { "ProcessorV1.bdf" "inst12" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 40 760 952 136 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryInterface MemoryInterface:inst3 " "Elaborating entity \"MemoryInterface\" for hierarchy \"MemoryInterface:inst3\"" {  } { { "ProcessorV1.bdf" "inst3" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113824 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "MEM_read " "Pin \"MEM_read\" not connected" {  } { { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 136 192 360 152 "MEM_read" "" } { 128 360 418 144 "MEM_read" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1363582113824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Const MemoryInterface:inst3\|Const:inst3 " "Elaborating entity \"Const\" for hierarchy \"MemoryInterface:inst3\|Const:inst3\"" {  } { { "MemoryInterface.bdf" "inst3" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 120 584 648 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant MemoryInterface:inst3\|Const:inst3\|lpm_constant:lpm_constant_component " "Elaborating entity \"lpm_constant\" for hierarchy \"MemoryInterface:inst3\|Const:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "Const.vhd" "lpm_constant_component" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Const.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:inst3\|Const:inst3\|lpm_constant:lpm_constant_component " "Elaborated megafunction instantiation \"MemoryInterface:inst3\|Const:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "Const.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Const.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363582113839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:inst3\|Const:inst3\|lpm_constant:lpm_constant_component " "Instantiated megafunction \"MemoryInterface:inst3\|Const:inst3\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113839 ""}  } { { "Const.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Const.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363582113839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainMemory MemoryInterface:inst3\|MainMemory:inst " "Elaborating entity \"MainMemory\" for hierarchy \"MemoryInterface:inst3\|MainMemory:inst\"" {  } { { "MemoryInterface.bdf" "inst" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "MainMemory.vhd" "altsyncram_component" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582113933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363582113948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryInitialization.mif " "Parameter \"init_file\" = \"MemoryInitialization.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582113948 ""}  } { { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363582113948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ghe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ghe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ghe1 " "Found entity 1: altsyncram_ghe1" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582114120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582114120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ghe1 MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated " "Elaborating entity \"altsyncram_ghe1\" for hierarchy \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582114120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3_1 MUX3_1:inst13 " "Elaborating entity \"MUX3_1\" for hierarchy \"MUX3_1:inst13\"" {  } { { "ProcessorV1.bdf" "inst13" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 64 1792 2080 192 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582114151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX MUX3_1:inst13\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"MUX3_1:inst13\|LPM_MUX:LPM_MUX_component\"" {  } { { "MUX3_1.vhd" "LPM_MUX_component" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX3_1.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582114151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX3_1:inst13\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"MUX3_1:inst13\|LPM_MUX:LPM_MUX_component\"" {  } { { "MUX3_1.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX3_1.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363582114167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX3_1:inst13\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"MUX3_1:inst13\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114167 ""}  } { { "MUX3_1.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MUX3_1.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363582114167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_o4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_o4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o4e " "Found entity 1: mux_o4e" {  } { { "db/mux_o4e.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/mux_o4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582114307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582114307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_o4e MUX3_1:inst13\|LPM_MUX:LPM_MUX_component\|mux_o4e:auto_generated " "Elaborating entity \"mux_o4e\" for hierarchy \"MUX3_1:inst13\|LPM_MUX:LPM_MUX_component\|mux_o4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582114307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxDest MuxDest:inst11 " "Elaborating entity \"MuxDest\" for hierarchy \"MuxDest:inst11\"" {  } { { "ProcessorV1.bdf" "inst11" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 152 -248 -104 248 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582114323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX MuxDest:inst11\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"MuxDest:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "MuxDest.vhd" "LPM_MUX_component" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxDest.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582114323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxDest:inst11\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"MuxDest:inst11\|LPM_MUX:LPM_MUX_component\"" {  } { { "MuxDest.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxDest.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363582114338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxDest:inst11\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"MuxDest:inst11\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114338 ""}  } { { "MuxDest.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MuxDest.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363582114338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_53e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_53e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_53e " "Found entity 1: mux_53e" {  } { { "db/mux_53e.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/mux_53e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582114479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582114479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_53e MuxDest:inst11\|LPM_MUX:LPM_MUX_component\|mux_53e:auto_generated " "Elaborating entity \"mux_53e\" for hierarchy \"MuxDest:inst11\|LPM_MUX:LPM_MUX_component\|mux_53e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582114479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPC MuxPC:inst2 " "Elaborating entity \"MuxPC\" for hierarchy \"MuxPC:inst2\"" {  } { { "ProcessorV1.bdf" "inst2" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { 464 832 984 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582114494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionAddressGenerator InstructionAddressGenerator:inst5 " "Elaborating entity \"InstructionAddressGenerator\" for hierarchy \"InstructionAddressGenerator:inst5\"" {  } { { "ProcessorV1.bdf" "inst5" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -416 624 856 -256 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582114526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC InstructionAddressGenerator:inst5\|PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"InstructionAddressGenerator:inst5\|PC:inst2\"" {  } { { "InstructionAddressGenerator.bdf" "inst2" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/InstructionAddressGenerator.bdf" { { 184 232 376 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582114541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder InstructionAddressGenerator:inst5\|Adder:inst1 " "Elaborating entity \"Adder\" for hierarchy \"InstructionAddressGenerator:inst5\|Adder:inst1\"" {  } { { "InstructionAddressGenerator.bdf" "inst1" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/InstructionAddressGenerator.bdf" { { 240 552 712 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582114557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "Adder.vhd" "lpm_add_sub_component" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Adder.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582114604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "Adder.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Adder.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363582114619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114619 ""}  } { { "Adder.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/Adder.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363582114619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rlh " "Found entity 1: add_sub_rlh" {  } { { "db/add_sub_rlh.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/add_sub_rlh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1363582114775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1363582114775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rlh InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated " "Elaborating entity \"add_sub_rlh\" for hierarchy \"InstructionAddressGenerator:inst5\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582114775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Temp InstructionAddressGenerator:inst5\|PC_Temp:inst4 " "Elaborating entity \"PC_Temp\" for hierarchy \"InstructionAddressGenerator:inst5\|PC_Temp:inst4\"" {  } { { "InstructionAddressGenerator.bdf" "inst4" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/InstructionAddressGenerator.bdf" { { -24 448 592 72 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582114806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff InstructionAddressGenerator:inst5\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"InstructionAddressGenerator:inst5\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "PC_Temp.vhd" "lpm_ff_component" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/PC_Temp.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1363582114806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst5\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"InstructionAddressGenerator:inst5\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "PC_Temp.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/PC_Temp.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1363582114806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst5\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"InstructionAddressGenerator:inst5\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1363582114806 ""}  } { { "PC_Temp.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/PC_Temp.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1363582114806 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[0\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[1\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[2\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[3\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[4\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[5\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[6\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[7\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[8\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[9\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[10\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[11\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[12\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[13\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[14\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[15\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[16\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[17\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[18\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[19\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[20\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[21\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[22\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[23\] " "Synthesized away node \"MainMemory:inst4\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -408 1032 1248 -280 "inst4" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MainMemory:inst4|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[10\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[11\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[12\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[13\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[14\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[15\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[16\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[17\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[18\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[19\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[20\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[21\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[22\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[23\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[0\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[1\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[2\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[3\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[4\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[5\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[6\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[7\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[8\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[9\] " "Synthesized away node \"MemoryInterface:inst3\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_ghe1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ghe1.tdf" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/db/altsyncram_ghe1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MainMemory.vhd" "" { Text "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MainMemory.vhd" 89 0 0 } } { "MemoryInterface.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -224 1024 1240 -96 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1363582115680 "|ProcessorV1|MemoryInterface:inst3|MainMemory:inst|altsyncram:altsyncram_component|altsyncram_ghe1:auto_generated|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1363582115680 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1363582115680 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "261 " "261 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1363582116507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1363582117006 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1363582117006 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "59 " "Design contains 59 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -128 -280 -112 -112 "clock" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -104 -280 -112 -88 "enable" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[23\] " "No output dependent on input pin \"instruction\[23\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[22\] " "No output dependent on input pin \"instruction\[22\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[21\] " "No output dependent on input pin \"instruction\[21\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[20\] " "No output dependent on input pin \"instruction\[20\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[19\] " "No output dependent on input pin \"instruction\[19\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[18\] " "No output dependent on input pin \"instruction\[18\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[17\] " "No output dependent on input pin \"instruction\[17\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[16\] " "No output dependent on input pin \"instruction\[16\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[15\] " "No output dependent on input pin \"instruction\[15\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[14\] " "No output dependent on input pin \"instruction\[14\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[13\] " "No output dependent on input pin \"instruction\[13\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[12\] " "No output dependent on input pin \"instruction\[12\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[11\] " "No output dependent on input pin \"instruction\[11\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[10\] " "No output dependent on input pin \"instruction\[10\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[9\] " "No output dependent on input pin \"instruction\[9\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[8\] " "No output dependent on input pin \"instruction\[8\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[7\] " "No output dependent on input pin \"instruction\[7\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[6\] " "No output dependent on input pin \"instruction\[6\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[5\] " "No output dependent on input pin \"instruction\[5\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[4\] " "No output dependent on input pin \"instruction\[4\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[3\] " "No output dependent on input pin \"instruction\[3\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[2\] " "No output dependent on input pin \"instruction\[2\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[1\] " "No output dependent on input pin \"instruction\[1\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "No output dependent on input pin \"instruction\[0\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -40 -280 -112 -24 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1Input\[15\] " "No output dependent on input pin \"Reg1Input\[15\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg1Input[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1Input\[14\] " "No output dependent on input pin \"Reg1Input\[14\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg1Input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1Input\[13\] " "No output dependent on input pin \"Reg1Input\[13\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg1Input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1Input\[12\] " "No output dependent on input pin \"Reg1Input\[12\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg1Input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1Input\[11\] " "No output dependent on input pin \"Reg1Input\[11\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg1Input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1Input\[10\] " "No output dependent on input pin \"Reg1Input\[10\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg1Input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1Input\[9\] " "No output dependent on input pin \"Reg1Input\[9\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg1Input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1Input\[8\] " "No output dependent on input pin \"Reg1Input\[8\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg1Input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1Input\[7\] " "No output dependent on input pin \"Reg1Input\[7\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg1Input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1Input\[6\] " "No output dependent on input pin \"Reg1Input\[6\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg1Input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1Input\[5\] " "No output dependent on input pin \"Reg1Input\[5\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg1Input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1Input\[4\] " "No output dependent on input pin \"Reg1Input\[4\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg1Input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1Input\[3\] " "No output dependent on input pin \"Reg1Input\[3\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg1Input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1Input\[2\] " "No output dependent on input pin \"Reg1Input\[2\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg1Input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1Input\[1\] " "No output dependent on input pin \"Reg1Input\[1\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg1Input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg1Input\[0\] " "No output dependent on input pin \"Reg1Input\[0\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg1Input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2Input\[15\] " "No output dependent on input pin \"Reg2Input\[15\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg2Input[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2Input\[14\] " "No output dependent on input pin \"Reg2Input\[14\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg2Input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2Input\[13\] " "No output dependent on input pin \"Reg2Input\[13\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg2Input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2Input\[12\] " "No output dependent on input pin \"Reg2Input\[12\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg2Input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2Input\[11\] " "No output dependent on input pin \"Reg2Input\[11\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg2Input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2Input\[10\] " "No output dependent on input pin \"Reg2Input\[10\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg2Input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2Input\[9\] " "No output dependent on input pin \"Reg2Input\[9\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg2Input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2Input\[8\] " "No output dependent on input pin \"Reg2Input\[8\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg2Input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2Input\[7\] " "No output dependent on input pin \"Reg2Input\[7\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg2Input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2Input\[6\] " "No output dependent on input pin \"Reg2Input\[6\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg2Input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2Input\[5\] " "No output dependent on input pin \"Reg2Input\[5\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg2Input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2Input\[4\] " "No output dependent on input pin \"Reg2Input\[4\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg2Input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2Input\[3\] " "No output dependent on input pin \"Reg2Input\[3\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg2Input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2Input\[2\] " "No output dependent on input pin \"Reg2Input\[2\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg2Input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2Input\[1\] " "No output dependent on input pin \"Reg2Input\[1\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg2Input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reg2Input\[0\] " "No output dependent on input pin \"Reg2Input\[0\]\"" {  } { { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1363582117162 "|ProcessorV1|Reg2Input[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1363582117162 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "59 " "Implemented 59 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1363582117162 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1363582117162 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1363582117162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1363582117271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 23:48:37 2013 " "Processing ended: Sun Mar 17 23:48:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1363582117271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1363582117271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1363582117271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363582117271 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1363582118988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1363582118988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 23:48:38 2013 " "Processing started: Sun Mar 17 23:48:38 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1363582118988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1363582118988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProcessorV1 -c ProcessorV1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProcessorV1 -c ProcessorV1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1363582118988 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1363582119268 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProcessorV1 EP2C20Q240C8 " "Selected device EP2C20Q240C8 for design \"ProcessorV1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1363582119353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1363582119430 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1363582119430 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1363582119617 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1363582119648 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1363582120647 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 4 " "Pin ~ASDO~ is reserved at location 4" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 203 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1363582120647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 5 " "Pin ~nCSO~ is reserved at location 5" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 204 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1363582120647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ 127 " "Pin ~LVDS91p/nCEO~ is reserved at location 127" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 205 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1363582120647 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1363582120647 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "59 59 " "No exact pin location assignment(s) for 59 pins of 59 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { clock } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -128 -280 -112 -112 "clock" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 195 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Pin enable not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { enable } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -104 -280 -112 -88 "enable" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 196 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[23\] " "Pin instruction\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[23] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 139 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[22\] " "Pin instruction\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[22] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 140 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[21\] " "Pin instruction\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[21] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 141 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[20\] " "Pin instruction\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[20] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 142 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[19\] " "Pin instruction\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[19] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 143 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[18\] " "Pin instruction\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[18] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 144 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[17\] " "Pin instruction\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[17] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 145 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[16\] " "Pin instruction\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[16] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 146 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[15\] " "Pin instruction\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[15] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 147 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[14\] " "Pin instruction\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[14] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 148 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[13\] " "Pin instruction\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[13] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 149 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[12\] " "Pin instruction\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[12] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 150 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[11\] " "Pin instruction\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[11] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 151 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[10\] " "Pin instruction\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[10] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 152 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[9\] " "Pin instruction\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[9] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 153 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[8\] " "Pin instruction\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[8] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 154 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[7\] " "Pin instruction\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 155 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[6\] " "Pin instruction\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 156 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[5\] " "Pin instruction\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 157 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[4\] " "Pin instruction\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 158 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[3\] " "Pin instruction\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 159 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[2\] " "Pin instruction\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 160 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[1\] " "Pin instruction\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 161 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[0\] " "Pin instruction\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { instruction[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -72 -288 -112 -56 "instruction" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 162 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { reset } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -40 -280 -112 -24 "reset" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 197 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[15\] " "Pin Reg1Input\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[15] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 163 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[14\] " "Pin Reg1Input\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[14] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 164 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[13\] " "Pin Reg1Input\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[13] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 165 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[12\] " "Pin Reg1Input\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[12] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 166 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[11\] " "Pin Reg1Input\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[11] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 167 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[10\] " "Pin Reg1Input\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[10] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 168 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[9\] " "Pin Reg1Input\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[9] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 169 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[8\] " "Pin Reg1Input\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[8] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 170 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[7\] " "Pin Reg1Input\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 171 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[6\] " "Pin Reg1Input\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 172 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[5\] " "Pin Reg1Input\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 173 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[4\] " "Pin Reg1Input\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 174 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[3\] " "Pin Reg1Input\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 175 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[2\] " "Pin Reg1Input\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 176 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[1\] " "Pin Reg1Input\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 177 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1Input\[0\] " "Pin Reg1Input\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg1Input[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -168 -288 -112 -152 "Reg1Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg1Input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 178 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[15\] " "Pin Reg2Input\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[15] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 179 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[14\] " "Pin Reg2Input\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[14] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 180 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[13\] " "Pin Reg2Input\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[13] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 181 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[12\] " "Pin Reg2Input\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[12] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 182 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[11\] " "Pin Reg2Input\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[11] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 183 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[10\] " "Pin Reg2Input\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[10] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 184 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[9\] " "Pin Reg2Input\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[9] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 185 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[8\] " "Pin Reg2Input\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[8] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 186 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[7\] " "Pin Reg2Input\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[7] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 187 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[6\] " "Pin Reg2Input\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[6] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 188 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[5\] " "Pin Reg2Input\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[5] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 189 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[4\] " "Pin Reg2Input\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[4] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 190 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[3\] " "Pin Reg2Input\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[3] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 191 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[2\] " "Pin Reg2Input\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[2] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 192 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[1\] " "Pin Reg2Input\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[1] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 193 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2Input\[0\] " "Pin Reg2Input\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { Reg2Input[0] } } } { "ProcessorV1.bdf" "" { Schematic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/ProcessorV1.bdf" { { -208 -288 -112 -192 "Reg2Input" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg2Input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 0 { 0 ""} 0 194 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1363582120725 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1363582120725 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProcessorV1.sdc " "Synopsys Design Constraints File file not found: 'ProcessorV1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1363582120896 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1363582120896 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1363582120896 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1363582120896 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1363582120896 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1363582120896 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1363582120896 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1363582120896 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1363582120896 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1363582120896 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1363582120896 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1363582120896 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1363582120896 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1363582120896 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "59 unused 3.3V 59 0 0 " "Number of I/O pins in group: 59 (unused VREF, 3.3V VCCIO, 59 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1363582120896 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1363582120896 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1363582120896 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 19 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363582120896 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363582120896 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363582120896 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 17 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363582120896 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363582120896 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 17 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363582120896 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 16 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363582120896 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 18 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1363582120896 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1363582120896 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1363582120896 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1363582120928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1363582124126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1363582124188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1363582124188 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1363582124484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1363582124484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1363582125218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1363582126388 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1363582126388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1363582126497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1363582126497 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1363582126497 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1363582126497 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1363582126512 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1363582126653 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1363582126668 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1363582126809 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1363582127448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1363582127885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 23:48:47 2013 " "Processing ended: Sun Mar 17 23:48:47 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1363582127885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1363582127885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1363582127885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363582127885 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1363582129829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1363582129829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 23:48:49 2013 " "Processing started: Sun Mar 17 23:48:49 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1363582129829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1363582129829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProcessorV1 -c ProcessorV1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProcessorV1 -c ProcessorV1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1363582129829 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1363582130063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1363582130063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 23:48:49 2013 " "Processing started: Sun Mar 17 23:48:49 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1363582130063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1363582130063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProcessorV1 -c ProcessorV1 " "Command: quartus_sta ProcessorV1 -c ProcessorV1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1363582130063 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1363582130288 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1363582130631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1363582130725 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1363582130725 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProcessorV1.sdc " "Synopsys Design Constraints File file not found: 'ProcessorV1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1363582130943 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1363582130943 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1363582130943 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1363582130943 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1363582130943 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "" 0 -1 1363582130959 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1363582130974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1363582130974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1363582130990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1363582130990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1363582130990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1363582131005 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1363582131005 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1363582131021 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1363582131021 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1363582131037 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1363582131037 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1363582131037 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1363582131052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1363582131052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1363582131068 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1363582131068 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1363582131083 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1363582131083 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "" 0 -1 1363582131130 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "" 0 -1 1363582131130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1363582131286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 23:48:51 2013 " "Processing ended: Sun Mar 17 23:48:51 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1363582131286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1363582131286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1363582131286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363582131286 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1363582132285 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1363582132378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1363582133548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 23:48:53 2013 " "Processing ended: Sun Mar 17 23:48:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1363582133548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1363582133548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1363582133548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363582133548 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1363582135485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1363582135485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 23:48:55 2013 " "Processing started: Sun Mar 17 23:48:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1363582135485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1363582135485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ProcessorV1 -c ProcessorV1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ProcessorV1 -c ProcessorV1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1363582135485 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "ProcessorV1.vho\", \"ProcessorV1_fast.vho ProcessorV1_vhd.sdo ProcessorV1_vhd_fast.sdo C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/simulation/modelsim/ simulation " "Generated files \"ProcessorV1.vho\", \"ProcessorV1_fast.vho\", \"ProcessorV1_vhd.sdo\" and \"ProcessorV1_vhd_fast.sdo\" in directory \"C:/Users/sbrown/Documents/GitHub/smpproject/ProcessorProject/ProcessorV1_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1363582136250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1363582136312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 23:48:56 2013 " "Processing ended: Sun Mar 17 23:48:56 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1363582136312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1363582136312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1363582136312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363582136312 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1363582136998 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 123 s " "Quartus II Full Compilation was successful. 0 errors, 123 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1363582136998 ""}
