// Seed: 668432112
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd56,
    parameter id_11 = 32'd17,
    parameter id_3  = 32'd6
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  input wire id_4;
  input wire _id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_4;
  wire id_5;
  wire id_6, id_7, id_8, id_9;
  logic _id_10, _id_11;
  assign id_5 = id_2;
  wire [id_3 : -1] id_12;
  assign id_1 = id_10;
  logic [7:0][id_11] id_13;
  ;
  logic id_14;
  wire [id_10 : -1] id_15;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_8
  );
endmodule
