$comment
	File created using the following command:
		vcd file EncoderDemo.msim.vcd -direction
$end
$date
	Sun Dec 05 14:26:44 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module EncoderDemo_vlg_vec_tst $end
$var reg 1 ! e_l $end
$var reg 1 " x0 $end
$var reg 1 # x1 $end
$var reg 1 $ x2 $end
$var reg 1 % x3 $end
$var reg 1 & x4 $end
$var reg 1 ' x5 $end
$var reg 1 ( x6 $end
$var reg 1 ) x7 $end
$var wire 1 * A $end
$var wire 1 + B $end
$var wire 1 , C $end
$var wire 1 - os_l $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 x0~input_o $end
$var wire 1 5 A~output_o $end
$var wire 1 6 B~output_o $end
$var wire 1 7 C~output_o $end
$var wire 1 8 os_l~output_o $end
$var wire 1 9 x4~input_o $end
$var wire 1 : x6~input_o $end
$var wire 1 ; x5~input_o $end
$var wire 1 < x7~input_o $end
$var wire 1 = inst|inst6~0_combout $end
$var wire 1 > e_l~input_o $end
$var wire 1 ? inst|inst6~1_combout $end
$var wire 1 @ x2~input_o $end
$var wire 1 A x3~input_o $end
$var wire 1 B inst|inst7~0_combout $end
$var wire 1 C inst|inst7~1_combout $end
$var wire 1 D x1~input_o $end
$var wire 1 E inst|inst8~0_combout $end
$var wire 1 F inst|inst2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
1-
0.
1/
x0
11
12
13
04
05
06
07
18
09
0:
0;
0<
1=
0>
0?
0@
0A
0B
0C
0D
0E
0F
$end
#10000
1"
14
#160000
1#
0"
1D
04
1E
17
1F
1,
08
0-
#240000
0#
0D
0E
07
0F
0,
18
1-
#600000
1)
1<
1B
0=
1F
1C
1E
1?
15
17
16
08
0-
1+
1,
1*
#740000
0)
0<
0B
1=
0C
0E
0?
05
07
06
0F
0+
0,
0*
18
1-
#1000000
