INFO: [VRFC 10-163] Analyzing VHDL file "D:/code/hdl2/HDL_Project/edge_detection.srcs/sim_1/new/tb_ram_to_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ram_to_text'
