$date
	Sun Feb  5 16:57:01 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 2 ! M [1:0] $end
$var reg 1 " A $end
$var reg 1 # F $end
$var reg 2 $ T [1:0] $end
$scope module m $end
$var wire 1 % A $end
$var wire 1 & F $end
$var wire 2 ' M [1:0] $end
$var wire 2 ( T [1:0] $end
$var wire 1 ) action $end
$var wire 1 * comedy $end
$var wire 1 + escape $end
$var wire 1 , goodday $end
$var wire 1 - romance $end
$var wire 1 . safe $end
$var wire 1 / saving $end
$var wire 1 0 thriller $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
0.
0-
1,
0+
0*
1)
b0 (
b0 '
0&
0%
b0 $
0#
0"
b0 !
$end
#10
0,
b1 !
b1 '
0)
1.
1-
b1 $
b1 (
#20
1+
0/
b10 !
b10 '
0.
1*
0-
b10 $
b10 (
#30
b0 !
b0 '
0+
1,
0*
10
b11 $
b11 (
#40
1)
0,
b1 !
b1 '
00
1.
b0 $
b0 (
1#
1&
#50
0)
1-
b1 $
b1 (
#60
1+
0/
b10 !
b10 '
0.
1*
0-
b10 $
b10 (
#70
0/
1.
b1 !
b1 '
0+
0*
10
b11 $
b11 (
#80
1+
0/
1)
b10 !
b10 '
00
0.
b0 $
b0 (
0#
0&
1"
1%
#90
0+
b1 !
b1 '
0)
1.
1-
b1 $
b1 (
#100
1+
0/
b10 !
b10 '
0.
1*
0-
b10 $
b10 (
#110
0*
10
b11 $
b11 (
#120
0+
1)
b1 !
b1 '
00
1.
b0 $
b0 (
1#
1&
#130
0)
1-
b1 $
b1 (
#140
1+
0/
b10 !
b10 '
0.
1*
0-
b10 $
b10 (
#150
0+
b1 !
b1 '
1.
0*
10
b11 $
b11 (
#160
