Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 10 11:03:12 2023
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file PWM_BLOCK_wrapper_timing_summary_routed.rpt -pb PWM_BLOCK_wrapper_timing_summary_routed.pb -rpx PWM_BLOCK_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : PWM_BLOCK_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     243         
TIMING-18  Warning           Missing input or output delay   3           
TIMING-20  Warning           Non-clocked latch               21          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (269)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (493)
5. checking no_input_delay (15)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (269)
--------------------------
 There are 224 register/latch pins with no clock driven by root clock pin: MCUCLK_0 (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: RW_0 (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: PWM_BLOCK_i/I2CMaster_0/U0/BOOT_COUNT_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: PWM_BLOCK_i/I2CMaster_0/U0/BOOT_COUNT_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: PWM_BLOCK_i/I2CMaster_0/U0/STATE_CLK_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (493)
--------------------------------------------------
 There are 493 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.278        0.000                      0                  256        0.121        0.000                      0                  256        2.476        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_in1_0                         {0.000 41.666}       83.333          12.000          
  clk_out1_PWM_BLOCK_clk_wiz_0_0  {0.000 2.976}        5.952           168.001         
  clk_out2_PWM_BLOCK_clk_wiz_0_0  {0.000 41.666}       83.333          12.000          
  clkfbout_PWM_BLOCK_clk_wiz_0_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                          16.667        0.000                       0                     1  
  clk_out1_PWM_BLOCK_clk_wiz_0_0        2.819        0.000                      0                   18        0.293        0.000                      0                   18        2.476        0.000                       0                   108  
  clk_out2_PWM_BLOCK_clk_wiz_0_0       34.765        0.000                      0                  206        0.163        0.000                      0                  206       41.166        0.000                       0                   116  
  clkfbout_PWM_BLOCK_clk_wiz_0_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_PWM_BLOCK_clk_wiz_0_0  clk_out1_PWM_BLOCK_clk_wiz_0_0        2.488        0.000                      0                   32        0.159        0.000                      0                   32  
clk_out1_PWM_BLOCK_clk_wiz_0_0  clk_out2_PWM_BLOCK_clk_wiz_0_0        1.278        0.000                      0                    1        0.121        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                      
----------                      ----------                      --------                      
(none)                                                                                          
(none)                          clk_out1_PWM_BLOCK_clk_wiz_0_0                                  
(none)                          clk_out2_PWM_BLOCK_clk_wiz_0_0                                  
(none)                          clkfbout_PWM_BLOCK_clk_wiz_0_0                                  
(none)                                                          clk_out1_PWM_BLOCK_clk_wiz_0_0  
(none)                                                          clk_out2_PWM_BLOCK_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PWM_BLOCK_clk_wiz_0_0
  To Clock:  clk_out1_PWM_BLOCK_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 1.677ns (57.002%)  route 1.265ns (42.998%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 4.484 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.626    -0.867    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/Q
                         net (fo=16, routed)          1.265     0.854    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]
    SLICE_X61Y15         LUT4 (Prop_lut4_I2_O)        0.124     0.978 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.510 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.510    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.624 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.738 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.738    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.852 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.852    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]_i_1_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.075 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.075    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[16]_i_1_n_7
    SLICE_X61Y19         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.507     4.484    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y19         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[16]/C
                         clock pessimism              0.577     5.061    
                         clock uncertainty           -0.228     4.832    
    SLICE_X61Y19         FDRE (Setup_fdre_C_D)        0.062     4.894    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[16]
  -------------------------------------------------------------------
                         required time                          4.894    
                         arrival time                          -2.075    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 1.674ns (56.958%)  route 1.265ns (43.042%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 4.485 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.626    -0.867    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/Q
                         net (fo=16, routed)          1.265     0.854    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]
    SLICE_X61Y15         LUT4 (Prop_lut4_I2_O)        0.124     0.978 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.510 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.510    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.624 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.738 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.738    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.072 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.072    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]_i_1_n_6
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.508     4.485    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[13]/C
                         clock pessimism              0.601     5.086    
                         clock uncertainty           -0.228     4.857    
    SLICE_X61Y18         FDRE (Setup_fdre_C_D)        0.062     4.919    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[13]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                          -2.072    
  -------------------------------------------------------------------
                         slack                                  2.847    

Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 1.653ns (56.648%)  route 1.265ns (43.352%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 4.485 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.626    -0.867    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/Q
                         net (fo=16, routed)          1.265     0.854    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]
    SLICE_X61Y15         LUT4 (Prop_lut4_I2_O)        0.124     0.978 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.510 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.510    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.624 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.738 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.738    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.051 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.051    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]_i_1_n_4
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.508     4.485    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
                         clock pessimism              0.601     5.086    
                         clock uncertainty           -0.228     4.857    
    SLICE_X61Y18         FDRE (Setup_fdre_C_D)        0.062     4.919    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                          -2.051    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 1.560ns (55.221%)  route 1.265ns (44.779%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 4.487 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.626    -0.867    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/Q
                         net (fo=16, routed)          1.265     0.854    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]
    SLICE_X61Y15         LUT4 (Prop_lut4_I2_O)        0.124     0.978 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.510 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.510    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.624 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.958 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1_n_6
    SLICE_X61Y17         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.510     4.487    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y17         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[9]/C
                         clock pessimism              0.577     5.064    
                         clock uncertainty           -0.228     4.835    
    SLICE_X61Y17         FDRE (Setup_fdre_C_D)        0.062     4.897    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[9]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -1.958    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 1.579ns (55.520%)  route 1.265ns (44.480%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 4.485 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.626    -0.867    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/Q
                         net (fo=16, routed)          1.265     0.854    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]
    SLICE_X61Y15         LUT4 (Prop_lut4_I2_O)        0.124     0.978 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.510 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.510    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.624 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.738 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.738    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.977 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.977    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]_i_1_n_5
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.508     4.485    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[14]/C
                         clock pessimism              0.601     5.086    
                         clock uncertainty           -0.228     4.857    
    SLICE_X61Y18         FDRE (Setup_fdre_C_D)        0.062     4.919    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[14]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                          -1.977    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 1.563ns (55.269%)  route 1.265ns (44.731%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 4.485 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.626    -0.867    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/Q
                         net (fo=16, routed)          1.265     0.854    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]
    SLICE_X61Y15         LUT4 (Prop_lut4_I2_O)        0.124     0.978 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.510 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.510    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.624 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.738 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.738    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.961 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]_i_1_n_7
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.508     4.485    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]/C
                         clock pessimism              0.601     5.086    
                         clock uncertainty           -0.228     4.857    
    SLICE_X61Y18         FDRE (Setup_fdre_C_D)        0.062     4.919    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 1.539ns (54.886%)  route 1.265ns (45.114%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 4.487 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.626    -0.867    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/Q
                         net (fo=16, routed)          1.265     0.854    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]
    SLICE_X61Y15         LUT4 (Prop_lut4_I2_O)        0.124     0.978 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.510 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.510    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.624 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.937 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1_n_4
    SLICE_X61Y17         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.510     4.487    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y17         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[11]/C
                         clock pessimism              0.577     5.064    
                         clock uncertainty           -0.228     4.835    
    SLICE_X61Y17         FDRE (Setup_fdre_C_D)        0.062     4.897    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[11]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             3.034ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 1.465ns (53.663%)  route 1.265ns (46.337%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 4.487 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.626    -0.867    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/Q
                         net (fo=16, routed)          1.265     0.854    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]
    SLICE_X61Y15         LUT4 (Prop_lut4_I2_O)        0.124     0.978 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.510 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.510    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.624 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.863 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1_n_5
    SLICE_X61Y17         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.510     4.487    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y17         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[10]/C
                         clock pessimism              0.577     5.064    
                         clock uncertainty           -0.228     4.835    
    SLICE_X61Y17         FDRE (Setup_fdre_C_D)        0.062     4.897    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[10]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                  3.034    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 1.449ns (53.390%)  route 1.265ns (46.610%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 4.487 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.626    -0.867    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/Q
                         net (fo=16, routed)          1.265     0.854    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]
    SLICE_X61Y15         LUT4 (Prop_lut4_I2_O)        0.124     0.978 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.510 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.510    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.624 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.624    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.847 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1_n_7
    SLICE_X61Y17         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.510     4.487    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y17         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]/C
                         clock pessimism              0.577     5.064    
                         clock uncertainty           -0.228     4.835    
    SLICE_X61Y17         FDRE (Setup_fdre_C_D)        0.062     4.897    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -1.847    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 1.446ns (53.338%)  route 1.265ns (46.662%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 4.488 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.626    -0.867    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]/Q
                         net (fo=16, routed)          1.265     0.854    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[15]
    SLICE_X61Y15         LUT4 (Prop_lut4_I2_O)        0.124     0.978 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.510 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.510    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.844 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.844    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1_n_6
    SLICE_X61Y16         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.511     4.488    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y16         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[5]/C
                         clock pessimism              0.577     5.065    
                         clock uncertainty           -0.228     4.836    
    SLICE_X61Y16         FDRE (Setup_fdre_C_D)        0.062     4.898    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[5]
  -------------------------------------------------------------------
                         required time                          4.898    
                         arrival time                          -1.844    
  -------------------------------------------------------------------
                         slack                                  3.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/DataReg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.289ns (70.060%)  route 0.124ns (29.940%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.589    -0.575    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y16         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.447 r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg5_reg[3]/Q
                         net (fo=2, routed)           0.124    -0.323    PWM_BLOCK_i/PWM_TEST_0/U0/in[3]
    SLICE_X61Y15         LUT4 (Prop_lut4_I0_O)        0.098    -0.225 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.225    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_2_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.162 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.162    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1_n_4
    SLICE_X61Y15         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.858    -0.813    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y15         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[3]/C
                         clock pessimism              0.253    -0.560    
    SLICE_X61Y15         FDRE (Hold_fdre_C_D)         0.105    -0.455    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.589    -0.575    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y16         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[7]/Q
                         net (fo=1, routed)           0.158    -0.276    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg_n_0_[7]
    SLICE_X61Y16         LUT4 (Prop_lut4_I3_O)        0.045    -0.231 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[4]_i_2_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.168 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.168    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1_n_4
    SLICE_X61Y16         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.857    -0.814    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y16         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[7]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.105    -0.470    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.588    -0.576    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y17         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[11]/Q
                         net (fo=1, routed)           0.158    -0.277    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg_n_0_[11]
    SLICE_X61Y17         LUT4 (Prop_lut4_I3_O)        0.045    -0.232 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.232    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[8]_i_2_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.169 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.169    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1_n_4
    SLICE_X61Y17         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.856    -0.815    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y17         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[11]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105    -0.471    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[11]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.587    -0.577    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]/Q
                         net (fo=1, routed)           0.156    -0.280    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg_n_0_[12]
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.045    -0.235 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.235    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[12]_i_5_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.165 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.165    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]_i_1_n_7
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.855    -0.816    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]/C
                         clock pessimism              0.239    -0.577    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.105    -0.472    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.590    -0.574    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y15         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.277    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg_n_0_[0]
    SLICE_X61Y15         LUT4 (Prop_lut4_I3_O)        0.045    -0.232 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.232    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[0]_i_5_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.162 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.162    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]_i_1_n_7
    SLICE_X61Y15         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.858    -0.813    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y15         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]/C
                         clock pessimism              0.239    -0.574    
    SLICE_X61Y15         FDRE (Hold_fdre_C_D)         0.105    -0.469    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.589    -0.575    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y16         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.278    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg_n_0_[4]
    SLICE_X61Y16         LUT4 (Prop_lut4_I3_O)        0.045    -0.233 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.233    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[4]_i_5_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.163 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.163    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]_i_1_n_7
    SLICE_X61Y16         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.857    -0.814    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y16         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X61Y16         FDRE (Hold_fdre_C_D)         0.105    -0.470    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.588    -0.576    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y17         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]/Q
                         net (fo=1, routed)           0.156    -0.279    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg_n_0_[8]
    SLICE_X61Y17         LUT4 (Prop_lut4_I3_O)        0.045    -0.234 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.234    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[8]_i_5_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.164 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.164    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1_n_7
    SLICE_X61Y17         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.856    -0.815    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y17         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]/C
                         clock pessimism              0.239    -0.576    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105    -0.471    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.589    -0.575    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X60Y16         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.411 r  PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_reg/Q
                         net (fo=9, routed)           0.233    -0.178    PWM_BLOCK_i/PWM_TEST_0/U0/clk
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.045    -0.133 r  PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.133    PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_i_1_n_0
    SLICE_X60Y16         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.857    -0.814    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X60Y16         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_reg/C
                         clock pessimism              0.239    -0.575    
    SLICE_X60Y16         FDRE (Hold_fdre_C_D)         0.121    -0.454    PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.251ns (56.498%)  route 0.193ns (43.502%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.586    -0.578    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y19         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[16]/Q
                         net (fo=16, routed)          0.193    -0.244    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[16]
    SLICE_X61Y17         LUT4 (Prop_lut4_I1_O)        0.045    -0.199 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[8]_i_4/O
                         net (fo=1, routed)           0.000    -0.199    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[8]_i_4_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.134 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.134    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[8]_i_1_n_6
    SLICE_X61Y17         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.856    -0.815    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y17         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[9]/C
                         clock pessimism              0.253    -0.562    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.105    -0.457    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[9]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/DataReg4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.292ns (67.661%)  route 0.140ns (32.339%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.587    -0.577    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.449 r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg4_reg[6]/Q
                         net (fo=2, routed)           0.140    -0.309    PWM_BLOCK_i/PWM_TEST_0/U0/in[14]
    SLICE_X61Y18         LUT4 (Prop_lut4_I0_O)        0.098    -0.211 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[12]_i_3/O
                         net (fo=1, routed)           0.000    -0.211    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator[12]_i_3_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.145 r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.145    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[12]_i_1_n_5
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.855    -0.816    PWM_BLOCK_i/PWM_TEST_0/U0/Main_CLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[14]/C
                         clock pessimism              0.239    -0.577    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.105    -0.472    PWM_BLOCK_i/PWM_TEST_0/U0/accumulator_reg[14]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PWM_BLOCK_clk_wiz_0_0
Waveform(ns):       { 0.000 2.976 }
Period(ns):         5.952
Sources:            { PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.952       3.797      BUFGCTRL_X0Y2    PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.952       4.703      MMCME2_ADV_X0Y0  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.952       4.952      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.952       4.952      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.952       4.952      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.952       4.952      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.952       4.952      SLICE_X64Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.952       4.952      SLICE_X61Y17     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.952       4.952      SLICE_X63Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.952       4.952      SLICE_X62Y19     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.952       207.408    MMCME2_ADV_X0Y0  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X64Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X64Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X62Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X64Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.976       2.476      SLICE_X64Y15     PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PWM_BLOCK_clk_wiz_0_0
  To Clock:  clk_out2_PWM_BLOCK_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.765ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 fall@41.667ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 1.374ns (20.770%)  route 5.241ns (79.230%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 40.192 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.557    -0.936    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y28         FDSE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDSE (Prop_fdse_C_Q)         0.518    -0.418 f  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]/Q
                         net (fo=22, routed)          0.950     0.532    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]
    SLICE_X58Y27         LUT2 (Prop_lut2_I0_O)        0.152     0.684 f  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[15]_i_3/O
                         net (fo=13, routed)          1.909     2.594    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[15]_i_3_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.332     2.926 r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_37/O
                         net (fo=1, routed)           0.892     3.818    PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_37_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124     3.942 r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_17/O
                         net (fo=1, routed)           0.666     4.607    PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_17_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I4_O)        0.124     4.731 r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_5/O
                         net (fo=1, routed)           0.824     5.556    PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG3_out
    SLICE_X59Y24         LUT6 (Prop_lut6_I4_O)        0.124     5.680 r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_1/O
                         net (fo=1, routed)           0.000     5.680    PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.501    40.192    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X59Y24         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_reg/C  (IS_INVERTED)
                         clock pessimism              0.563    40.755    
                         clock uncertainty           -0.342    40.413    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)        0.032    40.445    PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_reg
  -------------------------------------------------------------------
                         required time                         40.445    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                 34.765    

Slack (MET) :             37.558ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/SCL_READ_HIGH_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 fall@41.667ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.897ns (23.435%)  route 2.931ns (76.565%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 40.197 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.557    -0.936    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y28         FDSE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDSE (Prop_fdse_C_Q)         0.478    -0.458 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[2]/Q
                         net (fo=54, routed)          2.254     1.797    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[2]
    SLICE_X56Y28         LUT3 (Prop_lut3_I0_O)        0.295     2.092 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_READ_HIGH_i_2/O
                         net (fo=1, routed)           0.676     2.768    PWM_BLOCK_i/I2CMaster_0/U0/SCL_READ_HIGH_i_2_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I2_O)        0.124     2.892 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_READ_HIGH_i_1/O
                         net (fo=1, routed)           0.000     2.892    PWM_BLOCK_i/I2CMaster_0/U0/SCL_READ_HIGH_i_1_n_0
    SLICE_X58Y28         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_READ_HIGH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.506    40.197    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X58Y28         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_READ_HIGH_reg/C  (IS_INVERTED)
                         clock pessimism              0.563    40.760    
                         clock uncertainty           -0.342    40.418    
    SLICE_X58Y28         FDRE (Setup_fdre_C_D)        0.032    40.450    PWM_BLOCK_i/I2CMaster_0/U0/SCL_READ_HIGH_reg
  -------------------------------------------------------------------
                         required time                         40.450    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                 37.558    

Slack (MET) :             37.618ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 fall@41.667ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.996ns (26.458%)  route 2.768ns (73.542%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 40.129 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.557    -0.936    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y28         FDSE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDSE (Prop_fdse_C_Q)         0.518    -0.418 f  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]/Q
                         net (fo=22, routed)          1.131     0.713    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.152     0.865 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[14]_i_2/O
                         net (fo=18, routed)          1.638     2.503    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[14]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.326     2.829 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[8]_i_1/O
                         net (fo=1, routed)           0.000     2.829    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[8]_i_1_n_0
    SLICE_X56Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.438    40.129    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.576    40.705    
                         clock uncertainty           -0.342    40.363    
    SLICE_X56Y26         FDRE (Setup_fdre_C_D)        0.084    40.447    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[8]
  -------------------------------------------------------------------
                         required time                         40.447    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 37.618    

Slack (MET) :             37.634ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 fall@41.667ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.996ns (26.599%)  route 2.749ns (73.401%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 40.127 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.557    -0.936    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y28         FDSE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDSE (Prop_fdse_C_Q)         0.518    -0.418 f  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[3]/Q
                         net (fo=38, routed)          1.684     1.266    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[3]
    SLICE_X58Y25         LUT4 (Prop_lut4_I3_O)        0.152     1.418 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[7]_i_2/O
                         net (fo=5, routed)           1.064     2.483    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[7]_i_2_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I4_O)        0.326     2.809 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[2]_i_1/O
                         net (fo=1, routed)           0.000     2.809    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[2]_i_1_n_0
    SLICE_X56Y25         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.436    40.127    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y25         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.576    40.703    
                         clock uncertainty           -0.342    40.361    
    SLICE_X56Y25         FDRE (Setup_fdre_C_D)        0.082    40.443    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[2]
  -------------------------------------------------------------------
                         required time                         40.443    
                         arrival time                          -2.809    
  -------------------------------------------------------------------
                         slack                                 37.634    

Slack (MET) :             37.637ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 fall@41.667ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.996ns (26.592%)  route 2.749ns (73.408%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 40.129 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.557    -0.936    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y28         FDSE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDSE (Prop_fdse_C_Q)         0.518    -0.418 f  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]/Q
                         net (fo=22, routed)          1.131     0.713    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]
    SLICE_X58Y26         LUT4 (Prop_lut4_I0_O)        0.152     0.865 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[14]_i_2/O
                         net (fo=18, routed)          1.619     2.484    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[14]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.326     2.810 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[10]_i_1/O
                         net (fo=1, routed)           0.000     2.810    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[10]_i_1_n_0
    SLICE_X56Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.438    40.129    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.576    40.705    
                         clock uncertainty           -0.342    40.363    
    SLICE_X56Y26         FDRE (Setup_fdre_C_D)        0.084    40.447    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[10]
  -------------------------------------------------------------------
                         required time                         40.447    
                         arrival time                          -2.810    
  -------------------------------------------------------------------
                         slack                                 37.637    

Slack (MET) :             37.723ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 fall@41.667ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 1.002ns (27.504%)  route 2.641ns (72.496%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 40.128 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.557    -0.936    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y28         FDSE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDSE (Prop_fdse_C_Q)         0.518    -0.418 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]/Q
                         net (fo=22, routed)          0.950     0.532    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]
    SLICE_X58Y27         LUT2 (Prop_lut2_I0_O)        0.152     0.684 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[15]_i_3/O
                         net (fo=13, routed)          1.691     2.375    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[15]_i_3_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I3_O)        0.332     2.707 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[11]_i_1/O
                         net (fo=1, routed)           0.000     2.707    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[11]_i_1_n_0
    SLICE_X54Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.437    40.128    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X54Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.563    40.691    
                         clock uncertainty           -0.342    40.349    
    SLICE_X54Y26         FDRE (Setup_fdre_C_D)        0.082    40.431    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[11]
  -------------------------------------------------------------------
                         required time                         40.431    
                         arrival time                          -2.707    
  -------------------------------------------------------------------
                         slack                                 37.723    

Slack (MET) :             37.738ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 fall@41.667ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.766ns (21.324%)  route 2.826ns (78.676%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 40.127 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.557    -0.936    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y28         FDSE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDSE (Prop_fdse_C_Q)         0.518    -0.418 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[3]/Q
                         net (fo=38, routed)          1.684     1.266    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[3]
    SLICE_X58Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.390 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[15]_i_4/O
                         net (fo=8, routed)           1.142     2.532    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[15]_i_4_n_0
    SLICE_X57Y25         LUT4 (Prop_lut4_I2_O)        0.124     2.656 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[11]_i_1/O
                         net (fo=1, routed)           0.000     2.656    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[11]_i_1_n_0
    SLICE_X57Y25         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.436    40.127    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X57Y25         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.576    40.703    
                         clock uncertainty           -0.342    40.361    
    SLICE_X57Y25         FDRE (Setup_fdre_C_D)        0.034    40.395    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[11]
  -------------------------------------------------------------------
                         required time                         40.395    
                         arrival time                          -2.656    
  -------------------------------------------------------------------
                         slack                                 37.738    

Slack (MET) :             37.810ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 fall@41.667ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.766ns (21.140%)  route 2.857ns (78.860%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 40.195 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.557    -0.936    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y28         FDSE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDSE (Prop_fdse_C_Q)         0.518    -0.418 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[3]/Q
                         net (fo=38, routed)          1.684     1.266    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[3]
    SLICE_X58Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.390 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[15]_i_4/O
                         net (fo=8, routed)           1.173     2.564    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[15]_i_4_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.688 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[15]_i_1/O
                         net (fo=1, routed)           0.000     2.688    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[15]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.504    40.195    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X60Y27         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.563    40.758    
                         clock uncertainty           -0.342    40.416    
    SLICE_X60Y27         FDRE (Setup_fdre_C_D)        0.082    40.498    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[15]
  -------------------------------------------------------------------
                         required time                         40.498    
                         arrival time                          -2.688    
  -------------------------------------------------------------------
                         slack                                 37.810    

Slack (MET) :             37.821ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 fall@41.667ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.897ns (25.203%)  route 2.662ns (74.797%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 40.127 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.557    -0.936    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y28         FDSE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDSE (Prop_fdse_C_Q)         0.478    -0.458 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[2]/Q
                         net (fo=54, routed)          1.455     0.997    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[2]
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.295     1.292 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[13]_i_2/O
                         net (fo=5, routed)           1.207     2.499    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[13]_i_2_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.124     2.623 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[2]_i_1/O
                         net (fo=1, routed)           0.000     2.623    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[2]_i_1_n_0
    SLICE_X56Y25         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.436    40.127    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y25         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.576    40.703    
                         clock uncertainty           -0.342    40.361    
    SLICE_X56Y25         FDRE (Setup_fdre_C_D)        0.084    40.445    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[2]
  -------------------------------------------------------------------
                         required time                         40.445    
                         arrival time                          -2.623    
  -------------------------------------------------------------------
                         slack                                 37.821    

Slack (MET) :             37.831ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 fall@41.667ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.766ns (21.884%)  route 2.734ns (78.116%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 40.130 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.342ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.557    -0.936    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y28         FDSE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDSE (Prop_fdse_C_Q)         0.518    -0.418 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[3]/Q
                         net (fo=38, routed)          1.684     1.266    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[3]
    SLICE_X58Y25         LUT4 (Prop_lut4_I3_O)        0.124     1.390 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[15]_i_4/O
                         net (fo=8, routed)           1.050     2.440    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[15]_i_4_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.564 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[10]_i_1/O
                         net (fo=1, routed)           0.000     2.564    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[10]_i_1_n_0
    SLICE_X57Y27         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.439    40.130    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X57Y27         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.576    40.706    
                         clock uncertainty           -0.342    40.364    
    SLICE_X57Y27         FDRE (Setup_fdre_C_D)        0.032    40.396    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[10]
  -------------------------------------------------------------------
                         required time                         40.396    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                 37.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.558    -0.606    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X57Y28         FDSE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y28         FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[5]/Q
                         net (fo=39, routed)          0.110    -0.355    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[5]
    SLICE_X56Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.310 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.310    PWM_BLOCK_i/I2CMaster_0/U0/p_0_in__0[7]
    SLICE_X56Y28         FDSE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.825    -0.846    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y28         FDSE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X56Y28         FDSE (Hold_fdse_C_D)         0.120    -0.473    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.782%)  route 0.086ns (29.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.558    -0.606    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y28         FDSE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDSE (Prop_fdse_C_Q)         0.164    -0.442 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[4]/Q
                         net (fo=39, routed)          0.086    -0.356    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[4]
    SLICE_X57Y28         LUT6 (Prop_lut6_I1_O)        0.045    -0.311 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    PWM_BLOCK_i/I2CMaster_0/U0/p_0_in__0[5]
    SLICE_X57Y28         FDSE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.825    -0.846    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X57Y28         FDSE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[5]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X57Y28         FDSE (Hold_fdse_C_D)         0.091    -0.502    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 fall@41.667ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 fall@41.667ns)
  Data Path Delay:        0.338ns  (logic 0.212ns (62.788%)  route 0.126ns (37.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 40.817 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.608ns = ( 41.059 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.910 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.351    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    39.988 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    40.477    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    40.503 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.556    41.059    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.167    41.226 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[0]/Q
                         net (fo=2, routed)           0.126    41.351    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg_n_0_[0]
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.045    41.396 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[0]_i_1/O
                         net (fo=1, routed)           0.000    41.396    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[0]_i_1_n_0
    SLICE_X56Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    39.433 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    39.967    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.822    40.817    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.241    41.059    
    SLICE_X56Y26         FDRE (Hold_fdre_C_D)         0.125    41.184    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[0]
  -------------------------------------------------------------------
                         required time                        -41.184    
                         arrival time                          41.396    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (59.997%)  route 0.139ns (40.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.563    -0.601    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y33         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[5]/Q
                         net (fo=5, routed)           0.139    -0.298    PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[5]
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.253 r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    PWM_BLOCK_i/I2CMaster_0/U0/p_0_in__4[6]
    SLICE_X56Y32         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.829    -0.842    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y32         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[6]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X56Y32         FDRE (Hold_fdre_C_D)         0.120    -0.468    PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[6]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 fall@41.667ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 fall@41.667ns)
  Data Path Delay:        0.361ns  (logic 0.212ns (58.687%)  route 0.149ns (41.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns = ( 40.817 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.608ns = ( 41.059 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.910 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.351    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    39.988 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    40.477    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    40.503 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.556    41.059    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.167    41.226 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[8]/Q
                         net (fo=2, routed)           0.149    41.375    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg_n_0_[8]
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.045    41.420 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[8]_i_1/O
                         net (fo=1, routed)           0.000    41.420    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[8]_i_1_n_0
    SLICE_X56Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    39.433 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    39.967    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.822    40.817    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.241    41.059    
    SLICE_X56Y26         FDRE (Hold_fdre_C_D)         0.125    41.184    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[8]
  -------------------------------------------------------------------
                         required time                        -41.184    
                         arrival time                          41.420    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.798%)  route 0.153ns (42.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.562    -0.602    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y32         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[7]/Q
                         net (fo=4, routed)           0.153    -0.285    PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[7]
    SLICE_X55Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.240 r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_i_1/O
                         net (fo=1, routed)           0.000    -0.240    PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID0
    SLICE_X55Y32         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.829    -0.842    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X55Y32         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_reg/C
                         clock pessimism              0.273    -0.569    
    SLICE_X55Y32         FDRE (Hold_fdre_C_D)         0.091    -0.478    PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.563    -0.601    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y33         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.148    -0.453 r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[4]/Q
                         net (fo=6, routed)           0.124    -0.329    PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[4]
    SLICE_X56Y33         LUT6 (Prop_lut6_I0_O)        0.099    -0.230 r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    PWM_BLOCK_i/I2CMaster_0/U0/p_0_in__4[5]
    SLICE_X56Y33         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.830    -0.841    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X56Y33         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[5]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X56Y33         FDRE (Hold_fdre_C_D)         0.121    -0.480    PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/SDA_INIT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.873%)  route 0.146ns (41.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.585    -0.579    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X60Y29         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[2]/Q
                         net (fo=5, routed)           0.146    -0.269    PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[2]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.045    -0.224 r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_INIT_i_1/O
                         net (fo=1, routed)           0.000    -0.224    PWM_BLOCK_i/I2CMaster_0/U0/SDA_INIT_i_1_n_0
    SLICE_X61Y29         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_INIT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.853    -0.818    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X61Y29         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_INIT_reg/C
                         clock pessimism              0.252    -0.566    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.091    -0.475    PWM_BLOCK_i/I2CMaster_0/U0/SDA_INIT_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/INIT_DIV_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/SCL_INIT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.515%)  route 0.148ns (41.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.584    -0.580    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X60Y28         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/INIT_DIV_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.416 f  PWM_BLOCK_i/I2CMaster_0/U0/INIT_DIV_reg[2]/Q
                         net (fo=4, routed)           0.148    -0.268    PWM_BLOCK_i/I2CMaster_0/U0/INIT_DIV_reg[2]
    SLICE_X59Y28         LUT5 (Prop_lut5_I0_O)        0.045    -0.223 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_INIT_i_1/O
                         net (fo=1, routed)           0.000    -0.223    PWM_BLOCK_i/I2CMaster_0/U0/SCL_INIT_i_1_n_0
    SLICE_X59Y28         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_INIT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.852    -0.819    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X59Y28         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_INIT_reg/C
                         clock pessimism              0.253    -0.566    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.091    -0.475    PWM_BLOCK_i/I2CMaster_0/U0/SCL_INIT_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.585    -0.579    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X60Y29         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[2]/Q
                         net (fo=5, routed)           0.174    -0.241    PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[2]
    SLICE_X60Y29         LUT4 (Prop_lut4_I0_O)        0.048    -0.193 r  PWM_BLOCK_i/I2CMaster_0/U0/END_DIV[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.193    PWM_BLOCK_i/I2CMaster_0/U0/p_0_in__2[3]
    SLICE_X60Y29         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.853    -0.818    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X60Y29         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[3]/C
                         clock pessimism              0.239    -0.579    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.131    -0.448    PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[3]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_PWM_BLOCK_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X57Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X56Y32     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X56Y32     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X57Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X57Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.666      41.166     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X57Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X57Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.666      41.167     SLICE_X56Y33     PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_DIV_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PWM_BLOCK_clk_wiz_0_0
  To Clock:  clkfbout_PWM_BLOCK_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PWM_BLOCK_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y4    PWM_BLOCK_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_PWM_BLOCK_clk_wiz_0_0
  To Clock:  clk_out1_PWM_BLOCK_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.419ns (16.303%)  route 2.151ns (83.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 4.413 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.551    -0.942    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X55Y25         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.523 r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_H_reg[3]/Q
                         net (fo=1, routed)           2.151     1.628    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg12[3]
    SLICE_X57Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436     4.413    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X57Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][3]/C
                         clock pessimism              0.398     4.811    
                         clock uncertainty           -0.462     4.349    
    SLICE_X57Y24         FDRE (Setup_fdre_C_D)       -0.233     4.116    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][3]
  -------------------------------------------------------------------
                         required time                          4.116    
                         arrival time                          -1.628    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.571ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_L_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.518ns (19.473%)  route 2.142ns (80.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 4.480 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    -0.873    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X64Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_L_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_L_reg[4]/Q
                         net (fo=1, routed)           2.142     1.787    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg9[4]
    SLICE_X61Y26         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.503     4.480    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y26         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][4]/C
                         clock pessimism              0.398     4.878    
                         clock uncertainty           -0.462     4.416    
    SLICE_X61Y26         FDRE (Setup_fdre_C_D)       -0.058     4.358    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][4]
  -------------------------------------------------------------------
                         required time                          4.358    
                         arrival time                          -1.787    
  -------------------------------------------------------------------
                         slack                                  2.571    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_H_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.456ns (17.073%)  route 2.215ns (82.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 4.413 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.551    -0.942    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X55Y25         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_H_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_H_reg[1]/Q
                         net (fo=1, routed)           2.215     1.729    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg10[1]
    SLICE_X56Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436     4.413    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X56Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][1]/C
                         clock pessimism              0.398     4.811    
                         clock uncertainty           -0.462     4.349    
    SLICE_X56Y24         FDRE (Setup_fdre_C_D)       -0.045     4.304    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][1]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -1.729    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.591ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_L_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 0.518ns (19.806%)  route 2.097ns (80.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 4.478 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.620    -0.873    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X64Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_L_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.355 r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_L_reg[6]/Q
                         net (fo=1, routed)           2.097     1.742    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg9[6]
    SLICE_X61Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.501     4.478    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][6]/C
                         clock pessimism              0.398     4.876    
                         clock uncertainty           -0.462     4.414    
    SLICE_X61Y24         FDRE (Setup_fdre_C_D)       -0.081     4.333    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][6]
  -------------------------------------------------------------------
                         required time                          4.333    
                         arrival time                          -1.742    
  -------------------------------------------------------------------
                         slack                                  2.591    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_L_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.456ns (17.349%)  route 2.172ns (82.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 4.414 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.553    -0.940    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X57Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_L_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.484 r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_L_reg[1]/Q
                         net (fo=1, routed)           2.172     1.689    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg9[1]
    SLICE_X55Y23         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.437     4.414    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X55Y23         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][1]/C
                         clock pessimism              0.398     4.812    
                         clock uncertainty           -0.462     4.350    
    SLICE_X55Y23         FDRE (Setup_fdre_C_D)       -0.058     4.292    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][1]
  -------------------------------------------------------------------
                         required time                          4.292    
                         arrival time                          -1.689    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_L_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.419ns (17.154%)  route 2.024ns (82.846%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 4.413 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.553    -0.940    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X57Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_L_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_L_reg[3]/Q
                         net (fo=1, routed)           2.024     1.503    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg11[3]
    SLICE_X57Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436     4.413    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X57Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][3]/C
                         clock pessimism              0.398     4.811    
                         clock uncertainty           -0.462     4.349    
    SLICE_X57Y24         FDRE (Setup_fdre_C_D)       -0.236     4.113    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][3]
  -------------------------------------------------------------------
                         required time                          4.113    
                         arrival time                          -1.503    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_L_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.456ns (17.599%)  route 2.135ns (82.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 4.478 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.619    -0.874    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X59Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_L_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_L_reg[4]/Q
                         net (fo=1, routed)           2.135     1.717    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg11[4]
    SLICE_X61Y25         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.501     4.478    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y25         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][4]/C
                         clock pessimism              0.398     4.876    
                         clock uncertainty           -0.462     4.414    
    SLICE_X61Y25         FDRE (Setup_fdre_C_D)       -0.081     4.333    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][4]
  -------------------------------------------------------------------
                         required time                          4.333    
                         arrival time                          -1.717    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_H_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.419ns (17.784%)  route 1.937ns (82.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 4.414 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.553    -0.940    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X57Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_H_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_H_reg[2]/Q
                         net (fo=1, routed)           1.937     1.416    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg12[2]
    SLICE_X55Y23         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.437     4.414    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X55Y23         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][2]/C
                         clock pessimism              0.398     4.812    
                         clock uncertainty           -0.462     4.350    
    SLICE_X55Y23         FDRE (Setup_fdre_C_D)       -0.268     4.082    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][2]
  -------------------------------------------------------------------
                         required time                          4.082    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_H_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.456ns (17.933%)  route 2.087ns (82.067%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 4.484 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.623    -0.870    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X61Y28         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_H_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.414 r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_H_reg[4]/Q
                         net (fo=1, routed)           2.087     1.673    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg12[4]
    SLICE_X62Y28         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.507     4.484    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X62Y28         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][4]/C
                         clock pessimism              0.398     4.882    
                         clock uncertainty           -0.462     4.420    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)       -0.081     4.339    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][4]
  -------------------------------------------------------------------
                         required time                          4.339    
                         arrival time                          -1.673    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@5.952ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.456ns (17.714%)  route 2.118ns (82.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 4.413 - 5.952 ) 
    Source Clock Delay      (SCD):    -0.942ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.551    -0.942    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X55Y25         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_H_reg[0]/Q
                         net (fo=1, routed)           2.118     1.632    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg10[0]
    SLICE_X56Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      5.952     5.952 r  
    L17                                               0.000     5.952 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.952    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     7.358 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.520    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     1.298 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     2.885    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.436     4.413    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X56Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][0]/C
                         clock pessimism              0.398     4.811    
                         clock uncertainty           -0.462     4.349    
    SLICE_X56Y24         FDRE (Setup_fdre_C_D)       -0.045     4.304    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -1.632    
  -------------------------------------------------------------------
                         slack                                  2.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_H_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.141ns (13.922%)  route 0.872ns (86.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.553    -0.611    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X55Y25         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_H_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_H_reg[1]/Q
                         net (fo=1, routed)           0.872     0.402    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg10[1]
    SLICE_X56Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.821    -0.850    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X56Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][1]/C
                         clock pessimism              0.555    -0.295    
                         clock uncertainty            0.462     0.167    
    SLICE_X56Y24         FDRE (Hold_fdre_C_D)         0.076     0.243    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][1]
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_L_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.128ns (13.388%)  route 0.828ns (86.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.584    -0.580    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X61Y28         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_L_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.452 r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_L_reg[7]/Q
                         net (fo=1, routed)           0.828     0.376    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg11[7]
    SLICE_X61Y27         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.851    -0.820    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y27         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][7]/C
                         clock pessimism              0.555    -0.265    
                         clock uncertainty            0.462     0.197    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.016     0.213    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][7]
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.141ns (13.914%)  route 0.872ns (86.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.556    -0.608    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X57Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_H_reg[0]/Q
                         net (fo=1, routed)           0.872     0.405    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg12[0]
    SLICE_X56Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.821    -0.850    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X56Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][0]/C
                         clock pessimism              0.555    -0.295    
                         clock uncertainty            0.462     0.167    
    SLICE_X56Y24         FDRE (Hold_fdre_C_D)         0.064     0.231    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][0]
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_L_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.128ns (13.148%)  route 0.846ns (86.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.556    -0.608    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X57Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_L_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_L_reg[3]/Q
                         net (fo=1, routed)           0.846     0.366    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg11[3]
    SLICE_X57Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.821    -0.850    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X57Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][3]/C
                         clock pessimism              0.555    -0.295    
                         clock uncertainty            0.462     0.167    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.017     0.184    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][3]
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_L_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.128ns (13.115%)  route 0.848ns (86.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.556    -0.608    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X57Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_L_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_L_reg[1]/Q
                         net (fo=1, routed)           0.848     0.368    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg11[1]
    SLICE_X57Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.821    -0.850    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X57Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][1]/C
                         clock pessimism              0.555    -0.295    
                         clock uncertainty            0.462     0.167    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.013     0.180    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][1]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_H_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.141ns (13.754%)  route 0.884ns (86.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.556    -0.608    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X57Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_H_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_H_reg[2]/Q
                         net (fo=1, routed)           0.884     0.417    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg10[2]
    SLICE_X54Y23         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.822    -0.849    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X54Y23         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][2]/C
                         clock pessimism              0.555    -0.294    
                         clock uncertainty            0.462     0.168    
    SLICE_X54Y23         FDRE (Hold_fdre_C_D)         0.059     0.227    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][2]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_H_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.141ns (13.933%)  route 0.871ns (86.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.556    -0.608    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X57Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_H_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_H_reg[3]/Q
                         net (fo=1, routed)           0.871     0.404    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg10[3]
    SLICE_X57Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.821    -0.850    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X57Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][3]/C
                         clock pessimism              0.555    -0.295    
                         clock uncertainty            0.462     0.167    
    SLICE_X57Y24         FDRE (Hold_fdre_C_D)         0.046     0.213    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][3]
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           0.404    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_L_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.164ns (15.868%)  route 0.870ns (84.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.582    -0.582    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X64Y25         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_L_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_L_reg[5]/Q
                         net (fo=1, routed)           0.870     0.452    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg9[5]
    SLICE_X64Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.850    -0.821    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X64Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][5]/C
                         clock pessimism              0.555    -0.266    
                         clock uncertainty            0.462     0.196    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.059     0.255    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][5]
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_L_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.164ns (15.795%)  route 0.874ns (84.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.583    -0.581    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X64Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_L_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  PWM_BLOCK_i/I2CMaster_0/U0/X_GYRO_DATA_L_reg[6]/Q
                         net (fo=1, routed)           0.874     0.457    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg9[6]
    SLICE_X61Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.848    -0.823    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][6]/C
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.462     0.194    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.066     0.260    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][6]
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             clk_out1_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns - clk_out2_PWM_BLOCK_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.164ns (15.663%)  route 0.883ns (84.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.583    -0.581    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X64Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  PWM_BLOCK_i/I2CMaster_0/U0/Z_GYRO_DATA_H_reg[7]/Q
                         net (fo=1, routed)           0.883     0.466    PWM_BLOCK_i/BlockRAM_0/U0/I_DataReg12[7]
    SLICE_X61Y25         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.848    -0.823    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y25         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][7]/C
                         clock pessimism              0.555    -0.268    
                         clock uncertainty            0.462     0.194    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.070     0.264    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][7]
  -------------------------------------------------------------------
                         required time                         -0.264    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PWM_BLOCK_clk_wiz_0_0
  To Clock:  clk_out2_PWM_BLOCK_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.952ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 fall@41.667ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@35.714ns)
  Data Path Delay:        4.044ns  (logic 1.076ns (26.609%)  route 2.968ns (73.391%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 40.192 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 34.838 - 35.714 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                     35.714    35.714 r  
    L17                                               0.000    35.714 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    35.714    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    37.190 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    38.423    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    31.459 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    33.125    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.221 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.617    34.838    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456    35.294 r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[5]/Q
                         net (fo=2, routed)           0.412    35.707    PWM_BLOCK_i/I2CMaster_0/U0/ADDR_1[2]
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124    35.831 r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_43/O
                         net (fo=3, routed)           0.585    36.415    PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_43_n_0
    SLICE_X58Y24         LUT6 (Prop_lut6_I2_O)        0.124    36.539 r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_26/O
                         net (fo=1, routed)           0.454    36.993    PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_26_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.124    37.117 r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_13/O
                         net (fo=1, routed)           0.692    37.810    PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_13_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I0_O)        0.124    37.934 r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_5/O
                         net (fo=1, routed)           0.824    38.758    PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG3_out
    SLICE_X59Y24         LUT6 (Prop_lut6_I4_O)        0.124    38.882 r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_1/O
                         net (fo=1, routed)           0.000    38.882    PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.501    40.192    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X59Y24         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_reg/C  (IS_INVERTED)
                         clock pessimism              0.398    40.590    
                         clock uncertainty           -0.462    40.128    
    SLICE_X59Y24         FDRE (Setup_fdre_C_D)        0.032    40.160    PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_reg
  -------------------------------------------------------------------
                         required time                         40.160    
                         arrival time                         -38.882    
  -------------------------------------------------------------------
                         slack                                  1.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_PWM_BLOCK_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_PWM_BLOCK_clk_wiz_0_0 fall@41.667ns - clk_out1_PWM_BLOCK_clk_wiz_0_0 rise@41.667ns)
  Data Path Delay:        0.996ns  (logic 0.344ns (34.545%)  route 0.652ns (65.455%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns = ( 40.843 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.583ns = ( 41.084 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.462ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                     41.667    41.667 r  
    L17                                               0.000    41.667 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    41.910 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.351    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    39.988 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    40.477    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    40.503 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.581    41.084    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X60Y25         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164    41.248 r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[7]/Q
                         net (fo=2, routed)           0.148    41.396    PWM_BLOCK_i/I2CMaster_0/U0/ADDR_1[0]
    SLICE_X61Y25         LUT6 (Prop_lut6_I0_O)        0.045    41.441 r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_40/O
                         net (fo=1, routed)           0.051    41.492    PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_40_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I2_O)        0.045    41.537 r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_18/O
                         net (fo=1, routed)           0.180    41.717    PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_18_n_0
    SLICE_X59Y24         LUT6 (Prop_lut6_I5_O)        0.045    41.762 r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_5/O
                         net (fo=1, routed)           0.272    42.034    PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG3_out
    SLICE_X59Y24         LUT6 (Prop_lut6_I4_O)        0.045    42.079 r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_1/O
                         net (fo=1, routed)           0.000    42.079    PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    39.433 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    39.967    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.848    40.843    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X59Y24         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_reg/C  (IS_INVERTED)
                         clock pessimism              0.555    41.398    
                         clock uncertainty            0.462    41.860    
    SLICE_X59Y24         FDRE (Hold_fdre_C_D)         0.098    41.958    PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_reg
  -------------------------------------------------------------------
                         required time                        -41.958    
                         arrival time                          42.079    
  -------------------------------------------------------------------
                         slack                                  0.121    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           505 Endpoints
Min Delay           505 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_out_3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.812ns  (logic 5.256ns (35.482%)  route 9.557ns (64.518%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE                         0.000     0.000 r  PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_count_reg[0]/C
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_count_reg[0]/Q
                         net (fo=23, routed)          1.340     1.796    PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_count_reg[0]
    SLICE_X62Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.920 f  PWM_BLOCK_i/PWM_TEST_0/U0/dcy0_set1_carry__0_i_2/O
                         net (fo=14, routed)          1.374     3.294    PWM_BLOCK_i/PWM_TEST_0/U0/dcy0_set1_carry__0_i_2_n_0
    SLICE_X62Y17         LUT3 (Prop_lut3_I1_O)        0.124     3.418 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy2_set1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.418    PWM_BLOCK_i/PWM_TEST_0/U0/dcy2_set1_carry__0_i_1_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.842 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy2_set1_carry__0/O[1]
                         net (fo=1, routed)           6.843    10.685    pwm_out_3_0_OBUF
    A16                  OBUF (Prop_obuf_I_O)         4.128    14.812 r  pwm_out_3_0_OBUF_inst/O
                         net (fo=0)                   0.000    14.812    pwm_out_3_0
    A16                                                               r  pwm_out_3_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/RW_reg/G
                            (positive level-sensitive latch)
  Destination:            SCL_OUTPUT_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.130ns  (logic 5.940ns (45.236%)  route 7.191ns (54.764%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         LDCE                         0.000     0.000 r  PWM_BLOCK_i/I2CMaster_0/U0/RW_reg/G
    SLICE_X55Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  PWM_BLOCK_i/I2CMaster_0/U0/RW_reg/Q
                         net (fo=33, routed)          1.747     2.306    PWM_BLOCK_i/I2CMaster_0/U0/RW
    SLICE_X62Y28         LUT3 (Prop_lut3_I2_O)        0.124     2.430 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_SET2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.430    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_SET2_carry_i_7_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.980 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_SET2_carry/CO[3]
                         net (fo=1, routed)           1.119     4.099    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_SET2
    SLICE_X59Y28         LUT5 (Prop_lut5_I3_O)        0.152     4.251 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_OUTPUT_INST_0_i_4/O
                         net (fo=1, routed)           0.266     4.517    PWM_BLOCK_i/I2CMaster_0/U0/SCL_OUTPUT_INST_0_i_4_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.332     4.849 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_OUTPUT_INST_0/O
                         net (fo=1, routed)           4.059     8.908    SCL_OUTPUT_0_OBUF
    H1                   OBUF (Prop_obuf_I_O)         4.223    13.130 r  SCL_OUTPUT_0_OBUF_inst/O
                         net (fo=0)                   0.000    13.130    SCL_OUTPUT_0
    H1                                                                r  SCL_OUTPUT_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_out_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.329ns  (logic 5.558ns (45.084%)  route 6.771ns (54.916%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE                         0.000     0.000 r  PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_count_reg[0]/C
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_count_reg[0]/Q
                         net (fo=23, routed)          1.340     1.796    PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_count_reg[0]
    SLICE_X62Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.920 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy0_set1_carry__0_i_2/O
                         net (fo=14, routed)          1.509     3.429    PWM_BLOCK_i/PWM_TEST_0/U0/dcy0_set1_carry__0_i_2_n_0
    SLICE_X63Y18         LUT5 (Prop_lut5_I1_O)        0.124     3.553 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy1_set1_carry_i_5/O
                         net (fo=1, routed)           0.000     3.553    PWM_BLOCK_i/PWM_TEST_0/U0/dcy1_set1_carry_i_5_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.954 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy1_set1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.954    PWM_BLOCK_i/PWM_TEST_0/U0/dcy1_set1_carry_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.288 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy1_set1_carry__0/O[1]
                         net (fo=1, routed)           3.921     8.210    pwm_out_2_0_OBUF
    L3                   OBUF (Prop_obuf_I_O)         4.119    12.329 r  pwm_out_2_0_OBUF_inst/O
                         net (fo=0)                   0.000    12.329    pwm_out_2_0
    L3                                                                r  pwm_out_2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_out_4_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.146ns  (logic 5.254ns (43.261%)  route 6.891ns (56.739%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE                         0.000     0.000 r  PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_count_reg[0]/C
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_count_reg[0]/Q
                         net (fo=23, routed)          1.340     1.796    PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_count_reg[0]
    SLICE_X62Y14         LUT6 (Prop_lut6_I3_O)        0.124     1.920 f  PWM_BLOCK_i/PWM_TEST_0/U0/dcy0_set1_carry__0_i_2/O
                         net (fo=14, routed)          1.365     3.285    PWM_BLOCK_i/PWM_TEST_0/U0/dcy0_set1_carry__0_i_2_n_0
    SLICE_X63Y17         LUT3 (Prop_lut3_I1_O)        0.124     3.409 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy3_set1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     3.409    PWM_BLOCK_i/PWM_TEST_0/U0/dcy3_set1_carry__0_i_1_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.833 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy3_set1_carry__0/O[1]
                         net (fo=1, routed)           4.187     8.019    pwm_out_4_0_OBUF
    K3                   OBUF (Prop_obuf_I_O)         4.126    12.146 r  pwm_out_4_0_OBUF_inst/O
                         net (fo=0)                   0.000    12.146    pwm_out_4_0
    K3                                                                r  pwm_out_4_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_out_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.022ns  (logic 5.930ns (49.326%)  route 6.092ns (50.674%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE                         0.000     0.000 r  PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_count_reg[2]/C
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_count_reg[2]/Q
                         net (fo=13, routed)          1.217     1.636    PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_count_reg[2]
    SLICE_X62Y14         LUT5 (Prop_lut5_I0_O)        0.325     1.961 r  PWM_BLOCK_i/PWM_TEST_0/U0/pwm_clk_count[4]_i_1/O
                         net (fo=9, routed)           0.689     2.650    PWM_BLOCK_i/PWM_TEST_0/U0/p_0_in[4]
    SLICE_X63Y14         LUT4 (Prop_lut4_I0_O)        0.326     2.976 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy0_set1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.976    PWM_BLOCK_i/PWM_TEST_0/U0/dcy0_set1_carry_i_6_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.374 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy0_set1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.374    PWM_BLOCK_i/PWM_TEST_0/U0/dcy0_set1_carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.708 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy0_set1_carry__0/O[1]
                         net (fo=1, routed)           4.186     7.894    pwm_out_1_0_OBUF
    M3                   OBUF (Prop_obuf_I_O)         4.128    12.022 r  pwm_out_1_0_OBUF_inst/O
                         net (fo=0)                   0.000    12.022    pwm_out_1_0
    M3                                                                r  pwm_out_1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExtDataIO_IOBUF[6]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            ExtDataIO[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.889ns  (logic 4.985ns (63.192%)  route 2.904ns (36.808%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         LDCE                         0.000     0.000 r  ExtDataIO_IOBUF[6]_inst_i_2/G
    SLICE_X64Y22         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ExtDataIO_IOBUF[6]_inst_i_2/Q
                         net (fo=1, routed)           0.859     1.484    ExtDataIO_IOBUF[6]_inst_i_2_n_0
    SLICE_X64Y22         LUT1 (Prop_lut1_I0_O)        0.124     1.608 f  ExtDataIO_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.044     3.653    ExtDataIO_IOBUF[6]_inst/T
    U2                   OBUFT (TriStatE_obuft_T_O)
                                                      4.236     7.889 r  ExtDataIO_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.889    ExtDataIO[6]
    U2                                                                r  ExtDataIO[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExtDataIO_IOBUF[2]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            ExtDataIO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.803ns  (logic 4.993ns (63.992%)  route 2.810ns (36.008%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         LDCE                         0.000     0.000 r  ExtDataIO_IOBUF[2]_inst_i_2/G
    SLICE_X54Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ExtDataIO_IOBUF[2]_inst_i_2/Q
                         net (fo=1, routed)           0.655     1.280    ExtDataIO_IOBUF[2]_inst_i_2_n_0
    SLICE_X54Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.404 f  ExtDataIO_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.154     3.559    ExtDataIO_IOBUF[2]_inst/T
    W7                   OBUFT (TriStatE_obuft_T_O)
                                                      4.244     7.803 r  ExtDataIO_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.803    ExtDataIO[2]
    W7                                                                r  ExtDataIO[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExtDataIO_IOBUF[3]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            ExtDataIO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.655ns  (logic 5.014ns (65.496%)  route 2.641ns (34.504%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         LDCE                         0.000     0.000 r  ExtDataIO_IOBUF[3]_inst_i_2/G
    SLICE_X54Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ExtDataIO_IOBUF[3]_inst_i_2/Q
                         net (fo=1, routed)           0.526     1.151    ExtDataIO_IOBUF[3]_inst_i_2_n_0
    SLICE_X54Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.275 f  ExtDataIO_IOBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.115     3.390    ExtDataIO_IOBUF[3]_inst/T
    U7                   OBUFT (TriStatE_obuft_T_O)
                                                      4.265     7.655 r  ExtDataIO_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.655    ExtDataIO[3]
    U7                                                                r  ExtDataIO[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExtDataIO_IOBUF[1]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            ExtDataIO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.519ns  (logic 5.017ns (66.729%)  route 2.502ns (33.271%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         LDCE                         0.000     0.000 r  ExtDataIO_IOBUF[1]_inst_i_2/G
    SLICE_X54Y21         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ExtDataIO_IOBUF[1]_inst_i_2/Q
                         net (fo=1, routed)           0.431     1.056    ExtDataIO_IOBUF[1]_inst_i_2_n_0
    SLICE_X55Y21         LUT1 (Prop_lut1_I0_O)        0.124     1.180 f  ExtDataIO_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.071     3.251    ExtDataIO_IOBUF[1]_inst/T
    U8                   OBUFT (TriStatE_obuft_T_O)
                                                      4.268     7.519 r  ExtDataIO_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.519    ExtDataIO[1]
    U8                                                                r  ExtDataIO[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ExtDataIO_IOBUF[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            ExtDataIO[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.497ns  (logic 5.002ns (66.726%)  route 2.494ns (33.274%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         LDCE                         0.000     0.000 r  ExtDataIO_IOBUF[7]_inst_i_2/G
    SLICE_X64Y22         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  ExtDataIO_IOBUF[7]_inst_i_2/Q
                         net (fo=1, routed)           0.669     1.294    ExtDataIO_IOBUF[7]_inst_i_2_n_0
    SLICE_X64Y22         LUT1 (Prop_lut1_I0_O)        0.124     1.418 f  ExtDataIO_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.825     3.243    ExtDataIO_IOBUF[7]_inst/T
    U5                   OBUFT (TriStatE_obuft_T_O)
                                                      4.253     7.497 r  ExtDataIO_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.497    ExtDataIO[7]
    U5                                                                r  ExtDataIO[7] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_tri_state_buf[7].i_tri_state/DataOut_reg/G
                            (positive level-sensitive latch)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[3][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.163ns (55.956%)  route 0.128ns (44.044%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         LDCE                         0.000     0.000 r  g_tri_state_buf[7].i_tri_state/DataOut_reg/G
    SLICE_X65Y18         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  g_tri_state_buf[7].i_tri_state/DataOut_reg/Q
                         net (fo=27, routed)          0.128     0.291    PWM_BLOCK_i/BlockRAM_0/U0/DataIn[7]
    SLICE_X64Y17         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_tri_state_buf[1].i_tri_state/DataOut_reg/G
                            (positive level-sensitive latch)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[30][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.163ns (55.496%)  route 0.131ns (44.504%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         LDCE                         0.000     0.000 r  g_tri_state_buf[1].i_tri_state/DataOut_reg/G
    SLICE_X65Y22         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  g_tri_state_buf[1].i_tri_state/DataOut_reg/Q
                         net (fo=27, routed)          0.131     0.294    PWM_BLOCK_i/BlockRAM_0/U0/DataIn[1]
    SLICE_X63Y21         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[30][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_tri_state_buf[1].i_tri_state/DataOut_reg/G
                            (positive level-sensitive latch)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[29][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.163ns (55.239%)  route 0.132ns (44.761%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         LDCE                         0.000     0.000 r  g_tri_state_buf[1].i_tri_state/DataOut_reg/G
    SLICE_X65Y22         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  g_tri_state_buf[1].i_tri_state/DataOut_reg/Q
                         net (fo=27, routed)          0.132     0.295    PWM_BLOCK_i/BlockRAM_0/U0/DataIn[1]
    SLICE_X64Y21         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[29][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_tri_state_buf[1].i_tri_state/DataOut_reg/G
                            (positive level-sensitive latch)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[24][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.163ns (55.236%)  route 0.132ns (44.764%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         LDCE                         0.000     0.000 r  g_tri_state_buf[1].i_tri_state/DataOut_reg/G
    SLICE_X65Y22         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  g_tri_state_buf[1].i_tri_state/DataOut_reg/Q
                         net (fo=27, routed)          0.132     0.295    PWM_BLOCK_i/BlockRAM_0/U0/DataIn[1]
    SLICE_X62Y21         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[24][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_tri_state_buf[0].i_tri_state/DataOut_reg/G
                            (positive level-sensitive latch)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[29][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.163ns (52.487%)  route 0.148ns (47.513%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         LDCE                         0.000     0.000 r  g_tri_state_buf[0].i_tri_state/DataOut_reg/G
    SLICE_X65Y22         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  g_tri_state_buf[0].i_tri_state/DataOut_reg/Q
                         net (fo=27, routed)          0.148     0.311    PWM_BLOCK_i/BlockRAM_0/U0/DataIn[0]
    SLICE_X64Y23         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_tri_state_buf[2].i_tri_state/DataOut_reg/G
                            (positive level-sensitive latch)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[31][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.163ns (51.961%)  route 0.151ns (48.039%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         LDCE                         0.000     0.000 r  g_tri_state_buf[2].i_tri_state/DataOut_reg/G
    SLICE_X65Y23         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  g_tri_state_buf[2].i_tri_state/DataOut_reg/Q
                         net (fo=27, routed)          0.151     0.314    PWM_BLOCK_i/BlockRAM_0/U0/DataIn[2]
    SLICE_X65Y21         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[31][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_tri_state_buf[4].i_tri_state/DataOut_reg/G
                            (positive level-sensitive latch)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[8][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.163ns (48.182%)  route 0.175ns (51.818%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         LDCE                         0.000     0.000 r  g_tri_state_buf[4].i_tri_state/DataOut_reg/G
    SLICE_X65Y27         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  g_tri_state_buf[4].i_tri_state/DataOut_reg/Q
                         net (fo=27, routed)          0.175     0.338    PWM_BLOCK_i/BlockRAM_0/U0/DataIn[4]
    SLICE_X62Y25         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_tri_state_buf[7].i_tri_state/DataOut_reg/G
                            (positive level-sensitive latch)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.163ns (46.363%)  route 0.189ns (53.637%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         LDCE                         0.000     0.000 r  g_tri_state_buf[7].i_tri_state/DataOut_reg/G
    SLICE_X65Y18         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  g_tri_state_buf[7].i_tri_state/DataOut_reg/Q
                         net (fo=27, routed)          0.189     0.352    PWM_BLOCK_i/BlockRAM_0/U0/DataIn[7]
    SLICE_X64Y18         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_tri_state_buf[7].i_tri_state/DataOut_reg/G
                            (positive level-sensitive latch)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[7][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.163ns (46.352%)  route 0.189ns (53.648%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         LDCE                         0.000     0.000 r  g_tri_state_buf[7].i_tri_state/DataOut_reg/G
    SLICE_X65Y18         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  g_tri_state_buf[7].i_tri_state/DataOut_reg/Q
                         net (fo=27, routed)          0.189     0.352    PWM_BLOCK_i/BlockRAM_0/U0/DataIn[7]
    SLICE_X64Y20         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_tri_state_buf[2].i_tri_state/DataOut_reg/G
                            (positive level-sensitive latch)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[27][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.163ns (46.332%)  route 0.189ns (53.668%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         LDCE                         0.000     0.000 r  g_tri_state_buf[2].i_tri_state/DataOut_reg/G
    SLICE_X65Y23         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  g_tri_state_buf[2].i_tri_state/DataOut_reg/Q
                         net (fo=27, routed)          0.189     0.352    PWM_BLOCK_i/BlockRAM_0/U0/DataIn[2]
    SLICE_X63Y22         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[27][2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_PWM_BLOCK_clk_wiz_0_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/DataReg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            pwm_out_3_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.726ns  (logic 5.578ns (40.637%)  route 8.148ns (59.363%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.626    -0.867    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X62Y19         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.419    -0.448 r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg2_reg[7]/Q
                         net (fo=2, routed)           1.305     0.857    PWM_BLOCK_i/PWM_TEST_0/U0/DCY2[7]
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.296     1.153 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy2_set1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.153    PWM_BLOCK_i/PWM_TEST_0/U0/dcy2_set1_carry_i_5_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.554 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy2_set1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.554    PWM_BLOCK_i/PWM_TEST_0/U0/dcy2_set1_carry_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.888 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy2_set1_carry__0/O[1]
                         net (fo=1, routed)           6.843     8.731    pwm_out_3_0_OBUF
    A16                  OBUF (Prop_obuf_I_O)         4.128    12.859 r  pwm_out_3_0_OBUF_inst/O
                         net (fo=0)                   0.000    12.859    pwm_out_3_0
    A16                                                               r  pwm_out_3_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            pwm_out_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.119ns  (logic 5.549ns (49.909%)  route 5.569ns (50.091%))
  Logic Levels:           4  (CARRY4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.631    -0.862    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X62Y15         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[3]/Q
                         net (fo=2, routed)           0.796     0.390    PWM_BLOCK_i/PWM_TEST_0/U0/DCY0[3]
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.124     0.514 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy0_set1_carry_i_3/O
                         net (fo=1, routed)           0.587     1.102    PWM_BLOCK_i/PWM_TEST_0/U0/dcy0_set1_carry_i_3_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.609 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy0_set1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.609    PWM_BLOCK_i/PWM_TEST_0/U0/dcy0_set1_carry_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.943 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy0_set1_carry__0/O[1]
                         net (fo=1, routed)           4.186     6.129    pwm_out_1_0_OBUF
    M3                   OBUF (Prop_obuf_I_O)         4.128    10.257 r  pwm_out_1_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.257    pwm_out_1_0
    M3                                                                r  pwm_out_1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/DataReg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            pwm_out_4_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.933ns  (logic 5.683ns (51.984%)  route 5.250ns (48.016%))
  Logic Levels:           4  (CARRY4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.628    -0.865    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y17         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDRE (Prop_fdre_C_Q)         0.419    -0.446 f  PWM_BLOCK_i/BlockRAM_0/U0/DataReg3_reg[2]/Q
                         net (fo=2, routed)           0.740     0.294    PWM_BLOCK_i/PWM_TEST_0/U0/DCY3[2]
    SLICE_X64Y16         LUT6 (Prop_lut6_I0_O)        0.297     0.591 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy3_set1_carry_i_3/O
                         net (fo=1, routed)           0.323     0.914    PWM_BLOCK_i/PWM_TEST_0/U0/dcy3_set1_carry_i_3_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.421 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy3_set1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.421    PWM_BLOCK_i/PWM_TEST_0/U0/dcy3_set1_carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.755 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy3_set1_carry__0/O[1]
                         net (fo=1, routed)           4.187     5.942    pwm_out_4_0_OBUF
    K3                   OBUF (Prop_obuf_I_O)         4.126    10.068 r  pwm_out_4_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.068    pwm_out_4_0
    K3                                                                r  pwm_out_4_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/DataReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            pwm_out_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.741ns  (logic 5.540ns (51.579%)  route 5.201ns (48.421%))
  Logic Levels:           4  (CARRY4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.627    -0.866    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X62Y18         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.410 f  PWM_BLOCK_i/BlockRAM_0/U0/DataReg1_reg[2]/Q
                         net (fo=2, routed)           0.873     0.463    PWM_BLOCK_i/PWM_TEST_0/U0/DCY1[2]
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.124     0.587 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy1_set1_carry_i_3/O
                         net (fo=1, routed)           0.407     0.994    PWM_BLOCK_i/PWM_TEST_0/U0/dcy1_set1_carry_i_3_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.501 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy1_set1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.501    PWM_BLOCK_i/PWM_TEST_0/U0/dcy1_set1_carry_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.835 r  PWM_BLOCK_i/PWM_TEST_0/U0/dcy1_set1_carry__0/O[1]
                         net (fo=1, routed)           3.921     5.756    pwm_out_2_0_OBUF
    L3                   OBUF (Prop_obuf_I_O)         4.119     9.876 r  pwm_out_2_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.876    pwm_out_2_0
    L3                                                                r  pwm_out_2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.151ns  (logic 1.096ns (34.780%)  route 2.055ns (65.220%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.624    -0.869    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X62Y28         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.413 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][4]/Q
                         net (fo=1, routed)           1.117     0.704    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][4]
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     0.828 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[4]_i_11/O
                         net (fo=1, routed)           0.000     0.828    PWM_BLOCK_i/BlockRAM_0/U0/DataOut[4]_i_11_n_0
    SLICE_X62Y25         MUXF7 (Prop_muxf7_I1_O)      0.217     1.045 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[4]_i_4/O
                         net (fo=1, routed)           0.938     1.983    PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[4]_i_4_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.299     2.282 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     2.282    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray[31]_0[4]
    SLICE_X62Y22         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.105ns  (logic 1.091ns (35.132%)  route 2.014ns (64.868%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.617    -0.876    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X58Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][1]/Q
                         net (fo=1, routed)           1.040     0.620    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][1]
    SLICE_X56Y23         LUT6 (Prop_lut6_I5_O)        0.124     0.744 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[1]_i_11/O
                         net (fo=1, routed)           0.000     0.744    PWM_BLOCK_i/BlockRAM_0/U0/DataOut[1]_i_11_n_0
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I1_O)      0.214     0.958 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[1]_i_4/O
                         net (fo=1, routed)           0.974     1.933    PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[1]_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I3_O)        0.297     2.230 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     2.230    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray[31]_0[1]
    SLICE_X56Y21         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.163ns  (logic 1.227ns (38.792%)  route 1.936ns (61.208%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.553    -0.940    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X55Y23         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][2]/Q
                         net (fo=1, routed)           0.765     0.244    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][2]
    SLICE_X55Y23         LUT6 (Prop_lut6_I3_O)        0.297     0.541 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[2]_i_10/O
                         net (fo=1, routed)           0.000     0.541    PWM_BLOCK_i/BlockRAM_0/U0/DataOut[2]_i_10_n_0
    SLICE_X55Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     0.753 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[2]_i_4/O
                         net (fo=1, routed)           1.171     1.924    PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[2]_i_4_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.299     2.223 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     2.223    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray[31]_0[2]
    SLICE_X60Y21         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.956ns  (logic 1.091ns (36.903%)  route 1.865ns (63.097%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.620    -0.873    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y27         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][6]/Q
                         net (fo=1, routed)           1.285     0.868    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[12][6]
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.124     0.992 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[6]_i_11/O
                         net (fo=1, routed)           0.000     0.992    PWM_BLOCK_i/BlockRAM_0/U0/DataOut[6]_i_11_n_0
    SLICE_X60Y24         MUXF7 (Prop_muxf7_I1_O)      0.214     1.206 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[6]_i_4/O
                         net (fo=1, routed)           0.581     1.787    PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[6]_i_4_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.297     2.084 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     2.084    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray[31]_0[6]
    SLICE_X60Y21         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.943ns  (logic 1.153ns (39.183%)  route 1.790ns (60.816%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.618    -0.875    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X64Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][5]/Q
                         net (fo=1, routed)           0.793     0.436    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][5]
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.124     0.560 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[5]_i_10/O
                         net (fo=1, routed)           0.000     0.560    PWM_BLOCK_i/BlockRAM_0/U0/DataOut[5]_i_10_n_0
    SLICE_X62Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     0.772 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[5]_i_4/O
                         net (fo=1, routed)           0.997     1.769    PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[5]_i_4_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.299     2.068 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     2.068    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray[31]_0[5]
    SLICE_X60Y22         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.742ns  (logic 1.148ns (41.869%)  route 1.594ns (58.131%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.551    -0.942    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X56Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.518    -0.424 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][0]/Q
                         net (fo=1, routed)           0.653     0.229    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[10][0]
    SLICE_X56Y24         LUT6 (Prop_lut6_I1_O)        0.124     0.353 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[0]_i_10/O
                         net (fo=1, routed)           0.000     0.353    PWM_BLOCK_i/BlockRAM_0/U0/DataOut[0]_i_10_n_0
    SLICE_X56Y24         MUXF7 (Prop_muxf7_I0_O)      0.209     0.562 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[0]_i_4/O
                         net (fo=1, routed)           0.941     1.503    PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[0]_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I3_O)        0.297     1.800 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     1.800    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray[31]_0[0]
    SLICE_X56Y21         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/READY_TO_BOOT_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.255ns  (logic 0.467ns (37.202%)  route 0.788ns (62.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.501    -1.475    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X58Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.108 r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/Q
                         net (fo=3, routed)           0.788    -0.319    PWM_BLOCK_i/I2CMaster_0/U0/ADDR_1[7]
    SLICE_X54Y24         LUT3 (Prop_lut3_I1_O)        0.100    -0.219 r  PWM_BLOCK_i/I2CMaster_0/U0/READY_TO_BOOT_i_1/O
                         net (fo=1, routed)           0.000    -0.219    PWM_BLOCK_i/I2CMaster_0/U0/READY_TO_BOOT_i_1_n_0
    SLICE_X54Y24         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/READY_TO_BOOT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.397ns (58.397%)  route 0.283ns (41.603%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.555    -0.609    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X57Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.128    -0.481 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][3]/Q
                         net (fo=1, routed)           0.108    -0.373    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][3]
    SLICE_X57Y23         LUT6 (Prop_lut6_I3_O)        0.099    -0.274 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[3]_i_10/O
                         net (fo=1, routed)           0.000    -0.274    PWM_BLOCK_i/BlockRAM_0/U0/DataOut[3]_i_10_n_0
    SLICE_X57Y23         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.212 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[3]_i_4/O
                         net (fo=1, routed)           0.175    -0.037    PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[3]_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I3_O)        0.108     0.071 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.071    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray[31]_0[3]
    SLICE_X56Y21         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.555ns  (logic 0.467ns (30.028%)  route 1.088ns (69.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.501    -1.475    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X58Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.108 r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/Q
                         net (fo=3, routed)           0.790    -0.318    PWM_BLOCK_i/I2CMaster_0/U0/ADDR_1[7]
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.100    -0.218 r  PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV[6]_i_1/O
                         net (fo=7, routed)           0.299     0.081    PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV
    SLICE_X53Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.695ns  (logic 0.356ns (51.232%)  route 0.339ns (48.768%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.581    -0.583    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][6]/Q
                         net (fo=1, routed)           0.139    -0.303    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][6]
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.258 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[6]_i_10/O
                         net (fo=1, routed)           0.000    -0.258    PWM_BLOCK_i/BlockRAM_0/U0/DataOut[6]_i_10_n_0
    SLICE_X60Y24         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.196 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[6]_i_4/O
                         net (fo=1, routed)           0.200     0.004    PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[6]_i_4_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.108     0.112 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000     0.112    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray[31]_0[6]
    SLICE_X60Y21         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.795ns  (logic 0.186ns (23.404%)  route 0.609ns (76.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.581    -0.583    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X58Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/Q
                         net (fo=3, routed)           0.427    -0.015    PWM_BLOCK_i/I2CMaster_0/U0/ADDR_1[7]
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.030 r  PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV[6]_i_1/O
                         net (fo=7, routed)           0.182     0.212    PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV
    SLICE_X52Y25         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.831ns  (logic 0.379ns (45.600%)  route 0.452ns (54.401%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.555    -0.609    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X56Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][0]/Q
                         net (fo=1, routed)           0.114    -0.330    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[11][0]
    SLICE_X56Y24         LUT6 (Prop_lut6_I0_O)        0.045    -0.285 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[0]_i_10/O
                         net (fo=1, routed)           0.000    -0.285    PWM_BLOCK_i/BlockRAM_0/U0/DataOut[0]_i_10_n_0
    SLICE_X56Y24         MUXF7 (Prop_muxf7_I0_O)      0.062    -0.223 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[0]_i_4/O
                         net (fo=1, routed)           0.338     0.114    PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[0]_i_4_n_0
    SLICE_X56Y21         LUT6 (Prop_lut6_I3_O)        0.108     0.222 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.222    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray[31]_0[0]
    SLICE_X56Y21         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.805ns  (logic 0.367ns (45.580%)  route 0.438ns (54.420%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.581    -0.583    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y25         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][7]/Q
                         net (fo=1, routed)           0.225    -0.217    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[9][7]
    SLICE_X60Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.172 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[7]_i_10/O
                         net (fo=1, routed)           0.000    -0.172    PWM_BLOCK_i/BlockRAM_0/U0/DataOut[7]_i_10_n_0
    SLICE_X60Y24         MUXF7 (Prop_muxf7_I0_O)      0.073    -0.099 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[7]_i_4/O
                         net (fo=1, routed)           0.213     0.114    PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[7]_i_4_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.108     0.222 r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.222    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray[31]_0[7]
    SLICE_X62Y22         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.817ns  (logic 0.186ns (22.773%)  route 0.631ns (77.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.581    -0.583    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X58Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/Q
                         net (fo=3, routed)           0.427    -0.015    PWM_BLOCK_i/I2CMaster_0/U0/ADDR_1[7]
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.030 r  PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV[6]_i_1/O
                         net (fo=7, routed)           0.204     0.234    PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV
    SLICE_X52Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.817ns  (logic 0.186ns (22.773%)  route 0.631ns (77.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.581    -0.583    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X58Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/Q
                         net (fo=3, routed)           0.427    -0.015    PWM_BLOCK_i/I2CMaster_0/U0/ADDR_1[7]
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.030 r  PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV[6]_i_1/O
                         net (fo=7, routed)           0.204     0.234    PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV
    SLICE_X52Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.817ns  (logic 0.186ns (22.773%)  route 0.631ns (77.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.581    -0.583    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X58Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/Q
                         net (fo=3, routed)           0.427    -0.015    PWM_BLOCK_i/I2CMaster_0/U0/ADDR_1[7]
    SLICE_X52Y25         LUT6 (Prop_lut6_I5_O)        0.045     0.030 r  PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV[6]_i_1/O
                         net (fo=7, routed)           0.204     0.234    PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV
    SLICE_X52Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/BOOT_DELAY_DIV_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_PWM_BLOCK_clk_wiz_0_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_SDA_IO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.161ns  (logic 5.051ns (41.535%)  route 7.110ns (58.465%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    37.411 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    39.077    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.617    40.791    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X59Y24         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.459    41.250 f  PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_reg/Q
                         net (fo=2, routed)           1.064    42.314    PWM_BLOCK_i/I2CMaster_0/U0/SDA_ADDR_SIG_reg_n_0
    SLICE_X56Y31         LUT2 (Prop_lut2_I1_O)        0.150    42.464 f  PWM_BLOCK_i/I2CMaster_0/U0/SDA_OUTPUT_INST_0/O
                         net (fo=1, routed)           6.046    48.510    EXT_SDA_IO_IOBUF_inst/T
    C15                  OBUFT (TriStatE_obuft_T_O)
                                                      4.442    52.952 r  EXT_SDA_IO_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    52.952    EXT_SDA_IO
    C15                                                               r  EXT_SDA_IO (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_READ_HIGH_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            SCL_OUTPUT_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.737ns  (logic 5.133ns (52.714%)  route 4.604ns (47.286%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.143 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.376    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    37.411 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    39.077    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    39.173 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.623    40.797    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X58Y28         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_READ_HIGH_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.459    41.256 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_READ_HIGH_reg/Q
                         net (fo=3, routed)           0.280    41.535    PWM_BLOCK_i/I2CMaster_0/U0/SCL_READ_HIGH
    SLICE_X59Y28         LUT5 (Prop_lut5_I4_O)        0.119    41.654 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_OUTPUT_INST_0_i_4/O
                         net (fo=1, routed)           0.266    41.920    PWM_BLOCK_i/I2CMaster_0/U0/SCL_OUTPUT_INST_0_i_4_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.332    42.252 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_OUTPUT_INST_0/O
                         net (fo=1, routed)           4.059    46.311    SCL_OUTPUT_0_OBUF
    H1                   OBUF (Prop_obuf_I_O)         4.223    50.533 r  SCL_OUTPUT_0_OBUF_inst/O
                         net (fo=0)                   0.000    50.533    SCL_OUTPUT_0
    H1                                                                r  SCL_OUTPUT_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DATA_VALID_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.657ns  (logic 4.677ns (43.885%)  route 5.980ns (56.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.562    -0.931    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X55Y32         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.475 r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_reg/Q
                         net (fo=1, routed)           5.980     5.505    DATA_VALID_0_OBUF
    A15                  OBUF (Prop_obuf_I_O)         4.221     9.726 r  DATA_VALID_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.726    DATA_VALID_0
    A15                                                               r  DATA_VALID_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.238ns  (logic 0.456ns (36.848%)  route 0.782ns (63.152%))
  Logic Levels:           0  
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.623    -0.870    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X59Y28         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.414 f  PWM_BLOCK_i/I2CMaster_0/U0/SCL_RESET_reg/Q
                         net (fo=2, routed)           0.782     0.368    PWM_BLOCK_i/I2CMaster_0/U0/SCL_RESET
    SLICE_X59Y25         FDCE                                         f  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.024ns  (logic 0.367ns (35.856%)  route 0.657ns (64.144%))
  Logic Levels:           0  
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.506    -1.470    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X59Y28         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.367    -1.103 f  PWM_BLOCK_i/I2CMaster_0/U0/SCL_RESET_reg/Q
                         net (fo=2, routed)           0.657    -0.446    PWM_BLOCK_i/I2CMaster_0/U0/SCL_RESET
    SLICE_X59Y25         FDCE                                         f  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SDA_INIT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            EXT_SDA_IO
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.309ns  (logic 1.074ns (24.924%)  route 3.235ns (75.076%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.585    -0.579    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X61Y29         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_INIT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_INIT_reg/Q
                         net (fo=36, routed)          0.620     0.182    PWM_BLOCK_i/I2CMaster_0/U0/SDA_INIT
    SLICE_X56Y31         LUT2 (Prop_lut2_I0_O)        0.043     0.225 r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_OUTPUT_INST_0/O
                         net (fo=1, routed)           2.615     2.840    EXT_SDA_IO_IOBUF_inst/T
    C15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.890     3.730 r  EXT_SDA_IO_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.730    EXT_SDA_IO
    C15                                                               r  EXT_SDA_IO (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_INIT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            SCL_OUTPUT_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.703ns  (logic 3.141ns (66.773%)  route 1.563ns (33.227%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.584    -0.580    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X59Y28         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_INIT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_INIT_reg/Q
                         net (fo=3, routed)           0.169    -0.270    PWM_BLOCK_i/I2CMaster_0/U0/SCL_INIT
    SLICE_X59Y28         LUT3 (Prop_lut3_I2_O)        0.045    -0.225 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_OUTPUT_INST_0_i_1/O
                         net (fo=1, routed)           0.052    -0.173    PWM_BLOCK_i/I2CMaster_0/U0/SCL_OUTPUT_INST_0_i_1_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.045    -0.128 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_OUTPUT_INST_0/O
                         net (fo=1, routed)           1.342     1.214    SCL_OUTPUT_0_OBUF
    H1                   OBUF (Prop_obuf_I_O)         2.910     4.124 r  SCL_OUTPUT_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.124    SCL_OUTPUT_0
    H1                                                                r  SCL_OUTPUT_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            DATA_VALID_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.291ns  (logic 3.049ns (57.624%)  route 2.242ns (42.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.560    -0.604    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X55Y32         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  PWM_BLOCK_i/I2CMaster_0/U0/DATA_VALID_reg/Q
                         net (fo=1, routed)           2.242     1.779    DATA_VALID_0_OBUF
    A15                  OBUF (Prop_obuf_I_O)         2.908     4.688 r  DATA_VALID_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.688    DATA_VALID_0
    A15                                                               r  DATA_VALID_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PWM_BLOCK_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PWM_BLOCK_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.878ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PWM_BLOCK_i/clk_wiz_0/inst/clkfbout_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PWM_BLOCK_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PWM_BLOCK_i/clk_wiz_0/inst/clkfbout_buf_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PWM_BLOCK_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.878ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PWM_BLOCK_i/clk_wiz_0/inst/clkfbout_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PWM_BLOCK_i/clk_wiz_0/inst/clkfbout_buf_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_PWM_BLOCK_clk_wiz_0_0

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[2][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.559ns  (logic 0.456ns (29.240%)  route 1.103ns (70.760%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[2][4]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[2][4]/Q
                         net (fo=2, routed)           1.103     1.559    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[2][4]
    SLICE_X63Y15         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.513    -1.463    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X63Y15         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg2_reg[4]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[25][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.497ns  (logic 0.456ns (30.463%)  route 1.041ns (69.537%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[25][3]/C
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[25][3]/Q
                         net (fo=2, routed)           1.041     1.497    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[25][3]
    SLICE_X60Y25         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.501    -1.475    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X60Y25         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[3]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[4][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.421ns  (logic 0.456ns (32.094%)  route 0.965ns (67.906%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[4][7]/C
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[4][7]/Q
                         net (fo=2, routed)           0.965     1.421    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[4][7]
    SLICE_X61Y19         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.507    -1.469    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y19         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg4_reg[7]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[5][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.323ns  (logic 0.518ns (39.148%)  route 0.805ns (60.852%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[5][5]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[5][5]/Q
                         net (fo=2, routed)           0.805     1.323    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[5][5]
    SLICE_X60Y16         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.511    -1.465    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X60Y16         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg5_reg[5]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.314ns  (logic 0.518ns (39.415%)  route 0.796ns (60.585%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0][4]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0][4]/Q
                         net (fo=2, routed)           0.796     1.314    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0][4]
    SLICE_X64Y15         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.513    -1.463    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X64Y15         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[4]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.308ns  (logic 0.518ns (39.610%)  route 0.790ns (60.390%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0][6]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0][6]/Q
                         net (fo=2, routed)           0.790     1.308    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0][6]
    SLICE_X63Y15         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.513    -1.463    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X63Y15         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[6]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[3][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.302ns  (logic 0.456ns (35.010%)  route 0.846ns (64.990%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[3][1]/C
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[3][1]/Q
                         net (fo=2, routed)           0.846     1.302    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[3][1]
    SLICE_X61Y16         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.511    -1.465    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y16         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg3_reg[1]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[5][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.298ns  (logic 0.518ns (39.920%)  route 0.780ns (60.080%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[5][4]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[5][4]/Q
                         net (fo=2, routed)           0.780     1.298    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[5][4]
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.508    -1.468    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg5_reg[4]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[25][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.288ns  (logic 0.456ns (35.417%)  route 0.832ns (64.583%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[25][0]/C
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[25][0]/Q
                         net (fo=2, routed)           0.832     1.288    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[25][0]
    SLICE_X58Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.501    -1.475    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X58Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[0]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[4][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.257ns  (logic 0.456ns (36.273%)  route 0.801ns (63.727%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[4][4]/C
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[4][4]/Q
                         net (fo=2, routed)           0.801     1.257    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[4][4]
    SLICE_X62Y19         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.508    -1.468    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X62Y19         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg4_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[5][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[5][0]/C
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[5][0]/Q
                         net (fo=2, routed)           0.110     0.251    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[5][0]
    SLICE_X61Y16         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.857    -0.814    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y16         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg5_reg[0]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[1][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.187%)  route 0.124ns (46.813%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[1][6]/C
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[1][6]/Q
                         net (fo=2, routed)           0.124     0.265    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[1][6]
    SLICE_X62Y19         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.856    -0.815    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X62Y19         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg1_reg[6]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.148ns (55.780%)  route 0.117ns (44.220%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0][7]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0][7]/Q
                         net (fo=2, routed)           0.117     0.265    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0][7]
    SLICE_X62Y19         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.856    -0.815    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X62Y19         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[7]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.871%)  route 0.126ns (47.129%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[1][4]/C
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[1][4]/Q
                         net (fo=2, routed)           0.126     0.267    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[1][4]
    SLICE_X62Y19         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.856    -0.815    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X62Y19         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg1_reg[4]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.967%)  route 0.130ns (48.033%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0][0]/C
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0][0]/Q
                         net (fo=2, routed)           0.130     0.271    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[0][0]
    SLICE_X62Y15         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -0.811    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X62Y15         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg0_reg[0]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[4][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.146%)  route 0.118ns (41.854%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[4][2]/C
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[4][2]/Q
                         net (fo=2, routed)           0.118     0.282    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[4][2]
    SLICE_X60Y16         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.857    -0.814    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X60Y16         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg4_reg[2]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[1][0]/C
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[1][0]/Q
                         net (fo=2, routed)           0.122     0.286    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[1][0]
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.855    -0.816    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y18         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg1_reg[0]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[25][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[25][5]/C
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[25][5]/Q
                         net (fo=2, routed)           0.122     0.286    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[25][5]
    SLICE_X61Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.848    -0.823    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X61Y24         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg25_reg[5]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[3][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[3][7]/C
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[3][7]/Q
                         net (fo=2, routed)           0.122     0.286    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[3][7]
    SLICE_X64Y16         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.859    -0.812    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X64Y16         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg3_reg[7]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[3][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_BLOCK_i/BlockRAM_0/U0/DataReg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@2.976ns period=5.952ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.913ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.451ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE                         0.000     0.000 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[3][5]/C
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[3][5]/Q
                         net (fo=2, routed)           0.122     0.286    PWM_BLOCK_i/BlockRAM_0/U0/RAMArray_reg[3][5]
    SLICE_X64Y16         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out1_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.859    -0.812    PWM_BLOCK_i/BlockRAM_0/U0/SYSCLK
    SLICE_X64Y16         FDRE                                         r  PWM_BLOCK_i/BlockRAM_0/U0/DataReg3_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_PWM_BLOCK_clk_wiz_0_0

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EXT_SDA_IO
                            (input port)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.981ns  (logic 1.574ns (17.526%)  route 7.407ns (82.474%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 40.193 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  EXT_SDA_IO (INOUT)
                         net (fo=1, unset)            0.000     0.000    EXT_SDA_IO_IOBUF_inst/IO
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  EXT_SDA_IO_IOBUF_inst/IBUF/O
                         net (fo=32, routed)          7.407     8.857    PWM_BLOCK_i/I2CMaster_0/U0/SDA_INPUT
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.981 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[7]_i_1/O
                         net (fo=1, routed)           0.000     8.981    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[7]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.502    40.193    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X63Y25         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 EXT_SDA_IO
                            (input port)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.963ns  (logic 1.574ns (17.561%)  route 7.389ns (82.439%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 40.193 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  EXT_SDA_IO (INOUT)
                         net (fo=1, unset)            0.000     0.000    EXT_SDA_IO_IOBUF_inst/IO
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  EXT_SDA_IO_IOBUF_inst/IBUF/O
                         net (fo=32, routed)          7.389     8.839    PWM_BLOCK_i/I2CMaster_0/U0/SDA_INPUT
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.963 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[13]_i_1/O
                         net (fo=1, routed)           0.000     8.963    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[13]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.502    40.193    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X63Y25         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 EXT_SDA_IO
                            (input port)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.832ns  (logic 1.574ns (17.822%)  route 7.258ns (82.178%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 40.195 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  EXT_SDA_IO (INOUT)
                         net (fo=1, unset)            0.000     0.000    EXT_SDA_IO_IOBUF_inst/IO
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  EXT_SDA_IO_IOBUF_inst/IBUF/O
                         net (fo=32, routed)          7.258     8.708    PWM_BLOCK_i/I2CMaster_0/U0/SDA_INPUT
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[15]_i_1/O
                         net (fo=1, routed)           0.000     8.832    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[15]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.504    40.195    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X63Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 EXT_SDA_IO
                            (input port)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.813ns  (logic 1.574ns (17.860%)  route 7.239ns (82.140%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 40.193 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  EXT_SDA_IO (INOUT)
                         net (fo=1, unset)            0.000     0.000    EXT_SDA_IO_IOBUF_inst/IO
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  EXT_SDA_IO_IOBUF_inst/IBUF/O
                         net (fo=32, routed)          7.239     8.689    PWM_BLOCK_i/I2CMaster_0/U0/SDA_INPUT
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.813 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[5]_i_1/O
                         net (fo=1, routed)           0.000     8.813    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[5]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.502    40.193    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X63Y25         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 EXT_SDA_IO
                            (input port)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.801ns  (logic 1.574ns (17.885%)  route 7.227ns (82.115%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 40.195 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  EXT_SDA_IO (INOUT)
                         net (fo=1, unset)            0.000     0.000    EXT_SDA_IO_IOBUF_inst/IO
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  EXT_SDA_IO_IOBUF_inst/IBUF/O
                         net (fo=32, routed)          7.227     8.677    PWM_BLOCK_i/I2CMaster_0/U0/SDA_INPUT
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[0]_i_1/O
                         net (fo=1, routed)           0.000     8.801    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[0]_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.504    40.195    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X59Y27         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 EXT_SDA_IO
                            (input port)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.664ns  (logic 1.574ns (18.167%)  route 7.090ns (81.833%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 40.195 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  EXT_SDA_IO (INOUT)
                         net (fo=1, unset)            0.000     0.000    EXT_SDA_IO_IOBUF_inst/IO
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  EXT_SDA_IO_IOBUF_inst/IBUF/O
                         net (fo=32, routed)          7.090     8.540    PWM_BLOCK_i/I2CMaster_0/U0/SDA_INPUT
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.664 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[6]_i_1/O
                         net (fo=1, routed)           0.000     8.664    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[6]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.504    40.195    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X62Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 EXT_SDA_IO
                            (input port)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.664ns  (logic 1.574ns (18.167%)  route 7.090ns (81.833%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 40.195 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  EXT_SDA_IO (INOUT)
                         net (fo=1, unset)            0.000     0.000    EXT_SDA_IO_IOBUF_inst/IO
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  EXT_SDA_IO_IOBUF_inst/IBUF/O
                         net (fo=32, routed)          7.090     8.540    PWM_BLOCK_i/I2CMaster_0/U0/SDA_INPUT
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.664 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[13]_i_1/O
                         net (fo=1, routed)           0.000     8.664    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[13]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.504    40.195    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X63Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 EXT_SDA_IO
                            (input port)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.468ns  (logic 1.574ns (18.588%)  route 6.894ns (81.412%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 40.196 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  EXT_SDA_IO (INOUT)
                         net (fo=1, unset)            0.000     0.000    EXT_SDA_IO_IOBUF_inst/IO
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  EXT_SDA_IO_IOBUF_inst/IBUF/O
                         net (fo=32, routed)          6.894     8.344    PWM_BLOCK_i/I2CMaster_0/U0/SDA_INPUT
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.468 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[7]_i_1/O
                         net (fo=1, routed)           0.000     8.468    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[7]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.505    40.196    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X63Y27         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 EXT_SDA_IO
                            (input port)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.466ns  (logic 1.574ns (18.592%)  route 6.892ns (81.408%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 40.195 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  EXT_SDA_IO (INOUT)
                         net (fo=1, unset)            0.000     0.000    EXT_SDA_IO_IOBUF_inst/IO
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  EXT_SDA_IO_IOBUF_inst/IBUF/O
                         net (fo=32, routed)          6.892     8.342    PWM_BLOCK_i/I2CMaster_0/U0/SDA_INPUT
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.124     8.466 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[15]_i_1/O
                         net (fo=1, routed)           0.000     8.466    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[15]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.504    40.195    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X60Y27         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 EXT_SDA_IO
                            (input port)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.442ns  (logic 1.574ns (18.645%)  route 6.868ns (81.355%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 40.195 - 41.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  EXT_SDA_IO (INOUT)
                         net (fo=1, unset)            0.000     0.000    EXT_SDA_IO_IOBUF_inst/IO
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  EXT_SDA_IO_IOBUF_inst/IBUF/O
                         net (fo=32, routed)          6.868     8.318    PWM_BLOCK_i/I2CMaster_0/U0/SDA_INPUT
    SLICE_X62Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.442 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[4]_i_1/O
                         net (fo=1, routed)           0.000     8.442    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[4]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.072 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.234    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.012 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.600    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.691 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         1.504    40.195    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X62Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[4]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/RW_reg/G
                            (positive level-sensitive latch)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.203ns (44.623%)  route 0.252ns (55.377%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         LDCE                         0.000     0.000 r  PWM_BLOCK_i/I2CMaster_0/U0/RW_reg/G
    SLICE_X55Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  PWM_BLOCK_i/I2CMaster_0/U0/RW_reg/Q
                         net (fo=33, routed)          0.252     0.410    PWM_BLOCK_i/I2CMaster_0/U0/RW
    SLICE_X54Y26         LUT6 (Prop_lut6_I2_O)        0.045     0.455 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[11]_i_1/O
                         net (fo=1, routed)           0.000     0.455    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ[11]_i_1_n_0
    SLICE_X54Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    39.433 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    39.967    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.822    40.817    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X54Y26         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_Z_READ_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.303%)  route 0.439ns (75.697%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE                         0.000     0.000 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/C
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/Q
                         net (fo=27, routed)          0.439     0.580    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT
    SLICE_X60Y29         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.853    -0.818    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X60Y29         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[0]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.303%)  route 0.439ns (75.697%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE                         0.000     0.000 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/C
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/Q
                         net (fo=27, routed)          0.439     0.580    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT
    SLICE_X60Y29         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.853    -0.818    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X60Y29         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[1]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.303%)  route 0.439ns (75.697%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE                         0.000     0.000 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/C
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/Q
                         net (fo=27, routed)          0.439     0.580    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT
    SLICE_X60Y29         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.853    -0.818    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X60Y29         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[2]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.141ns (24.303%)  route 0.439ns (75.697%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE                         0.000     0.000 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/C
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/Q
                         net (fo=27, routed)          0.439     0.580    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT
    SLICE_X60Y29         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.853    -0.818    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X60Y29         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/END_DIV_reg[3]/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/SCL_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.652%)  route 0.421ns (69.348%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE                         0.000     0.000 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/C
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/Q
                         net (fo=27, routed)          0.421     0.562    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.607 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_RESET_i_1/O
                         net (fo=1, routed)           0.000     0.607    PWM_BLOCK_i/I2CMaster_0/U0/SCL_RESET_i_1_n_0
    SLICE_X59Y28         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.852    -0.819    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X59Y28         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_RESET_reg/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/SDA_INIT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.115%)  route 0.432ns (69.885%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE                         0.000     0.000 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/C
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/Q
                         net (fo=27, routed)          0.432     0.573    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT
    SLICE_X61Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.618 r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_INIT_i_1/O
                         net (fo=1, routed)           0.000     0.618    PWM_BLOCK_i/I2CMaster_0/U0/SDA_INIT_i_1_n_0
    SLICE_X61Y29         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_INIT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.853    -0.818    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X61Y29         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SDA_INIT_reg/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/SCL_INIT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.186ns (27.811%)  route 0.483ns (72.189%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE                         0.000     0.000 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/C
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/Q
                         net (fo=27, routed)          0.483     0.624    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT
    SLICE_X59Y28         LUT5 (Prop_lut5_I3_O)        0.045     0.669 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_INIT_i_1/O
                         net (fo=1, routed)           0.000     0.669    PWM_BLOCK_i/I2CMaster_0/U0/SCL_INIT_i_1_n_0
    SLICE_X59Y28         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_INIT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.852    -0.819    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X59Y28         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_INIT_reg/C

Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/RW_reg/G
                            (positive level-sensitive latch)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.203ns (30.093%)  route 0.472ns (69.907%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         LDCE                         0.000     0.000 r  PWM_BLOCK_i/I2CMaster_0/U0/RW_reg/G
    SLICE_X55Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  PWM_BLOCK_i/I2CMaster_0/U0/RW_reg/Q
                         net (fo=33, routed)          0.472     0.630    PWM_BLOCK_i/I2CMaster_0/U0/RW
    SLICE_X60Y27         LUT6 (Prop_lut6_I2_O)        0.045     0.675 r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[15]_i_1/O
                         net (fo=1, routed)           0.000     0.675    PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ[15]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    39.433 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    39.967    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.851    40.846    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X60Y27         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/GYRO_X_READ_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PWM_BLOCK_i/I2CMaster_0/U0/SCL_READ_HIGH_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_PWM_BLOCK_clk_wiz_0_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.186ns (27.432%)  route 0.492ns (72.568%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      1.028ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.680ns
    Phase Error              (PE):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE                         0.000     0.000 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/C
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT_reg/Q
                         net (fo=27, routed)          0.492     0.633    PWM_BLOCK_i/I2CMaster_0/U0/SCL_CLK_INIT
    SLICE_X58Y28         LUT6 (Prop_lut6_I4_O)        0.045     0.678 r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_READ_HIGH_i_1/O
                         net (fo=1, routed)           0.000     0.678    PWM_BLOCK_i/I2CMaster_0/U0/SCL_READ_HIGH_i_1_n_0
    SLICE_X58Y28         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_READ_HIGH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_PWM_BLOCK_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    41.667    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PWM_BLOCK_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PWM_BLOCK_i/clk_wiz_0/inst/clk_in1_PWM_BLOCK_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    39.433 f  PWM_BLOCK_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    39.967    PWM_BLOCK_i/clk_wiz_0/inst/clk_out2_PWM_BLOCK_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PWM_BLOCK_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=114, routed)         0.852    40.847    PWM_BLOCK_i/I2CMaster_0/U0/I2C_MASTER_CLK
    SLICE_X58Y28         FDRE                                         r  PWM_BLOCK_i/I2CMaster_0/U0/SCL_READ_HIGH_reg/C  (IS_INVERTED)





