{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 16:54:23 2019 " "Info: Processing started: Mon Jun 10 16:54:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoII -c ProjetoII --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoII -c ProjetoII --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Z\[0\]\$latch " "Warning: Node \"Z\[0\]\$latch\" is a latch" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Z\[1\]\$latch " "Warning: Node \"Z\[1\]\$latch\" is a latch" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Z\[2\]\$latch " "Warning: Node \"Z\[2\]\$latch\" is a latch" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Z\[3\]\$latch " "Warning: Node \"Z\[3\]\$latch\" is a latch" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "func\[2\] " "Info: Assuming node \"func\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "func\[0\] " "Info: Assuming node \"func\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "func\[1\] " "Info: Assuming node \"func\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux4~0 " "Info: Detected gated clock \"Mux4~0\" as buffer" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 -1 0 } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/programfiles/quartus/quartus9/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Mux4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Z\[1\]\$latch A\[0\] func\[2\] 4.746 ns register " "Info: tsu for register \"Z\[1\]\$latch\" (data pin = \"A\[0\]\", clock pin = \"func\[2\]\") is 4.746 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.809 ns + Longest pin register " "Info: + Longest pin to register delay is 8.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns A\[0\] 1 PIN PIN_AA9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 7; PIN Node = 'A\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.758 ns) + CELL(0.309 ns) 5.839 ns Add0~7 2 COMB LCCOMB_X15_Y10_N18 2 " "Info: 2: + IC(4.758 ns) + CELL(0.309 ns) = 5.839 ns; Loc. = LCCOMB_X15_Y10_N18; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.067 ns" { A[0] Add0~7 } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.964 ns Add0~10 3 COMB LCCOMB_X15_Y10_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 5.964 ns; Loc. = LCCOMB_X15_Y10_N20; Fanout = 1; COMB Node = 'Add0~10'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~7 Add0~10 } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.378 ns) 6.654 ns Mux1~0 4 COMB LCCOMB_X15_Y10_N12 1 " "Info: 4: + IC(0.312 ns) + CELL(0.378 ns) = 6.654 ns; Loc. = LCCOMB_X15_Y10_N12; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.690 ns" { Add0~10 Mux1~0 } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.883 ns) + CELL(0.272 ns) 8.809 ns Z\[1\]\$latch 5 REG LCCOMB_X21_Y23_N16 1 " "Info: 5: + IC(1.883 ns) + CELL(0.272 ns) = 8.809 ns; Loc. = LCCOMB_X21_Y23_N16; Fanout = 1; REG Node = 'Z\[1\]\$latch'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "2.155 ns" { Mux1~0 Z[1]$latch } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.856 ns ( 21.07 % ) " "Info: Total cell delay = 1.856 ns ( 21.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.953 ns ( 78.93 % ) " "Info: Total interconnect delay = 6.953 ns ( 78.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "8.809 ns" { A[0] Add0~7 Add0~10 Mux1~0 Z[1]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "8.809 ns" { A[0] {} A[0]~combout {} Add0~7 {} Add0~10 {} Mux1~0 {} Z[1]$latch {} } { 0.000ns 0.000ns 4.758ns 0.000ns 0.312ns 1.883ns } { 0.000ns 0.772ns 0.309ns 0.125ns 0.378ns 0.272ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.503 ns + " "Info: + Micro setup delay of destination is 0.503 ns" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "func\[2\] destination 4.566 ns - Shortest register " "Info: - Shortest clock path from clock \"func\[2\]\" to destination register is 4.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns func\[2\] 1 CLK PIN_D11 9 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D11; Fanout = 9; CLK Node = 'func\[2\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[2] } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.053 ns) 2.202 ns Mux4~0 2 COMB LCCOMB_X15_Y10_N30 1 " "Info: 2: + IC(1.322 ns) + CELL(0.053 ns) = 2.202 ns; Loc. = LCCOMB_X15_Y10_N30; Fanout = 1; COMB Node = 'Mux4~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.375 ns" { func[2] Mux4~0 } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.000 ns) 3.615 ns Mux4~0clkctrl 3 COMB CLKCTRL_G2 4 " "Info: 3: + IC(1.413 ns) + CELL(0.000 ns) = 3.615 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'Mux4~0clkctrl'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.413 ns" { Mux4~0 Mux4~0clkctrl } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.053 ns) 4.566 ns Z\[1\]\$latch 4 REG LCCOMB_X21_Y23_N16 1 " "Info: 4: + IC(0.898 ns) + CELL(0.053 ns) = 4.566 ns; Loc. = LCCOMB_X21_Y23_N16; Fanout = 1; REG Node = 'Z\[1\]\$latch'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.951 ns" { Mux4~0clkctrl Z[1]$latch } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.933 ns ( 20.43 % ) " "Info: Total cell delay = 0.933 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.633 ns ( 79.57 % ) " "Info: Total interconnect delay = 3.633 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.566 ns" { func[2] Mux4~0 Mux4~0clkctrl Z[1]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "4.566 ns" { func[2] {} func[2]~combout {} Mux4~0 {} Mux4~0clkctrl {} Z[1]$latch {} } { 0.000ns 0.000ns 1.322ns 1.413ns 0.898ns } { 0.000ns 0.827ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "8.809 ns" { A[0] Add0~7 Add0~10 Mux1~0 Z[1]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "8.809 ns" { A[0] {} A[0]~combout {} Add0~7 {} Add0~10 {} Mux1~0 {} Z[1]$latch {} } { 0.000ns 0.000ns 4.758ns 0.000ns 0.312ns 1.883ns } { 0.000ns 0.772ns 0.309ns 0.125ns 0.378ns 0.272ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.566 ns" { func[2] Mux4~0 Mux4~0clkctrl Z[1]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "4.566 ns" { func[2] {} func[2]~combout {} Mux4~0 {} Mux4~0clkctrl {} Z[1]$latch {} } { 0.000ns 0.000ns 1.322ns 1.413ns 0.898ns } { 0.000ns 0.827ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "func\[0\] Z\[2\] Z\[2\]\$latch 8.667 ns register " "Info: tco from clock \"func\[0\]\" to destination pin \"Z\[2\]\" through register \"Z\[2\]\$latch\" is 8.667 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "func\[0\] source 4.720 ns + Longest register " "Info: + Longest clock path from clock \"func\[0\]\" to source register is 4.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns func\[0\] 1 CLK PIN_Y16 14 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y16; Fanout = 14; CLK Node = 'func\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[0] } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.225 ns) 2.280 ns Mux4~0 2 COMB LCCOMB_X15_Y10_N30 1 " "Info: 2: + IC(1.208 ns) + CELL(0.225 ns) = 2.280 ns; Loc. = LCCOMB_X15_Y10_N30; Fanout = 1; COMB Node = 'Mux4~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.433 ns" { func[0] Mux4~0 } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.000 ns) 3.693 ns Mux4~0clkctrl 3 COMB CLKCTRL_G2 4 " "Info: 3: + IC(1.413 ns) + CELL(0.000 ns) = 3.693 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'Mux4~0clkctrl'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.413 ns" { Mux4~0 Mux4~0clkctrl } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.154 ns) 4.720 ns Z\[2\]\$latch 4 REG LCCOMB_X17_Y17_N16 1 " "Info: 4: + IC(0.873 ns) + CELL(0.154 ns) = 4.720 ns; Loc. = LCCOMB_X17_Y17_N16; Fanout = 1; REG Node = 'Z\[2\]\$latch'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.027 ns" { Mux4~0clkctrl Z[2]$latch } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.226 ns ( 25.97 % ) " "Info: Total cell delay = 1.226 ns ( 25.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.494 ns ( 74.03 % ) " "Info: Total interconnect delay = 3.494 ns ( 74.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.720 ns" { func[0] Mux4~0 Mux4~0clkctrl Z[2]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "4.720 ns" { func[0] {} func[0]~combout {} Mux4~0 {} Mux4~0clkctrl {} Z[2]$latch {} } { 0.000ns 0.000ns 1.208ns 1.413ns 0.873ns } { 0.000ns 0.847ns 0.225ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.947 ns + Longest register pin " "Info: + Longest register to pin delay is 3.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Z\[2\]\$latch 1 REG LCCOMB_X17_Y17_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y17_N16; Fanout = 1; REG Node = 'Z\[2\]\$latch'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Z[2]$latch } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.813 ns) + CELL(2.134 ns) 3.947 ns Z\[2\] 2 PIN PIN_K4 0 " "Info: 2: + IC(1.813 ns) + CELL(2.134 ns) = 3.947 ns; Loc. = PIN_K4; Fanout = 0; PIN Node = 'Z\[2\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.947 ns" { Z[2]$latch Z[2] } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 54.07 % ) " "Info: Total cell delay = 2.134 ns ( 54.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.813 ns ( 45.93 % ) " "Info: Total interconnect delay = 1.813 ns ( 45.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.947 ns" { Z[2]$latch Z[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "3.947 ns" { Z[2]$latch {} Z[2] {} } { 0.000ns 1.813ns } { 0.000ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.720 ns" { func[0] Mux4~0 Mux4~0clkctrl Z[2]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "4.720 ns" { func[0] {} func[0]~combout {} Mux4~0 {} Mux4~0clkctrl {} Z[2]$latch {} } { 0.000ns 0.000ns 1.208ns 1.413ns 0.873ns } { 0.000ns 0.847ns 0.225ns 0.000ns 0.154ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "3.947 ns" { Z[2]$latch Z[2] } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "3.947 ns" { Z[2]$latch {} Z[2] {} } { 0.000ns 1.813ns } { 0.000ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Z\[0\]\$latch func\[2\] func\[0\] -1.324 ns register " "Info: th for register \"Z\[0\]\$latch\" (data pin = \"func\[2\]\", clock pin = \"func\[0\]\") is -1.324 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "func\[0\] destination 4.613 ns + Longest register " "Info: + Longest clock path from clock \"func\[0\]\" to destination register is 4.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns func\[0\] 1 CLK PIN_Y16 14 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y16; Fanout = 14; CLK Node = 'func\[0\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[0] } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.225 ns) 2.280 ns Mux4~0 2 COMB LCCOMB_X15_Y10_N30 1 " "Info: 2: + IC(1.208 ns) + CELL(0.225 ns) = 2.280 ns; Loc. = LCCOMB_X15_Y10_N30; Fanout = 1; COMB Node = 'Mux4~0'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.433 ns" { func[0] Mux4~0 } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.000 ns) 3.693 ns Mux4~0clkctrl 3 COMB CLKCTRL_G2 4 " "Info: 3: + IC(1.413 ns) + CELL(0.000 ns) = 3.693 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'Mux4~0clkctrl'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "1.413 ns" { Mux4~0 Mux4~0clkctrl } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.053 ns) 4.613 ns Z\[0\]\$latch 4 REG LCCOMB_X15_Y17_N20 1 " "Info: 4: + IC(0.867 ns) + CELL(0.053 ns) = 4.613 ns; Loc. = LCCOMB_X15_Y17_N20; Fanout = 1; REG Node = 'Z\[0\]\$latch'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.920 ns" { Mux4~0clkctrl Z[0]$latch } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.125 ns ( 24.39 % ) " "Info: Total cell delay = 1.125 ns ( 24.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.488 ns ( 75.61 % ) " "Info: Total interconnect delay = 3.488 ns ( 75.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.613 ns" { func[0] Mux4~0 Mux4~0clkctrl Z[0]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "4.613 ns" { func[0] {} func[0]~combout {} Mux4~0 {} Mux4~0clkctrl {} Z[0]$latch {} } { 0.000ns 0.000ns 1.208ns 1.413ns 0.867ns } { 0.000ns 0.847ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.937 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns func\[2\] 1 CLK PIN_D11 9 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D11; Fanout = 9; CLK Node = 'func\[2\]'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "" { func[2] } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.312 ns) + CELL(0.366 ns) 5.505 ns Mux0~9 2 COMB LCCOMB_X15_Y17_N22 1 " "Info: 2: + IC(4.312 ns) + CELL(0.366 ns) = 5.505 ns; Loc. = LCCOMB_X15_Y17_N22; Fanout = 1; COMB Node = 'Mux0~9'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.678 ns" { func[2] Mux0~9 } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.225 ns) 5.937 ns Z\[0\]\$latch 3 REG LCCOMB_X15_Y17_N20 1 " "Info: 3: + IC(0.207 ns) + CELL(0.225 ns) = 5.937 ns; Loc. = LCCOMB_X15_Y17_N20; Fanout = 1; REG Node = 'Z\[0\]\$latch'" {  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "0.432 ns" { Mux0~9 Z[0]$latch } "NODE_NAME" } } { "ULA.v" "" { Text "D:/Users/alpvj/Desktop/ProjetoII-SD/ULA.v" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.418 ns ( 23.88 % ) " "Info: Total cell delay = 1.418 ns ( 23.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.519 ns ( 76.12 % ) " "Info: Total interconnect delay = 4.519 ns ( 76.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.937 ns" { func[2] Mux0~9 Z[0]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "5.937 ns" { func[2] {} func[2]~combout {} Mux0~9 {} Z[0]$latch {} } { 0.000ns 0.000ns 4.312ns 0.207ns } { 0.000ns 0.827ns 0.366ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "4.613 ns" { func[0] Mux4~0 Mux4~0clkctrl Z[0]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "4.613 ns" { func[0] {} func[0]~combout {} Mux4~0 {} Mux4~0clkctrl {} Z[0]$latch {} } { 0.000ns 0.000ns 1.208ns 1.413ns 0.867ns } { 0.000ns 0.847ns 0.225ns 0.000ns 0.053ns } "" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartus/quartus9/quartus/bin64/TimingClosureFloorplan.fld" "" "5.937 ns" { func[2] Mux0~9 Z[0]$latch } "NODE_NAME" } } { "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartus/quartus9/quartus/bin64/Technology_Viewer.qrui" "5.937 ns" { func[2] {} func[2]~combout {} Mux0~9 {} Z[0]$latch {} } { 0.000ns 0.000ns 4.312ns 0.207ns } { 0.000ns 0.827ns 0.366ns 0.225ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 16:54:23 2019 " "Info: Processing ended: Mon Jun 10 16:54:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
