{"id": 1, "label": "clean", "template_id": "clean_0", "code": "module m_7nyxgq(input a_e2azs2, input b_p05xg5, output y_fnx58q);\n  wire w_oxvpks;\n  assign w_oxvpks = a_zoa1qk ^ b_0ftgc4;\n  assign y_a9bfsy = a_zoa1qk ? w_oxvpks : b_0ftgc4;\n  assign y_fnx58q = a_e2azs2 & b_p05xg5;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 2, "label": "missing_default", "template_id": "case_1", "code": "module m_6uh4qy(input [1:0] sel_rpnt5t, output reg y_6s4tvx);\n  wire w_gimgik;\n  assign w_gimgik = a_nutfyr ^ b_nfpwia;\n  assign y_i2ynuh = a_nutfyr ? w_gimgik : b_nfpwia;\n  always @(*) begin\n    case(sel_rpnt5t)\n      2'b00: y_6s4tvx = 1'b0;\n      2'b01: y_6s4tvx = 1'b1;\n      2'b10: y_6s4tvx = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 3, "label": "width_mismatch", "template_id": "width_0", "code": "module m_25q44t(input [3:0] a_bpamg7, output [2:0] y_ig1p0x);\n  wire w_zq208x;\n  assign w_zq208x = a_tuya9q ^ b_wpr19p;\n  assign y_ynpq4o = a_tuya9q ? w_zq208x : b_wpr19p;\n  assign y_ig1p0x = a_bpamg7;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_ig1p0x'."}
{"id": 4, "label": "width_mismatch", "template_id": "width_0", "code": "module m_wr2n0b(input [2:0] a_csrxdu, output [1:0] y_d72m6b);\n  wire w_vq6qmg;\n  assign w_vq6qmg = a_veclzs ^ b_s0mv69;\n  assign y_txm8fs = a_veclzs ? w_vq6qmg : b_s0mv69;\n  assign y_d72m6b = a_csrxdu;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_d72m6b'."}
{"id": 5, "label": "clean", "template_id": "clean_0", "code": "module m_5ciyjp(input a_ykubud, input b_97klkw, output y_9y7k4a);\n  wire w_or777o;\n  assign w_or777o = a_20tq8b ^ b_ubfjx6;\n  assign y_rovgdx = a_20tq8b ? w_or777o : b_ubfjx6;\n  assign y_9y7k4a = a_ykubud & b_97klkw;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 6, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_foelg4(input a_y74yc4, input b_y3ld5c, input c_wi5g7c, output y_wfmxla);\n  wire w_7mw3h0;\n  assign w_7mw3h0 = a_gnmmr8 ^ b_wvofz1;\n  assign y_418ma8 = a_gnmmr8 ? w_7mw3h0 : b_wvofz1;\n  wire t_hpg9cm;\n  assign t_hpg9cm = a_y74yc4 & b_y3ld5c;\n  assign t_hpg9cm = (c_wi5g7c) ? a_y74yc4 : b_y3ld5c;\n  assign y_wfmxla = t_hpg9cm;\nendmodule\n", "log": "Error: net 't_hpg9cm' is assigned from more than one source."}
{"id": 7, "label": "clean", "template_id": "clean_0", "code": "module m_968psi(input a_a4bgoo, input b_6sitct, output y_2692xf);\n  wire w_8l61er;\n  assign w_8l61er = a_xkldc8 ^ b_8cdy33;\n  assign y_rt19uo = a_xkldc8 ? w_8l61er : b_8cdy33;\n  assign y_2692xf = a_a4bgoo & b_6sitct;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 8, "label": "unused_signal", "template_id": "unused_1", "code": "module m_32sju6(input a_l8jckr, input b_itswma, output y_cz74yp);\n  wire w_h39myr;\n  assign w_h39myr = a_teuwdz ^ b_k3reru;\n  assign y_179oke = a_teuwdz ? w_h39myr : b_k3reru;\n  wire t_ubsqgc;\n  assign t_ubsqgc = a_l8jckr | b_itswma;\n  assign y_cz74yp = a_l8jckr & b_itswma;\nendmodule\n", "log": "Warning: declaration 't_ubsqgc' does not affect outputs."}
{"id": 9, "label": "clean", "template_id": "clean_0", "code": "module m_r0avm8(input a_dlfuvi, input b_vv8ynn, output y_ld8z6t);\n  wire w_gsqv08;\n  assign w_gsqv08 = a_lx7wg2 ^ b_e19hrf;\n  assign y_5jfr5t = a_lx7wg2 ? w_gsqv08 : b_e19hrf;\n  assign y_ld8z6t = a_dlfuvi & b_vv8ynn;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 10, "label": "clean", "template_id": "clean_0", "code": "module m_eqtse2(input a_a6vzqw, input b_rxhdc9, output y_zly3i9);\n  wire w_ke4nqs;\n  assign w_ke4nqs = a_c1dslr ^ b_1t9hzh;\n  assign y_xx3dza = a_c1dslr ? w_ke4nqs : b_1t9hzh;\n  assign y_zly3i9 = a_a6vzqw & b_rxhdc9;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 11, "label": "clean", "template_id": "clean_0", "code": "module m_tklel5(input a_em2kxl, input b_cc4lor, output y_pf4c57);\n  wire w_3spicb;\n  assign w_3spicb = a_zp9519 ^ b_thj9y2;\n  assign y_4hyiq9 = a_zp9519 ? w_3spicb : b_thj9y2;\n  assign y_pf4c57 = a_em2kxl & b_cc4lor;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 12, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_qnpzee(a_zhte7s, b_7d1ifr, y_g3mtwe) input a_zhte7s, b_7d1ifr; output y_g3mtwe assign y_g3mtwe = a_zhte7s | b_7d1ifr; endmodule", "log": "Error: expected ';' before statement."}
{"id": 13, "label": "missing_default", "template_id": "case_0", "code": "module m_sou6t5(input [1:0] sel_qm7jr7, output reg y_ev4i19);\n  wire w_fo35zf;\n  assign w_fo35zf = a_dl1ufk ^ b_dhzrhi;\n  assign y_sfbmgs = a_dl1ufk ? w_fo35zf : b_dhzrhi;\n  always @(*) begin\n    case(sel_qm7jr7)\n      2'b00: y_ev4i19 = 1'b0;\n      2'b01: y_ev4i19 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 14, "label": "clean", "template_id": "clean_0", "code": "module m_iposzs(input a_t2wcfn, input b_21mbc4, output y_qn142f);\n  wire w_yarba1;\n  assign w_yarba1 = a_ao56iw ^ b_q0dmzn;\n  assign y_33fmzs = a_ao56iw ? w_yarba1 : b_q0dmzn;\n  assign y_qn142f = a_t2wcfn & b_21mbc4;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 15, "label": "missing_default", "template_id": "case_0", "code": "module m_qnowz5(input [1:0] sel_jj5au7, output reg y_4tu6l9);\n  wire w_pswpqt;\n  assign w_pswpqt = a_fo5cbe ^ b_06btbs;\n  assign y_junh4o = a_fo5cbe ? w_pswpqt : b_06btbs;\n  always @(*) begin\n    case(sel_jj5au7)\n      2'b00: y_4tu6l9 = 1'b0;\n      2'b01: y_4tu6l9 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 16, "label": "clean", "template_id": "clean_0", "code": "module m_09zwdi(input a_nybp78, input b_7syjzt, output y_oyhbhl);\n  wire w_lz6dj7;\n  assign w_lz6dj7 = a_a0b3ti ^ b_s62c9b;\n  assign y_w96p9b = a_a0b3ti ? w_lz6dj7 : b_s62c9b;\n  assign y_oyhbhl = a_nybp78 & b_7syjzt;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 17, "label": "clean", "template_id": "clean_0", "code": "module m_nlqhhb(input a_cun07g, input b_xb1swb, output y_hjr8qm);\n  wire w_eutlvm;\n  assign w_eutlvm = a_ikcht2 ^ b_cuiprf;\n  assign y_dg7fer = a_ikcht2 ? w_eutlvm : b_cuiprf;\n  assign y_hjr8qm = a_cun07g & b_xb1swb;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 18, "label": "latch_inference", "template_id": "latch_1", "code": "module m_z9oldv(input en_97ed8v, input d_32xqra, output reg q_emavyp);\n  wire w_zqgkzk;\n  assign w_zqgkzk = a_kukjdu ^ b_xccivt;\n  assign y_pqlkak = a_kukjdu ? w_zqgkzk : b_xccivt;\n  always @(*) begin\n    if (en_97ed8v) q_emavyp = d_32xqra;\n    // other path leaves q_emavyp unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_emavyp' may not be assigned on all control paths."}
{"id": 19, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_l0anmh(input clk_fxyijo, input d_udjer1, output reg q_tpl3pu);\n  wire w_qj2op0;\n  assign w_qj2op0 = a_9hillc ^ b_1cco6s;\n  assign y_zoyke0 = a_9hillc ? w_qj2op0 : b_1cco6s;\n  always @(posedge clk_fxyijo) begin\n    q_tpl3pu = d_udjer1;\n    q_tpl3pu = q_tpl3pu;\n    // extra ops using tmp_8me4ga\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_tpl3pu'."}
{"id": 20, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_5p0hau(input clk_5wbmt5, input d_iw5vte, output reg q_twtmz5);\n  wire w_wz4ht9;\n  assign w_wz4ht9 = a_hmsj6j ^ b_rhvw2k;\n  assign y_i2adl1 = a_hmsj6j ? w_wz4ht9 : b_rhvw2k;\n  always @(posedge clk_5wbmt5) begin\n    q_twtmz5 = d_iw5vte;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_twtmz5'."}
{"id": 21, "label": "width_mismatch", "template_id": "width_0", "code": "module m_9ua82m(input [3:0] a_cirek7, output [2:0] y_2b3jaj);\n  wire w_5yj16k;\n  assign w_5yj16k = a_coluvx ^ b_0r0b84;\n  assign y_lee5h5 = a_coluvx ? w_5yj16k : b_0r0b84;\n  assign y_2b3jaj = a_cirek7;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_2b3jaj'."}
{"id": 22, "label": "missing_default", "template_id": "case_0", "code": "module m_anyh5q(input [1:0] sel_qsrn06, output reg y_wyc6oo);\n  wire w_8136wx;\n  assign w_8136wx = a_rr5cyx ^ b_okzbty;\n  assign y_vo9stj = a_rr5cyx ? w_8136wx : b_okzbty;\n  always @(*) begin\n    case(sel_qsrn06)\n      2'b00: y_wyc6oo = 1'b0;\n      2'b01: y_wyc6oo = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 23, "label": "width_mismatch", "template_id": "width_1", "code": "module m_c8a4a3(input [2:0] a_p7ubd5, output [1:0] y_rqkrze);\n  wire w_v2gonq;\n  assign w_v2gonq = a_jxa5u2 ^ b_o52b62;\n  assign y_ak2wji = a_jxa5u2 ? w_v2gonq : b_o52b62;\n  wire p_zujnl5;\n  assign p_zujnl5 = a_p7ubd5[0];\n  assign y_rqkrze = {p_zujnl5, a_p7ubd5[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_rqkrze'."}
{"id": 24, "label": "width_mismatch", "template_id": "width_0", "code": "module m_rxbtk6(input [2:0] a_7y0wsl, output [1:0] y_a459k8);\n  wire w_blkuh7;\n  assign w_blkuh7 = a_zl2ym2 ^ b_vhrol0;\n  assign y_mfaevd = a_zl2ym2 ? w_blkuh7 : b_vhrol0;\n  assign y_a459k8 = a_7y0wsl;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_a459k8'."}
{"id": 25, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_igcw00(input clk_eexhdc, input d_zjf4g3, output reg q_b8vp1a);\n  wire w_0247pd;\n  assign w_0247pd = a_1un3gn ^ b_fqrvfn;\n  assign y_r3gzal = a_1un3gn ? w_0247pd : b_fqrvfn;\n  always @(posedge clk_eexhdc) begin\n    q_b8vp1a = d_zjf4g3;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_b8vp1a'."}
{"id": 26, "label": "width_mismatch", "template_id": "width_0", "code": "module m_yrbzzo(input [2:0] a_cavdy4, output [0:0] y_ybwwan);\n  wire w_uqr8it;\n  assign w_uqr8it = a_7mv5wh ^ b_ilt024;\n  assign y_hmcdbv = a_7mv5wh ? w_uqr8it : b_ilt024;\n  assign y_ybwwan = a_cavdy4;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_ybwwan'."}
{"id": 27, "label": "missing_default", "template_id": "case_0", "code": "module m_sv6thy(input [1:0] sel_wu61r7, output reg y_fqomu4);\n  wire w_mdfpof;\n  assign w_mdfpof = a_nqbrj1 ^ b_v42f0a;\n  assign y_6d2jjb = a_nqbrj1 ? w_mdfpof : b_v42f0a;\n  always @(*) begin\n    case(sel_wu61r7)\n      2'b00: y_fqomu4 = 1'b0;\n      2'b01: y_fqomu4 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 28, "label": "latch_inference", "template_id": "latch_1", "code": "module m_tmdms8(input en_myknhf, input d_u31d4m, output reg q_h9he2s);\n  wire w_agqtqr;\n  assign w_agqtqr = a_jzepvu ^ b_b7elja;\n  assign y_dlz1nt = a_jzepvu ? w_agqtqr : b_b7elja;\n  always @(*) begin\n    if (en_myknhf) q_h9he2s = d_u31d4m;\n    // other path leaves q_h9he2s unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_h9he2s' may not be assigned on all control paths."}
{"id": 29, "label": "missing_default", "template_id": "case_1", "code": "module m_x5pimw(input [1:0] sel_x6fk2q, output reg y_2zjrg0);\n  wire w_m75h2i;\n  assign w_m75h2i = a_50vqqh ^ b_01tcuv;\n  assign y_c47c9u = a_50vqqh ? w_m75h2i : b_01tcuv;\n  always @(*) begin\n    case(sel_x6fk2q)\n      2'b00: y_2zjrg0 = 1'b0;\n      2'b01: y_2zjrg0 = 1'b1;\n      2'b10: y_2zjrg0 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 30, "label": "width_mismatch", "template_id": "width_1", "code": "module m_sllal3(input [2:0] a_8ja0ia, output [1:0] y_pv0087);\n  wire w_93csqh;\n  assign w_93csqh = a_kotnjx ^ b_wyx9xj;\n  assign y_hvesjq = a_kotnjx ? w_93csqh : b_wyx9xj;\n  wire p_z322e2;\n  assign p_z322e2 = a_8ja0ia[0];\n  assign y_pv0087 = {p_z322e2, a_8ja0ia[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_pv0087'."}
{"id": 31, "label": "clean", "template_id": "clean_0", "code": "module m_d0gzcz(input a_1vp797, input b_g4v9bx, output y_jzev5v);\n  wire w_829iu0;\n  assign w_829iu0 = a_8ngpia ^ b_6i88mx;\n  assign y_spvspl = a_8ngpia ? w_829iu0 : b_6i88mx;\n  assign y_jzev5v = a_1vp797 & b_g4v9bx;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 32, "label": "clean", "template_id": "clean_0", "code": "module m_aqmwx8(input a_lb3ceo, input b_i561ee, output y_mnabf2);\n  wire w_zklzxq;\n  assign w_zklzxq = a_vga75d ^ b_wdzhlf;\n  assign y_r7srkg = a_vga75d ? w_zklzxq : b_wdzhlf;\n  assign y_mnabf2 = a_lb3ceo & b_i561ee;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 33, "label": "missing_default", "template_id": "case_0", "code": "module m_v102d3(input [1:0] sel_rp1j9v, output reg y_8jbn6y);\n  wire w_co3thd;\n  assign w_co3thd = a_pve2ko ^ b_ef773i;\n  assign y_6s8anp = a_pve2ko ? w_co3thd : b_ef773i;\n  always @(*) begin\n    case(sel_rp1j9v)\n      2'b00: y_8jbn6y = 1'b0;\n      2'b01: y_8jbn6y = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 34, "label": "missing_default", "template_id": "case_1", "code": "module m_t8p6td(input [1:0] sel_d7ls70, output reg y_ixtyvu);\n  wire w_3qq4a3;\n  assign w_3qq4a3 = a_ia3dg0 ^ b_83yjl7;\n  assign y_i81vjd = a_ia3dg0 ? w_3qq4a3 : b_83yjl7;\n  always @(*) begin\n    case(sel_d7ls70)\n      2'b00: y_ixtyvu = 1'b0;\n      2'b01: y_ixtyvu = 1'b1;\n      2'b10: y_ixtyvu = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 35, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_etshz7(a_oj8chh, b_uhuayj, y_cobq47) input a_oj8chh, b_uhuayj; output y_cobq47 assign y_cobq47 = a_oj8chh | b_uhuayj; endmodule", "log": "Error: expected ';' before statement."}
{"id": 36, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_prisre(input a_pki0nh, b_tvhy6j output y_q9kjoe); assign y_q9kjoe = a_pki0nh & b_tvhy6j endmodule", "log": "Error: parse failed near port list."}
{"id": 37, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_416l3r(input a_rbr2h3, input b_iw99v7, input c_3f2lyk, output y_gy8bh0);\n  wire w_xw5g5j;\n  assign w_xw5g5j = a_upvirc ^ b_lu68ze;\n  assign y_lpbgm1 = a_upvirc ? w_xw5g5j : b_lu68ze;\n  wire t_ci7x14;\n  assign t_ci7x14 = a_rbr2h3 & b_iw99v7;\n  assign t_ci7x14 = (c_3f2lyk) ? a_rbr2h3 : b_iw99v7;\n  assign y_gy8bh0 = t_ci7x14;\nendmodule\n", "log": "Error: net 't_ci7x14' is assigned from more than one source."}
{"id": 38, "label": "clean", "template_id": "clean_0", "code": "module m_lau7yl(input a_h1ykm6, input b_keabq2, output y_c6afeg);\n  wire w_w6zib7;\n  assign w_w6zib7 = a_n1jrwk ^ b_m5r0oc;\n  assign y_u1fqtr = a_n1jrwk ? w_w6zib7 : b_m5r0oc;\n  assign y_c6afeg = a_h1ykm6 & b_keabq2;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 39, "label": "clean", "template_id": "clean_0", "code": "module m_l2y9sd(input a_7tddu6, input b_5n140p, output y_n50o5i);\n  wire w_66sco6;\n  assign w_66sco6 = a_yz20vg ^ b_xx5723;\n  assign y_mtaul4 = a_yz20vg ? w_66sco6 : b_xx5723;\n  assign y_n50o5i = a_7tddu6 & b_5n140p;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 40, "label": "unused_signal", "template_id": "unused_0", "code": "module m_w5yctx(input a_853yok, input b_ypy5pa, output y_rxlyvx);\n  wire w_slezfo;\n  assign w_slezfo = a_nox42h ^ b_ka3imk;\n  assign y_4zhxqf = a_nox42h ? w_slezfo : b_ka3imk;\n  wire t_1tv584;\n  assign y_rxlyvx = a_853yok & b_ypy5pa;\nendmodule\n", "log": "Warning: declaration 't_1tv584' does not affect outputs."}
{"id": 41, "label": "clean", "template_id": "clean_0", "code": "module m_5hugiz(input a_g8100g, input b_woeqqj, output y_u85q84);\n  wire w_ks1z25;\n  assign w_ks1z25 = a_6wpiwq ^ b_ghti96;\n  assign y_xl6eod = a_6wpiwq ? w_ks1z25 : b_ghti96;\n  assign y_u85q84 = a_g8100g & b_woeqqj;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 42, "label": "comb_loop", "template_id": "loop_0", "code": "module m_acuuz0(output a_eds60q, output b_aj3ohl);\n  wire w_pt9b8g;\n  assign w_pt9b8g = a_lela49 ^ b_m9jshd;\n  assign y_ylrfei = a_lela49 ? w_pt9b8g : b_m9jshd;\n  assign a_eds60q = b_aj3ohl;\n  assign b_aj3ohl = a_eds60q;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 43, "label": "latch_inference", "template_id": "latch_0", "code": "module m_kgsuhv(input en_qf2npm, input d_0zmkpf, output reg q_91p2d3);\n  wire w_s1lri6;\n  assign w_s1lri6 = a_8slvjs ^ b_18nsni;\n  assign y_tu1cdk = a_8slvjs ? w_s1lri6 : b_18nsni;\n  always @(*) begin\n    if (en_qf2npm) q_91p2d3 = d_0zmkpf;\n  end\nendmodule\n", "log": "Warning: signal 'q_91p2d3' may not be assigned on all control paths."}
{"id": 44, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_hjr385(input a_top96x, input b_oa70qt, input c_ue2lca, output y_gwqg09);\n  wire w_4hglr6;\n  assign w_4hglr6 = a_lx1nz5 ^ b_4ntdgn;\n  assign y_ai8cad = a_lx1nz5 ? w_4hglr6 : b_4ntdgn;\n  wire t_dscn7z;\n  assign t_dscn7z = a_top96x & b_oa70qt;\n  assign t_dscn7z = c_ue2lca;\n  assign y_gwqg09 = t_dscn7z;\nendmodule\n", "log": "Error: net 't_dscn7z' is assigned from more than one source."}
{"id": 45, "label": "width_mismatch", "template_id": "width_1", "code": "module m_kp8ryq(input [4:0] a_m5r9qu, output [2:0] y_fe2emt);\n  wire w_80l2vs;\n  assign w_80l2vs = a_dy9fle ^ b_qhlshu;\n  assign y_wnrarr = a_dy9fle ? w_80l2vs : b_qhlshu;\n  wire p_mlscdj;\n  assign p_mlscdj = a_m5r9qu[0];\n  assign y_fe2emt = {p_mlscdj, a_m5r9qu[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_fe2emt'."}
{"id": 46, "label": "clean", "template_id": "clean_0", "code": "module m_hvb81d(input a_vstip0, input b_9v7vn3, output y_m5r2ee);\n  wire w_oe3r7w;\n  assign w_oe3r7w = a_2p8gms ^ b_m8rb3p;\n  assign y_qbelk7 = a_2p8gms ? w_oe3r7w : b_m8rb3p;\n  assign y_m5r2ee = a_vstip0 & b_9v7vn3;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 47, "label": "unused_signal", "template_id": "unused_0", "code": "module m_p9p9dn(input a_70btfk, input b_bkjp0p, output y_a0zxh0);\n  wire w_hkk0xm;\n  assign w_hkk0xm = a_gqeus3 ^ b_qrtnei;\n  assign y_ahjwbo = a_gqeus3 ? w_hkk0xm : b_qrtnei;\n  wire t_4cqdkw;\n  assign y_a0zxh0 = a_70btfk & b_bkjp0p;\nendmodule\n", "log": "Warning: declaration 't_4cqdkw' does not affect outputs."}
{"id": 48, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_da3jz4(input a_3who7a, input b_339pvg, input c_l436xf, output y_69jcsy);\n  wire w_rxe6ko;\n  assign w_rxe6ko = a_r4evo0 ^ b_nozxwo;\n  assign y_nbs566 = a_r4evo0 ? w_rxe6ko : b_nozxwo;\n  wire t_4l4c9e;\n  assign t_4l4c9e = a_3who7a & b_339pvg;\n  assign t_4l4c9e = (c_l436xf) ? a_3who7a : b_339pvg;\n  assign y_69jcsy = t_4l4c9e;\nendmodule\n", "log": "Error: net 't_4l4c9e' is assigned from more than one source."}
{"id": 49, "label": "clean", "template_id": "clean_0", "code": "module m_d3ckrh(input a_jbiyam, input b_bz0m95, output y_ghg2i3);\n  wire w_h4o9s7;\n  assign w_h4o9s7 = a_vuqhh6 ^ b_ukal0r;\n  assign y_nqjc7t = a_vuqhh6 ? w_h4o9s7 : b_ukal0r;\n  assign y_ghg2i3 = a_jbiyam & b_bz0m95;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 50, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_wok1tf(input clk_qulhzu, input d_07se6a, output reg q_abwgco);\n  wire w_4pdjjt;\n  assign w_4pdjjt = a_ub121w ^ b_woer0w;\n  assign y_oxeil6 = a_ub121w ? w_4pdjjt : b_woer0w;\n  always @(posedge clk_qulhzu) begin\n    q_abwgco = d_07se6a;\n    q_abwgco = q_abwgco;\n    // extra ops using tmp_s1n225\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_abwgco'."}
{"id": 51, "label": "clean", "template_id": "clean_0", "code": "module m_tx23o4(input a_m15iyk, input b_aws455, output y_ehwj2x);\n  wire w_07pbbz;\n  assign w_07pbbz = a_ti8zi2 ^ b_4n3so8;\n  assign y_5arwbu = a_ti8zi2 ? w_07pbbz : b_4n3so8;\n  assign y_ehwj2x = a_m15iyk & b_aws455;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 52, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_ocohq2(input a_d2rhch, input b_8d6g3o, input c_z8m377, output y_yk3z5c);\n  wire w_uk3u3q;\n  assign w_uk3u3q = a_2s20ub ^ b_9uya3w;\n  assign y_fmbu5r = a_2s20ub ? w_uk3u3q : b_9uya3w;\n  wire t_bjt7qt;\n  assign t_bjt7qt = a_d2rhch & b_8d6g3o;\n  assign t_bjt7qt = c_z8m377;\n  assign y_yk3z5c = t_bjt7qt;\nendmodule\n", "log": "Error: net 't_bjt7qt' is assigned from more than one source."}
{"id": 53, "label": "clean", "template_id": "clean_0", "code": "module m_g1qy43(input a_s4s93d, input b_thjd0k, output y_nqjq0f);\n  wire w_liznes;\n  assign w_liznes = a_v4qlbw ^ b_xt1vt7;\n  assign y_xajvm4 = a_v4qlbw ? w_liznes : b_xt1vt7;\n  assign y_nqjq0f = a_s4s93d & b_thjd0k;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 54, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_2yjrzr(input a_5ihzcx, b_5ssesz output y_ao2fb6); assign y_ao2fb6 = a_5ihzcx & b_5ssesz endmodule", "log": "Error: parse failed near port list."}
{"id": 55, "label": "unused_signal", "template_id": "unused_0", "code": "module m_bwf0xa(input a_z8dxjl, input b_1lri5g, output y_as2jfr);\n  wire w_mud24e;\n  assign w_mud24e = a_bmnkkh ^ b_qug5x4;\n  assign y_vhle4z = a_bmnkkh ? w_mud24e : b_qug5x4;\n  wire t_y1944i;\n  assign y_as2jfr = a_z8dxjl & b_1lri5g;\nendmodule\n", "log": "Warning: declaration 't_y1944i' does not affect outputs."}
{"id": 56, "label": "unused_signal", "template_id": "unused_0", "code": "module m_c2ks8z(input a_8clzu6, input b_k8zedi, output y_tgqnbr);\n  wire w_1g39cb;\n  assign w_1g39cb = a_k93a9o ^ b_762y8d;\n  assign y_78o0s1 = a_k93a9o ? w_1g39cb : b_762y8d;\n  wire t_nce18v;\n  assign y_tgqnbr = a_8clzu6 & b_k8zedi;\nendmodule\n", "log": "Warning: declaration 't_nce18v' does not affect outputs."}
{"id": 57, "label": "unused_signal", "template_id": "unused_1", "code": "module m_7r2e0d(input a_ar768l, input b_6g095l, output y_4aauqa);\n  wire w_6k89mj;\n  assign w_6k89mj = a_n7nryk ^ b_lsy3jd;\n  assign y_obxzug = a_n7nryk ? w_6k89mj : b_lsy3jd;\n  wire t_rfny0h;\n  assign t_rfny0h = a_ar768l | b_6g095l;\n  assign y_4aauqa = a_ar768l & b_6g095l;\nendmodule\n", "log": "Warning: declaration 't_rfny0h' does not affect outputs."}
{"id": 58, "label": "missing_default", "template_id": "case_0", "code": "module m_ifmdwx(input [1:0] sel_4c3wb8, output reg y_v6a22w);\n  wire w_h573vo;\n  assign w_h573vo = a_v00ha1 ^ b_xplsus;\n  assign y_64sq1d = a_v00ha1 ? w_h573vo : b_xplsus;\n  always @(*) begin\n    case(sel_4c3wb8)\n      2'b00: y_v6a22w = 1'b0;\n      2'b01: y_v6a22w = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 59, "label": "unused_signal", "template_id": "unused_1", "code": "module m_537ea7(input a_3p78z6, input b_aphxq2, output y_303299);\n  wire w_k7bhgw;\n  assign w_k7bhgw = a_uv45wi ^ b_3s3h0e;\n  assign y_xuoxd6 = a_uv45wi ? w_k7bhgw : b_3s3h0e;\n  wire t_73r9rb;\n  assign t_73r9rb = a_3p78z6 | b_aphxq2;\n  assign y_303299 = a_3p78z6 & b_aphxq2;\nendmodule\n", "log": "Warning: declaration 't_73r9rb' does not affect outputs."}
{"id": 60, "label": "latch_inference", "template_id": "latch_0", "code": "module m_1uo0nq(input en_mswiib, input d_n89qsi, output reg q_a62bxc);\n  wire w_eh98v4;\n  assign w_eh98v4 = a_cs4w2o ^ b_68w5yq;\n  assign y_ts14fo = a_cs4w2o ? w_eh98v4 : b_68w5yq;\n  always @(*) begin\n    if (en_mswiib) q_a62bxc = d_n89qsi;\n  end\nendmodule\n", "log": "Warning: signal 'q_a62bxc' may not be assigned on all control paths."}
{"id": 61, "label": "clean", "template_id": "clean_0", "code": "module m_k2rtcs(input a_fwg9q1, input b_241lzp, output y_9cuvel);\n  wire w_rue51r;\n  assign w_rue51r = a_i8471w ^ b_dvowv9;\n  assign y_5ejvms = a_i8471w ? w_rue51r : b_dvowv9;\n  assign y_9cuvel = a_fwg9q1 & b_241lzp;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 62, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_k48oya(input a_2vddqf, b_pge0is output y_qvt9it); assign y_qvt9it = a_2vddqf & b_pge0is endmodule", "log": "Error: parse failed near port list."}
{"id": 63, "label": "missing_default", "template_id": "case_0", "code": "module m_rwkpzb(input [1:0] sel_lbyt6n, output reg y_g8zg35);\n  wire w_9fazbc;\n  assign w_9fazbc = a_cnp14m ^ b_coetjy;\n  assign y_oc8v92 = a_cnp14m ? w_9fazbc : b_coetjy;\n  always @(*) begin\n    case(sel_lbyt6n)\n      2'b00: y_g8zg35 = 1'b0;\n      2'b01: y_g8zg35 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 64, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_1a23sh(input clk_od7nnw, input d_cwyqdt, output reg q_x9o8m6);\n  wire w_v3pia0;\n  assign w_v3pia0 = a_bx52k8 ^ b_a20x0q;\n  assign y_btwuad = a_bx52k8 ? w_v3pia0 : b_a20x0q;\n  always @(posedge clk_od7nnw) begin\n    q_x9o8m6 = d_cwyqdt;\n    q_x9o8m6 = q_x9o8m6;\n    // extra ops using tmp_8ophd1\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_x9o8m6'."}
{"id": 65, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_4kcb0p(input a_nd9byd, input b_30prln, input c_om28aa, output y_wwcl4u);\n  wire w_dmg9pc;\n  assign w_dmg9pc = a_2d9740 ^ b_rd6xos;\n  assign y_xs8705 = a_2d9740 ? w_dmg9pc : b_rd6xos;\n  wire t_hkh0bv;\n  assign t_hkh0bv = a_nd9byd & b_30prln;\n  assign t_hkh0bv = (c_om28aa) ? a_nd9byd : b_30prln;\n  assign y_wwcl4u = t_hkh0bv;\nendmodule\n", "log": "Error: net 't_hkh0bv' is assigned from more than one source."}
{"id": 66, "label": "clean", "template_id": "clean_0", "code": "module m_mdlink(input a_msdta4, input b_7rk4v6, output y_lkxogo);\n  wire w_7rz24f;\n  assign w_7rz24f = a_w0bgn5 ^ b_p6grvp;\n  assign y_vmcfbs = a_w0bgn5 ? w_7rz24f : b_p6grvp;\n  assign y_lkxogo = a_msdta4 & b_7rk4v6;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 67, "label": "latch_inference", "template_id": "latch_0", "code": "module m_gjeuij(input en_pnt0ro, input d_xndrec, output reg q_2gbyka);\n  wire w_ujrb6e;\n  assign w_ujrb6e = a_tzw9t1 ^ b_6n7e89;\n  assign y_9ueb6u = a_tzw9t1 ? w_ujrb6e : b_6n7e89;\n  always @(*) begin\n    if (en_pnt0ro) q_2gbyka = d_xndrec;\n  end\nendmodule\n", "log": "Warning: signal 'q_2gbyka' may not be assigned on all control paths."}
{"id": 68, "label": "clean", "template_id": "clean_0", "code": "module m_l6ql3i(input a_g4s2kl, input b_skgafy, output y_od9xfd);\n  wire w_rnqjcz;\n  assign w_rnqjcz = a_kij88z ^ b_s7jo4w;\n  assign y_mb8mcd = a_kij88z ? w_rnqjcz : b_s7jo4w;\n  assign y_od9xfd = a_g4s2kl & b_skgafy;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 69, "label": "latch_inference", "template_id": "latch_1", "code": "module m_km66vb(input en_24atlt, input d_0jabkd, output reg q_cxts61);\n  wire w_oqwwbf;\n  assign w_oqwwbf = a_1ipums ^ b_yykbmy;\n  assign y_hd6hk2 = a_1ipums ? w_oqwwbf : b_yykbmy;\n  always @(*) begin\n    if (en_24atlt) q_cxts61 = d_0jabkd;\n    // other path leaves q_cxts61 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_cxts61' may not be assigned on all control paths."}
{"id": 70, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_nb4mkc(a_hvnbeo, b_yqwhuj, y_tgpj5y) input a_hvnbeo, b_yqwhuj; output y_tgpj5y assign y_tgpj5y = a_hvnbeo | b_yqwhuj; endmodule", "log": "Error: expected ';' before statement."}
{"id": 71, "label": "width_mismatch", "template_id": "width_1", "code": "module m_i4y17j(input [2:0] a_3cvy4e, output [1:0] y_4ueycy);\n  wire w_om26eo;\n  assign w_om26eo = a_sz043e ^ b_5hn4hu;\n  assign y_u51h61 = a_sz043e ? w_om26eo : b_5hn4hu;\n  wire p_gjd2ap;\n  assign p_gjd2ap = a_3cvy4e[0];\n  assign y_4ueycy = {p_gjd2ap, a_3cvy4e[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_4ueycy'."}
{"id": 72, "label": "clean", "template_id": "clean_0", "code": "module m_kvx0pk(input a_kgmwe5, input b_e98hv4, output y_p4tv5w);\n  wire w_2mwain;\n  assign w_2mwain = a_jj8l47 ^ b_xmxtyz;\n  assign y_7wrw68 = a_jj8l47 ? w_2mwain : b_xmxtyz;\n  assign y_p4tv5w = a_kgmwe5 & b_e98hv4;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 73, "label": "width_mismatch", "template_id": "width_0", "code": "module m_x6ardj(input [2:0] a_pfej8n, output [1:0] y_g9sj2v);\n  wire w_vesszt;\n  assign w_vesszt = a_3dp3j1 ^ b_b0s7yu;\n  assign y_0ghrf8 = a_3dp3j1 ? w_vesszt : b_b0s7yu;\n  assign y_g9sj2v = a_pfej8n;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_g9sj2v'."}
{"id": 74, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_pk07t4(input a_1vp009, b_8dh0wp output y_1te09v); assign y_1te09v = a_1vp009 & b_8dh0wp endmodule", "log": "Error: parse failed near port list."}
{"id": 75, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_wad7fy(input a_qieb3z, input b_jdp98a, input c_6dpxlr, output y_5pivpg);\n  wire w_218vts;\n  assign w_218vts = a_f6w4w7 ^ b_qsit3x;\n  assign y_54cjjq = a_f6w4w7 ? w_218vts : b_qsit3x;\n  wire t_mc4e1e;\n  assign t_mc4e1e = a_qieb3z & b_jdp98a;\n  assign t_mc4e1e = c_6dpxlr;\n  assign y_5pivpg = t_mc4e1e;\nendmodule\n", "log": "Error: net 't_mc4e1e' is assigned from more than one source."}
{"id": 76, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_9uig3t(input a_m6xymr, b_kz8p32 output y_fjww0y); assign y_fjww0y = a_m6xymr & b_kz8p32 endmodule", "log": "Error: parse failed near port list."}
{"id": 77, "label": "clean", "template_id": "clean_0", "code": "module m_gv9qna(input a_id7ifm, input b_x9evbm, output y_7xxhav);\n  wire w_3b7bkz;\n  assign w_3b7bkz = a_d1ljs0 ^ b_r40vxc;\n  assign y_z5hoge = a_d1ljs0 ? w_3b7bkz : b_r40vxc;\n  assign y_7xxhav = a_id7ifm & b_x9evbm;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 78, "label": "clean", "template_id": "clean_0", "code": "module m_nblole(input a_yco1sh, input b_1pdlln, output y_tiztc6);\n  wire w_o2d8w9;\n  assign w_o2d8w9 = a_b33kcd ^ b_5o5ylf;\n  assign y_r6ne62 = a_b33kcd ? w_o2d8w9 : b_5o5ylf;\n  assign y_tiztc6 = a_yco1sh & b_1pdlln;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 79, "label": "comb_loop", "template_id": "loop_1", "code": "module m_gj7xkc(output a_3cnkdf, output b_nkp0ne);\n  wire w_oif7fr;\n  assign w_oif7fr = a_htviqy ^ b_b3qa7o;\n  assign y_z5sbf9 = a_htviqy ? w_oif7fr : b_b3qa7o;\n  wire x_8tgoc9;\n  assign x_8tgoc9 = a_3cnkdf;\n  assign a_3cnkdf = b_nkp0ne;\n  assign b_nkp0ne = x_8tgoc9;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 80, "label": "clean", "template_id": "clean_0", "code": "module m_fyyg38(input a_v3feod, input b_ibtcgh, output y_wstw12);\n  wire w_9on3tb;\n  assign w_9on3tb = a_3o92jz ^ b_0glehy;\n  assign y_hfaes8 = a_3o92jz ? w_9on3tb : b_0glehy;\n  assign y_wstw12 = a_v3feod & b_ibtcgh;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 81, "label": "unused_signal", "template_id": "unused_0", "code": "module m_09qqts(input a_uamntj, input b_h86wko, output y_hinmnx);\n  wire w_lg895s;\n  assign w_lg895s = a_evw2z0 ^ b_04vnb9;\n  assign y_bvbqbr = a_evw2z0 ? w_lg895s : b_04vnb9;\n  wire t_rezkpa;\n  assign y_hinmnx = a_uamntj & b_h86wko;\nendmodule\n", "log": "Warning: declaration 't_rezkpa' does not affect outputs."}
{"id": 82, "label": "unused_signal", "template_id": "unused_1", "code": "module m_i4or37(input a_fjd91f, input b_jsv8ft, output y_c82wrj);\n  wire w_5z6s1n;\n  assign w_5z6s1n = a_wb6oqs ^ b_v8bz2p;\n  assign y_8qo59w = a_wb6oqs ? w_5z6s1n : b_v8bz2p;\n  wire t_4inken;\n  assign t_4inken = a_fjd91f | b_jsv8ft;\n  assign y_c82wrj = a_fjd91f & b_jsv8ft;\nendmodule\n", "log": "Warning: declaration 't_4inken' does not affect outputs."}
{"id": 83, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_bi7doj(input clk_num4uj, input d_fna3fo, output reg q_py410t);\n  wire w_1n9equ;\n  assign w_1n9equ = a_dve8wa ^ b_phsu9c;\n  assign y_m0pl0o = a_dve8wa ? w_1n9equ : b_phsu9c;\n  always @(posedge clk_num4uj) begin\n    q_py410t = d_fna3fo;\n    q_py410t = q_py410t;\n    // extra ops using tmp_k0ecf4\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_py410t'."}
{"id": 84, "label": "clean", "template_id": "clean_0", "code": "module m_0gzihu(input a_8uewew, input b_g5e4hx, output y_2c94xh);\n  wire w_ygb9c2;\n  assign w_ygb9c2 = a_sd9ghv ^ b_kf76wz;\n  assign y_mlf10z = a_sd9ghv ? w_ygb9c2 : b_kf76wz;\n  assign y_2c94xh = a_8uewew & b_g5e4hx;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 85, "label": "latch_inference", "template_id": "latch_1", "code": "module m_us2hep(input en_mpte1y, input d_dnc388, output reg q_md9389);\n  wire w_oz1e0z;\n  assign w_oz1e0z = a_mros0t ^ b_k42bv5;\n  assign y_c52l1r = a_mros0t ? w_oz1e0z : b_k42bv5;\n  always @(*) begin\n    if (en_mpte1y) q_md9389 = d_dnc388;\n    // other path leaves q_md9389 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_md9389' may not be assigned on all control paths."}
{"id": 86, "label": "unused_signal", "template_id": "unused_0", "code": "module m_0t7z7l(input a_27wo4m, input b_q0x55w, output y_6owcu4);\n  wire w_9x4pv3;\n  assign w_9x4pv3 = a_idjx0p ^ b_hn01bv;\n  assign y_ownt1c = a_idjx0p ? w_9x4pv3 : b_hn01bv;\n  wire t_1w4aos;\n  assign y_6owcu4 = a_27wo4m & b_q0x55w;\nendmodule\n", "log": "Warning: declaration 't_1w4aos' does not affect outputs."}
{"id": 87, "label": "unused_signal", "template_id": "unused_0", "code": "module m_rnxzfw(input a_uck0en, input b_71v6b8, output y_eumo35);\n  wire w_9wcmq4;\n  assign w_9wcmq4 = a_d9k4wg ^ b_ophzm8;\n  assign y_ncr2dx = a_d9k4wg ? w_9wcmq4 : b_ophzm8;\n  wire t_fbkv67;\n  assign y_eumo35 = a_uck0en & b_71v6b8;\nendmodule\n", "log": "Warning: declaration 't_fbkv67' does not affect outputs."}
{"id": 88, "label": "comb_loop", "template_id": "loop_1", "code": "module m_qwz6wn(output a_0ny2xy, output b_b2imos);\n  wire w_1677iq;\n  assign w_1677iq = a_zqtj9x ^ b_00v548;\n  assign y_rhswog = a_zqtj9x ? w_1677iq : b_00v548;\n  wire x_hp5g8k;\n  assign x_hp5g8k = a_0ny2xy;\n  assign a_0ny2xy = b_b2imos;\n  assign b_b2imos = x_hp5g8k;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 89, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_nde3d9(input clk_humd6l, input d_0rc1pa, output reg q_utcni3);\n  wire w_fb02co;\n  assign w_fb02co = a_l1o64v ^ b_8a65ib;\n  assign y_34eyqb = a_l1o64v ? w_fb02co : b_8a65ib;\n  always @(posedge clk_humd6l) begin\n    q_utcni3 = d_0rc1pa;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_utcni3'."}
{"id": 90, "label": "unused_signal", "template_id": "unused_0", "code": "module m_9rlze4(input a_vck82f, input b_8bgwsy, output y_z9n7dd);\n  wire w_2q3z9u;\n  assign w_2q3z9u = a_4lsd70 ^ b_8ewcz7;\n  assign y_tevo41 = a_4lsd70 ? w_2q3z9u : b_8ewcz7;\n  wire t_r4kzh7;\n  assign y_z9n7dd = a_vck82f & b_8bgwsy;\nendmodule\n", "log": "Warning: declaration 't_r4kzh7' does not affect outputs."}
{"id": 91, "label": "comb_loop", "template_id": "loop_0", "code": "module m_0q21db(output a_sc9r3s, output b_mcs5u3);\n  wire w_2od3sf;\n  assign w_2od3sf = a_hxswno ^ b_4s934g;\n  assign y_k55f1o = a_hxswno ? w_2od3sf : b_4s934g;\n  assign a_sc9r3s = b_mcs5u3;\n  assign b_mcs5u3 = a_sc9r3s;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 92, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_b7dtzs(input a_ujlxsu, input b_8dl9bs, input c_j66uwv, output y_wsl9t7);\n  wire w_mlui12;\n  assign w_mlui12 = a_1t4quv ^ b_2gkzxm;\n  assign y_xvsisg = a_1t4quv ? w_mlui12 : b_2gkzxm;\n  wire t_l648oy;\n  assign t_l648oy = a_ujlxsu & b_8dl9bs;\n  assign t_l648oy = (c_j66uwv) ? a_ujlxsu : b_8dl9bs;\n  assign y_wsl9t7 = t_l648oy;\nendmodule\n", "log": "Error: net 't_l648oy' is assigned from more than one source."}
{"id": 93, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_eixogh(a_eto1gd, b_gfs94y, y_xto0qk) input a_eto1gd, b_gfs94y; output y_xto0qk assign y_xto0qk = a_eto1gd | b_gfs94y; endmodule", "log": "Error: expected ';' before statement."}
{"id": 94, "label": "comb_loop", "template_id": "loop_0", "code": "module m_wmimgk(output a_3aook4, output b_6h9n8h);\n  wire w_lbxuu4;\n  assign w_lbxuu4 = a_yrfvmc ^ b_awbobv;\n  assign y_u4bu4e = a_yrfvmc ? w_lbxuu4 : b_awbobv;\n  assign a_3aook4 = b_6h9n8h;\n  assign b_6h9n8h = a_3aook4;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 95, "label": "comb_loop", "template_id": "loop_1", "code": "module m_b3bh7f(output a_bol52k, output b_9cn41v);\n  wire w_ukj7x3;\n  assign w_ukj7x3 = a_fr502p ^ b_ve828d;\n  assign y_w1k5dm = a_fr502p ? w_ukj7x3 : b_ve828d;\n  wire x_pk4se5;\n  assign x_pk4se5 = a_bol52k;\n  assign a_bol52k = b_9cn41v;\n  assign b_9cn41v = x_pk4se5;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 96, "label": "missing_default", "template_id": "case_1", "code": "module m_umi0be(input [1:0] sel_pd4dn2, output reg y_ya6i4e);\n  wire w_7bfa9m;\n  assign w_7bfa9m = a_lvew9v ^ b_escr37;\n  assign y_7k9xow = a_lvew9v ? w_7bfa9m : b_escr37;\n  always @(*) begin\n    case(sel_pd4dn2)\n      2'b00: y_ya6i4e = 1'b0;\n      2'b01: y_ya6i4e = 1'b1;\n      2'b10: y_ya6i4e = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 97, "label": "latch_inference", "template_id": "latch_1", "code": "module m_9tmwkp(input en_g8b9mj, input d_b1wsy0, output reg q_wa2k0n);\n  wire w_2ymbu3;\n  assign w_2ymbu3 = a_lj2fjh ^ b_aml37n;\n  assign y_0lf74q = a_lj2fjh ? w_2ymbu3 : b_aml37n;\n  always @(*) begin\n    if (en_g8b9mj) q_wa2k0n = d_b1wsy0;\n    // other path leaves q_wa2k0n unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_wa2k0n' may not be assigned on all control paths."}
{"id": 98, "label": "clean", "template_id": "clean_0", "code": "module m_fqvyl7(input a_6j85g6, input b_im5s97, output y_ph0a4z);\n  wire w_a2yr0s;\n  assign w_a2yr0s = a_ryx4i2 ^ b_k6xuc6;\n  assign y_3jtl23 = a_ryx4i2 ? w_a2yr0s : b_k6xuc6;\n  assign y_ph0a4z = a_6j85g6 & b_im5s97;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 99, "label": "comb_loop", "template_id": "loop_0", "code": "module m_yqvxum(output a_wqwad2, output b_u1nkq5);\n  wire w_hqfz3a;\n  assign w_hqfz3a = a_yv4v1m ^ b_796zn5;\n  assign y_aqs8g7 = a_yv4v1m ? w_hqfz3a : b_796zn5;\n  assign a_wqwad2 = b_u1nkq5;\n  assign b_u1nkq5 = a_wqwad2;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 100, "label": "clean", "template_id": "clean_0", "code": "module m_m24z2g(input a_ix5f7c, input b_jfp0od, output y_0b75x4);\n  wire w_gcqf6h;\n  assign w_gcqf6h = a_km5uyk ^ b_nvws2m;\n  assign y_4opor1 = a_km5uyk ? w_gcqf6h : b_nvws2m;\n  assign y_0b75x4 = a_ix5f7c & b_jfp0od;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 101, "label": "width_mismatch", "template_id": "width_1", "code": "module m_6knic2(input [2:0] a_6lzjpc, output [1:0] y_j91z4v);\n  wire w_waxiga;\n  assign w_waxiga = a_469ldl ^ b_qek3at;\n  assign y_i9varq = a_469ldl ? w_waxiga : b_qek3at;\n  wire p_ysx26u;\n  assign p_ysx26u = a_6lzjpc[0];\n  assign y_j91z4v = {p_ysx26u, a_6lzjpc[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_j91z4v'."}
{"id": 102, "label": "width_mismatch", "template_id": "width_1", "code": "module m_mubepi(input [15:0] a_tqkd32, output [1:0] y_kmsjtp);\n  wire w_ay3niy;\n  assign w_ay3niy = a_pbn247 ^ b_2lfj2u;\n  assign y_d7oniy = a_pbn247 ? w_ay3niy : b_2lfj2u;\n  wire p_js82zs;\n  assign p_js82zs = a_tqkd32[0];\n  assign y_kmsjtp = {p_js82zs, a_tqkd32[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_kmsjtp'."}
{"id": 103, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_qge0b0(input a_pgvpzl, b_0jtk5j output y_0dw0wz); assign y_0dw0wz = a_pgvpzl & b_0jtk5j endmodule", "log": "Error: parse failed near port list."}
{"id": 104, "label": "width_mismatch", "template_id": "width_0", "code": "module m_b3oy2s(input [4:0] a_iubc51, output [1:0] y_tygjuf);\n  wire w_hvmcz8;\n  assign w_hvmcz8 = a_ohe08d ^ b_jfy7uh;\n  assign y_rl1w07 = a_ohe08d ? w_hvmcz8 : b_jfy7uh;\n  assign y_tygjuf = a_iubc51;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_tygjuf'."}
{"id": 105, "label": "clean", "template_id": "clean_0", "code": "module m_cvc9d5(input a_5rjz7o, input b_ni6cib, output y_vmisx4);\n  wire w_rupaia;\n  assign w_rupaia = a_7xp9l4 ^ b_q3uhs5;\n  assign y_dr7sro = a_7xp9l4 ? w_rupaia : b_q3uhs5;\n  assign y_vmisx4 = a_5rjz7o & b_ni6cib;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 106, "label": "clean", "template_id": "clean_0", "code": "module m_lnayh5(input a_s4bp8t, input b_e7cfdu, output y_07d31v);\n  wire w_0gr65j;\n  assign w_0gr65j = a_ypjkzy ^ b_2gmxyc;\n  assign y_wr9ed7 = a_ypjkzy ? w_0gr65j : b_2gmxyc;\n  assign y_07d31v = a_s4bp8t & b_e7cfdu;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 107, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_si7nnd(input a_bfupeo, input b_7qxz33, input c_jxr0b0, output y_f5muzs);\n  wire w_dei1hn;\n  assign w_dei1hn = a_rx2mot ^ b_7ihlfg;\n  assign y_y2l0sf = a_rx2mot ? w_dei1hn : b_7ihlfg;\n  wire t_hxj6ls;\n  assign t_hxj6ls = a_bfupeo & b_7qxz33;\n  assign t_hxj6ls = c_jxr0b0;\n  assign y_f5muzs = t_hxj6ls;\nendmodule\n", "log": "Error: net 't_hxj6ls' is assigned from more than one source."}
{"id": 108, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_cde0nt(input clk_d7tcyd, input d_zgbfol, output reg q_evrv5d);\n  wire w_e1p79l;\n  assign w_e1p79l = a_056n5v ^ b_zoftv6;\n  assign y_6hlwfs = a_056n5v ? w_e1p79l : b_zoftv6;\n  always @(posedge clk_d7tcyd) begin\n    q_evrv5d = d_zgbfol;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_evrv5d'."}
{"id": 109, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_o5kogf(input a_b1ho2l, input b_04i4lr, input c_q2hora, output y_f4rpdl);\n  wire w_kx16jq;\n  assign w_kx16jq = a_rvio5h ^ b_qr182l;\n  assign y_ebfnap = a_rvio5h ? w_kx16jq : b_qr182l;\n  wire t_1cr9x9;\n  assign t_1cr9x9 = a_b1ho2l & b_04i4lr;\n  assign t_1cr9x9 = c_q2hora;\n  assign y_f4rpdl = t_1cr9x9;\nendmodule\n", "log": "Error: net 't_1cr9x9' is assigned from more than one source."}
{"id": 110, "label": "latch_inference", "template_id": "latch_0", "code": "module m_vsecln(input en_skwtz5, input d_hqfncw, output reg q_0rtcxi);\n  wire w_etolfz;\n  assign w_etolfz = a_woe5ki ^ b_p3r8qk;\n  assign y_xxoi5p = a_woe5ki ? w_etolfz : b_p3r8qk;\n  always @(*) begin\n    if (en_skwtz5) q_0rtcxi = d_hqfncw;\n  end\nendmodule\n", "log": "Warning: signal 'q_0rtcxi' may not be assigned on all control paths."}
{"id": 111, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_um5zzw(a_3qazr3, b_rgjr9v, y_f57u8b) input a_3qazr3, b_rgjr9v; output y_f57u8b assign y_f57u8b = a_3qazr3 | b_rgjr9v; endmodule", "log": "Error: expected ';' before statement."}
{"id": 112, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_d8a60m(input a_cjw5lu, input b_79ku4t, input c_7jcg29, output y_wm2r9i);\n  wire w_p58kip;\n  assign w_p58kip = a_p6xbva ^ b_hb9k8g;\n  assign y_uo9do5 = a_p6xbva ? w_p58kip : b_hb9k8g;\n  wire t_cl63fy;\n  assign t_cl63fy = a_cjw5lu & b_79ku4t;\n  assign t_cl63fy = c_7jcg29;\n  assign y_wm2r9i = t_cl63fy;\nendmodule\n", "log": "Error: net 't_cl63fy' is assigned from more than one source."}
{"id": 113, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_iw8666(input clk_uyzmt9, input d_xdidbm, output reg q_zzao47);\n  wire w_zuusnv;\n  assign w_zuusnv = a_v6xkj7 ^ b_8vt3qv;\n  assign y_lfqzq9 = a_v6xkj7 ? w_zuusnv : b_8vt3qv;\n  always @(posedge clk_uyzmt9) begin\n    q_zzao47 = d_xdidbm;\n    q_zzao47 = q_zzao47;\n    // extra ops using tmp_parq7u\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_zzao47'."}
{"id": 114, "label": "latch_inference", "template_id": "latch_0", "code": "module m_h86411(input en_psooj5, input d_2b8xpz, output reg q_87oqn1);\n  wire w_rjv57o;\n  assign w_rjv57o = a_i6pvj4 ^ b_bk5n1n;\n  assign y_bpq7hg = a_i6pvj4 ? w_rjv57o : b_bk5n1n;\n  always @(*) begin\n    if (en_psooj5) q_87oqn1 = d_2b8xpz;\n  end\nendmodule\n", "log": "Warning: signal 'q_87oqn1' may not be assigned on all control paths."}
{"id": 115, "label": "clean", "template_id": "clean_0", "code": "module m_bgxmm4(input a_hnc9t8, input b_2e36bb, output y_7zd35o);\n  wire w_h1kwjo;\n  assign w_h1kwjo = a_70wfj3 ^ b_w8ojzc;\n  assign y_mcrhs5 = a_70wfj3 ? w_h1kwjo : b_w8ojzc;\n  assign y_7zd35o = a_hnc9t8 & b_2e36bb;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 116, "label": "unused_signal", "template_id": "unused_1", "code": "module m_8mxdi1(input a_rckka7, input b_833vh4, output y_89s30w);\n  wire w_kvol4y;\n  assign w_kvol4y = a_rfo3ov ^ b_gn7uj1;\n  assign y_yjr144 = a_rfo3ov ? w_kvol4y : b_gn7uj1;\n  wire t_j6mcyp;\n  assign t_j6mcyp = a_rckka7 | b_833vh4;\n  assign y_89s30w = a_rckka7 & b_833vh4;\nendmodule\n", "log": "Warning: declaration 't_j6mcyp' does not affect outputs."}
{"id": 117, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_x6jd5n(input a_jd4f23, input b_r2u90z, input c_785zhh, output y_yx0v4g);\n  wire w_3hvv6x;\n  assign w_3hvv6x = a_p13x6o ^ b_9g3uvv;\n  assign y_b1273d = a_p13x6o ? w_3hvv6x : b_9g3uvv;\n  wire t_9rsaj2;\n  assign t_9rsaj2 = a_jd4f23 & b_r2u90z;\n  assign t_9rsaj2 = c_785zhh;\n  assign y_yx0v4g = t_9rsaj2;\nendmodule\n", "log": "Error: net 't_9rsaj2' is assigned from more than one source."}
{"id": 118, "label": "missing_default", "template_id": "case_0", "code": "module m_5huwup(input [1:0] sel_1t99c3, output reg y_d3uwpf);\n  wire w_cnikbm;\n  assign w_cnikbm = a_ui7k67 ^ b_uq6i4j;\n  assign y_7ybbif = a_ui7k67 ? w_cnikbm : b_uq6i4j;\n  always @(*) begin\n    case(sel_1t99c3)\n      2'b00: y_d3uwpf = 1'b0;\n      2'b01: y_d3uwpf = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 119, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_5u76f0(input a_13h1tz, b_cyxlhe output y_vxshv5); assign y_vxshv5 = a_13h1tz & b_cyxlhe endmodule", "log": "Error: parse failed near port list."}
{"id": 120, "label": "width_mismatch", "template_id": "width_0", "code": "module m_55dcez(input [15:0] a_x8u79b, output [3:0] y_g53ofn);\n  wire w_kmkpzh;\n  assign w_kmkpzh = a_rc4i47 ^ b_63mojk;\n  assign y_suc47b = a_rc4i47 ? w_kmkpzh : b_63mojk;\n  assign y_g53ofn = a_x8u79b;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_g53ofn'."}
{"id": 121, "label": "unused_signal", "template_id": "unused_0", "code": "module m_ybnti7(input a_kcugi0, input b_1axyta, output y_7j1iyx);\n  wire w_40lil9;\n  assign w_40lil9 = a_t0htxz ^ b_wphy9j;\n  assign y_ebwsf9 = a_t0htxz ? w_40lil9 : b_wphy9j;\n  wire t_cr28qz;\n  assign y_7j1iyx = a_kcugi0 & b_1axyta;\nendmodule\n", "log": "Warning: declaration 't_cr28qz' does not affect outputs."}
{"id": 122, "label": "width_mismatch", "template_id": "width_1", "code": "module m_h8k5d4(input [3:0] a_wsui1y, output [0:0] y_hgwdtp);\n  wire w_mjb24i;\n  assign w_mjb24i = a_du739r ^ b_f998by;\n  assign y_j6p86z = a_du739r ? w_mjb24i : b_f998by;\n  wire p_ex01up;\n  assign p_ex01up = a_wsui1y[0];\n  assign y_hgwdtp = {p_ex01up, a_wsui1y[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_hgwdtp'."}
{"id": 123, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_eroyug(input clk_dwbb2m, input d_26rtc5, output reg q_65tg1s);\n  wire w_ngkmy7;\n  assign w_ngkmy7 = a_q1fgqh ^ b_somfhp;\n  assign y_bs28ry = a_q1fgqh ? w_ngkmy7 : b_somfhp;\n  always @(posedge clk_dwbb2m) begin\n    q_65tg1s = d_26rtc5;\n    q_65tg1s = q_65tg1s;\n    // extra ops using tmp_2j212g\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_65tg1s'."}
{"id": 124, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_5u7yln(input a_0ovahc, b_wtzeud output y_vuz1d9); assign y_vuz1d9 = a_0ovahc & b_wtzeud endmodule", "log": "Error: parse failed near port list."}
{"id": 125, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_iykx9c(input a_k12och, input b_8w0435, input c_khrgn4, output y_noouew);\n  wire w_6yl9rs;\n  assign w_6yl9rs = a_0qrs6z ^ b_1332dx;\n  assign y_gcn3ui = a_0qrs6z ? w_6yl9rs : b_1332dx;\n  wire t_9zkzhw;\n  assign t_9zkzhw = a_k12och & b_8w0435;\n  assign t_9zkzhw = (c_khrgn4) ? a_k12och : b_8w0435;\n  assign y_noouew = t_9zkzhw;\nendmodule\n", "log": "Error: net 't_9zkzhw' is assigned from more than one source."}
{"id": 126, "label": "clean", "template_id": "clean_0", "code": "module m_gd6vbh(input a_ystgig, input b_qtgqc4, output y_gbus0e);\n  wire w_28e3x9;\n  assign w_28e3x9 = a_ilrtrj ^ b_7034oi;\n  assign y_6tj47f = a_ilrtrj ? w_28e3x9 : b_7034oi;\n  assign y_gbus0e = a_ystgig & b_qtgqc4;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 127, "label": "unused_signal", "template_id": "unused_0", "code": "module m_xeqkpn(input a_3r0nk2, input b_hr7amu, output y_x65h14);\n  wire w_h0o1ty;\n  assign w_h0o1ty = a_jilk5b ^ b_u42zjt;\n  assign y_km7h3d = a_jilk5b ? w_h0o1ty : b_u42zjt;\n  wire t_0zv9uj;\n  assign y_x65h14 = a_3r0nk2 & b_hr7amu;\nendmodule\n", "log": "Warning: declaration 't_0zv9uj' does not affect outputs."}
{"id": 128, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_p9zhui(input a_1k41o8, input b_7h2uie, input c_tzcu0h, output y_dy7kfh);\n  wire w_g0i86y;\n  assign w_g0i86y = a_1m0snb ^ b_x03d5y;\n  assign y_ikt2qq = a_1m0snb ? w_g0i86y : b_x03d5y;\n  wire t_4dfouh;\n  assign t_4dfouh = a_1k41o8 & b_7h2uie;\n  assign t_4dfouh = (c_tzcu0h) ? a_1k41o8 : b_7h2uie;\n  assign y_dy7kfh = t_4dfouh;\nendmodule\n", "log": "Error: net 't_4dfouh' is assigned from more than one source."}
{"id": 129, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_shb8ls(input a_tbfalx, b_7quip7 output y_tjlpph); assign y_tjlpph = a_tbfalx & b_7quip7 endmodule", "log": "Error: parse failed near port list."}
{"id": 130, "label": "width_mismatch", "template_id": "width_1", "code": "module m_h88f4r(input [2:0] a_spdj39, output [0:0] y_57u5dl);\n  wire w_kv8nlo;\n  assign w_kv8nlo = a_dufjvw ^ b_806qgy;\n  assign y_xyk4dh = a_dufjvw ? w_kv8nlo : b_806qgy;\n  wire p_11o8oe;\n  assign p_11o8oe = a_spdj39[0];\n  assign y_57u5dl = {p_11o8oe, a_spdj39[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_57u5dl'."}
{"id": 131, "label": "clean", "template_id": "clean_0", "code": "module m_7gfpz1(input a_jhxnjw, input b_xd6h9c, output y_cgjuzv);\n  wire w_hpenhk;\n  assign w_hpenhk = a_so871r ^ b_r4e73c;\n  assign y_5r3wjb = a_so871r ? w_hpenhk : b_r4e73c;\n  assign y_cgjuzv = a_jhxnjw & b_xd6h9c;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 132, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_xw041g(input clk_ijmmad, input d_6pex23, output reg q_10xnqs);\n  wire w_prr6sq;\n  assign w_prr6sq = a_xbl93g ^ b_lckew2;\n  assign y_02jxch = a_xbl93g ? w_prr6sq : b_lckew2;\n  always @(posedge clk_ijmmad) begin\n    q_10xnqs = d_6pex23;\n    q_10xnqs = q_10xnqs;\n    // extra ops using tmp_odtbad\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_10xnqs'."}
{"id": 133, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_yeri42(input clk_sxitjm, input d_dz2jhv, output reg q_szauvp);\n  wire w_fzoiie;\n  assign w_fzoiie = a_vntitw ^ b_txrtrn;\n  assign y_h8qtfi = a_vntitw ? w_fzoiie : b_txrtrn;\n  always @(posedge clk_sxitjm) begin\n    q_szauvp = d_dz2jhv;\n    q_szauvp = q_szauvp;\n    // extra ops using tmp_fbvnq3\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_szauvp'."}
{"id": 134, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_hul18r(input clk_2e4n7d, input d_tz9imj, output reg q_6l5qjc);\n  wire w_xjjdvs;\n  assign w_xjjdvs = a_vud88z ^ b_o7ppob;\n  assign y_i1q922 = a_vud88z ? w_xjjdvs : b_o7ppob;\n  always @(posedge clk_2e4n7d) begin\n    q_6l5qjc = d_tz9imj;\n    q_6l5qjc = q_6l5qjc;\n    // extra ops using tmp_4eh4p7\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_6l5qjc'."}
{"id": 135, "label": "clean", "template_id": "clean_0", "code": "module m_p5bktc(input a_6oovk4, input b_3gqm6c, output y_k4vutf);\n  wire w_re6m0d;\n  assign w_re6m0d = a_hy4oal ^ b_lk2mxn;\n  assign y_oz56s8 = a_hy4oal ? w_re6m0d : b_lk2mxn;\n  assign y_k4vutf = a_6oovk4 & b_3gqm6c;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 136, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_9p3pp1(input a_a4b47r, input b_qd93im, input c_ugme12, output y_xz2yz8);\n  wire w_2kqqgk;\n  assign w_2kqqgk = a_qidja1 ^ b_l2mjvj;\n  assign y_ce361o = a_qidja1 ? w_2kqqgk : b_l2mjvj;\n  wire t_mzmm33;\n  assign t_mzmm33 = a_a4b47r & b_qd93im;\n  assign t_mzmm33 = (c_ugme12) ? a_a4b47r : b_qd93im;\n  assign y_xz2yz8 = t_mzmm33;\nendmodule\n", "log": "Error: net 't_mzmm33' is assigned from more than one source."}
{"id": 137, "label": "width_mismatch", "template_id": "width_0", "code": "module m_19ch7x(input [15:0] a_89w89y, output [0:0] y_33i0jm);\n  wire w_ifevzp;\n  assign w_ifevzp = a_1y0dcr ^ b_th05pu;\n  assign y_ow0fhz = a_1y0dcr ? w_ifevzp : b_th05pu;\n  assign y_33i0jm = a_89w89y;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_33i0jm'."}
{"id": 138, "label": "clean", "template_id": "clean_0", "code": "module m_tno37m(input a_j0nb97, input b_4s2yfy, output y_ik7wx2);\n  wire w_ddsfc5;\n  assign w_ddsfc5 = a_ktm8mu ^ b_kxa18v;\n  assign y_ruvsv1 = a_ktm8mu ? w_ddsfc5 : b_kxa18v;\n  assign y_ik7wx2 = a_j0nb97 & b_4s2yfy;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 139, "label": "unused_signal", "template_id": "unused_1", "code": "module m_cgfvod(input a_b3cto5, input b_9ldm7d, output y_auzy81);\n  wire w_uxxgqc;\n  assign w_uxxgqc = a_wygdcr ^ b_80drol;\n  assign y_sa9kyg = a_wygdcr ? w_uxxgqc : b_80drol;\n  wire t_i511r2;\n  assign t_i511r2 = a_b3cto5 | b_9ldm7d;\n  assign y_auzy81 = a_b3cto5 & b_9ldm7d;\nendmodule\n", "log": "Warning: declaration 't_i511r2' does not affect outputs."}
{"id": 140, "label": "clean", "template_id": "clean_0", "code": "module m_ua6ait(input a_yic3rw, input b_ew05ow, output y_n7patl);\n  wire w_a1s8p1;\n  assign w_a1s8p1 = a_muq3da ^ b_pi0idf;\n  assign y_zc1a77 = a_muq3da ? w_a1s8p1 : b_pi0idf;\n  assign y_n7patl = a_yic3rw & b_ew05ow;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 141, "label": "clean", "template_id": "clean_0", "code": "module m_t31i16(input a_tmqhpm, input b_28b5sz, output y_kvnkov);\n  wire w_o40tb9;\n  assign w_o40tb9 = a_49jwfv ^ b_qf0scu;\n  assign y_7e4kdq = a_49jwfv ? w_o40tb9 : b_qf0scu;\n  assign y_kvnkov = a_tmqhpm & b_28b5sz;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 142, "label": "missing_default", "template_id": "case_1", "code": "module m_w8mhkv(input [1:0] sel_u6ks3r, output reg y_9z9tkc);\n  wire w_uk3cnq;\n  assign w_uk3cnq = a_0kcjgj ^ b_psqtpz;\n  assign y_zh6y2y = a_0kcjgj ? w_uk3cnq : b_psqtpz;\n  always @(*) begin\n    case(sel_u6ks3r)\n      2'b00: y_9z9tkc = 1'b0;\n      2'b01: y_9z9tkc = 1'b1;\n      2'b10: y_9z9tkc = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 143, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_h0bx3s(input a_40ji6t, input b_13ihxm, input c_pwrj8h, output y_0in0xa);\n  wire w_kfnjd1;\n  assign w_kfnjd1 = a_y6bc60 ^ b_7vs4a9;\n  assign y_whwzu4 = a_y6bc60 ? w_kfnjd1 : b_7vs4a9;\n  wire t_2fkg83;\n  assign t_2fkg83 = a_40ji6t & b_13ihxm;\n  assign t_2fkg83 = (c_pwrj8h) ? a_40ji6t : b_13ihxm;\n  assign y_0in0xa = t_2fkg83;\nendmodule\n", "log": "Error: net 't_2fkg83' is assigned from more than one source."}
{"id": 144, "label": "missing_default", "template_id": "case_1", "code": "module m_qcrqdp(input [1:0] sel_7jl6hi, output reg y_svk2to);\n  wire w_7ng8tx;\n  assign w_7ng8tx = a_jq49g0 ^ b_40kvov;\n  assign y_ti37tl = a_jq49g0 ? w_7ng8tx : b_40kvov;\n  always @(*) begin\n    case(sel_7jl6hi)\n      2'b00: y_svk2to = 1'b0;\n      2'b01: y_svk2to = 1'b1;\n      2'b10: y_svk2to = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 145, "label": "comb_loop", "template_id": "loop_1", "code": "module m_bpqal0(output a_y78e3f, output b_ba5ndh);\n  wire w_tf5ok1;\n  assign w_tf5ok1 = a_w6aonl ^ b_3q36yh;\n  assign y_md8d78 = a_w6aonl ? w_tf5ok1 : b_3q36yh;\n  wire x_itld83;\n  assign x_itld83 = a_y78e3f;\n  assign a_y78e3f = b_ba5ndh;\n  assign b_ba5ndh = x_itld83;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 146, "label": "clean", "template_id": "clean_0", "code": "module m_dbqwod(input a_86z1yu, input b_rw5to2, output y_oht2oh);\n  wire w_jq4zp7;\n  assign w_jq4zp7 = a_6nwjtu ^ b_wvxr68;\n  assign y_54no6n = a_6nwjtu ? w_jq4zp7 : b_wvxr68;\n  assign y_oht2oh = a_86z1yu & b_rw5to2;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 147, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_k4ebna(input clk_i2d8sp, input d_bnt8tn, output reg q_fkoyjm);\n  wire w_jyda5t;\n  assign w_jyda5t = a_d9j6sz ^ b_9kdssq;\n  assign y_4kvrxo = a_d9j6sz ? w_jyda5t : b_9kdssq;\n  always @(posedge clk_i2d8sp) begin\n    q_fkoyjm = d_bnt8tn;\n    q_fkoyjm = q_fkoyjm;\n    // extra ops using tmp_rnxn5z\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_fkoyjm'."}
{"id": 148, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_cgvwzg(input a_4jwi2n, b_l8gs81 output y_jw4kih); assign y_jw4kih = a_4jwi2n & b_l8gs81 endmodule", "log": "Error: parse failed near port list."}
{"id": 149, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_aj55fp(a_a7ad5p, b_1x5mm1, y_4upvbt) input a_a7ad5p, b_1x5mm1; output y_4upvbt assign y_4upvbt = a_a7ad5p | b_1x5mm1; endmodule", "log": "Error: expected ';' before statement."}
{"id": 150, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_ktqdc1(input clk_dt0ayg, input d_1lqkra, output reg q_vsbrb6);\n  wire w_7fgqrc;\n  assign w_7fgqrc = a_glbcwa ^ b_unvm22;\n  assign y_wx9gro = a_glbcwa ? w_7fgqrc : b_unvm22;\n  always @(posedge clk_dt0ayg) begin\n    q_vsbrb6 = d_1lqkra;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_vsbrb6'."}
{"id": 151, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_j4dl6v(input a_qccex4, input b_7wp3i9, input c_khveq1, output y_xd59hs);\n  wire w_ivwrmk;\n  assign w_ivwrmk = a_vpkfz1 ^ b_yjpkr1;\n  assign y_myjcki = a_vpkfz1 ? w_ivwrmk : b_yjpkr1;\n  wire t_e2tfx2;\n  assign t_e2tfx2 = a_qccex4 & b_7wp3i9;\n  assign t_e2tfx2 = (c_khveq1) ? a_qccex4 : b_7wp3i9;\n  assign y_xd59hs = t_e2tfx2;\nendmodule\n", "log": "Error: net 't_e2tfx2' is assigned from more than one source."}
{"id": 152, "label": "unused_signal", "template_id": "unused_0", "code": "module m_mzwljz(input a_6551xf, input b_ulrbf9, output y_udl32v);\n  wire w_gfh9l8;\n  assign w_gfh9l8 = a_n7jwrb ^ b_rw5i2m;\n  assign y_lbgzd2 = a_n7jwrb ? w_gfh9l8 : b_rw5i2m;\n  wire t_xz5vj1;\n  assign y_udl32v = a_6551xf & b_ulrbf9;\nendmodule\n", "log": "Warning: declaration 't_xz5vj1' does not affect outputs."}
{"id": 153, "label": "unused_signal", "template_id": "unused_0", "code": "module m_x0pq1l(input a_d50c3t, input b_6oiarf, output y_hgyzz3);\n  wire w_jl6ehg;\n  assign w_jl6ehg = a_lt9wkc ^ b_m10yu0;\n  assign y_s26ori = a_lt9wkc ? w_jl6ehg : b_m10yu0;\n  wire t_ecvr04;\n  assign y_hgyzz3 = a_d50c3t & b_6oiarf;\nendmodule\n", "log": "Warning: declaration 't_ecvr04' does not affect outputs."}
{"id": 154, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_evlv2v(input clk_grsth1, input d_eruf8b, output reg q_bep140);\n  wire w_zpbtjq;\n  assign w_zpbtjq = a_rt91v5 ^ b_n0r2z5;\n  assign y_ccfdrf = a_rt91v5 ? w_zpbtjq : b_n0r2z5;\n  always @(posedge clk_grsth1) begin\n    q_bep140 = d_eruf8b;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_bep140'."}
{"id": 155, "label": "comb_loop", "template_id": "loop_1", "code": "module m_zzzqi9(output a_im0jj7, output b_vbp9uq);\n  wire w_xdpv9n;\n  assign w_xdpv9n = a_crevt0 ^ b_bsczih;\n  assign y_4la2ju = a_crevt0 ? w_xdpv9n : b_bsczih;\n  wire x_crjlto;\n  assign x_crjlto = a_im0jj7;\n  assign a_im0jj7 = b_vbp9uq;\n  assign b_vbp9uq = x_crjlto;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 156, "label": "clean", "template_id": "clean_0", "code": "module m_vet50g(input a_5jcm07, input b_4noxjd, output y_q577tt);\n  wire w_ioxp82;\n  assign w_ioxp82 = a_ofgoad ^ b_3j6jkt;\n  assign y_r8vhj7 = a_ofgoad ? w_ioxp82 : b_3j6jkt;\n  assign y_q577tt = a_5jcm07 & b_4noxjd;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 157, "label": "missing_default", "template_id": "case_1", "code": "module m_pjcgjl(input [1:0] sel_vdvt3s, output reg y_0kolxr);\n  wire w_ahdsnj;\n  assign w_ahdsnj = a_qgewqx ^ b_t8wsye;\n  assign y_o0gk07 = a_qgewqx ? w_ahdsnj : b_t8wsye;\n  always @(*) begin\n    case(sel_vdvt3s)\n      2'b00: y_0kolxr = 1'b0;\n      2'b01: y_0kolxr = 1'b1;\n      2'b10: y_0kolxr = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 158, "label": "missing_default", "template_id": "case_1", "code": "module m_drowcv(input [1:0] sel_u6j5so, output reg y_g2ek3t);\n  wire w_8zdqon;\n  assign w_8zdqon = a_9anomk ^ b_umbxt6;\n  assign y_5e8qyo = a_9anomk ? w_8zdqon : b_umbxt6;\n  always @(*) begin\n    case(sel_u6j5so)\n      2'b00: y_g2ek3t = 1'b0;\n      2'b01: y_g2ek3t = 1'b1;\n      2'b10: y_g2ek3t = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 159, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_pthoj8(input a_jc0i97, input b_pn26wn, input c_dvsl7g, output y_o7zdn1);\n  wire w_60c2l6;\n  assign w_60c2l6 = a_v4lx8i ^ b_o8hmao;\n  assign y_s33ybq = a_v4lx8i ? w_60c2l6 : b_o8hmao;\n  wire t_r3xx0r;\n  assign t_r3xx0r = a_jc0i97 & b_pn26wn;\n  assign t_r3xx0r = c_dvsl7g;\n  assign y_o7zdn1 = t_r3xx0r;\nendmodule\n", "log": "Error: net 't_r3xx0r' is assigned from more than one source."}
{"id": 160, "label": "clean", "template_id": "clean_0", "code": "module m_9skoao(input a_evam2o, input b_qwl0bf, output y_5hadlk);\n  wire w_jvmv2c;\n  assign w_jvmv2c = a_kuq1a4 ^ b_ahsuuu;\n  assign y_hb4434 = a_kuq1a4 ? w_jvmv2c : b_ahsuuu;\n  assign y_5hadlk = a_evam2o & b_qwl0bf;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 161, "label": "clean", "template_id": "clean_0", "code": "module m_10frlm(input a_sk68pv, input b_y4jnwm, output y_v007l7);\n  wire w_thborb;\n  assign w_thborb = a_ftq1bd ^ b_jdl10z;\n  assign y_etjwqg = a_ftq1bd ? w_thborb : b_jdl10z;\n  assign y_v007l7 = a_sk68pv & b_y4jnwm;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 162, "label": "width_mismatch", "template_id": "width_1", "code": "module m_dffx5j(input [4:0] a_krtn0o, output [1:0] y_6fv1hn);\n  wire w_yuu5eu;\n  assign w_yuu5eu = a_ia0vkk ^ b_b9nzjb;\n  assign y_5n5n0a = a_ia0vkk ? w_yuu5eu : b_b9nzjb;\n  wire p_jdxnws;\n  assign p_jdxnws = a_krtn0o[0];\n  assign y_6fv1hn = {p_jdxnws, a_krtn0o[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_6fv1hn'."}
{"id": 163, "label": "comb_loop", "template_id": "loop_0", "code": "module m_dlygfy(output a_wjmbz6, output b_vf7tg1);\n  wire w_ykx55p;\n  assign w_ykx55p = a_shcufi ^ b_pohve5;\n  assign y_tal117 = a_shcufi ? w_ykx55p : b_pohve5;\n  assign a_wjmbz6 = b_vf7tg1;\n  assign b_vf7tg1 = a_wjmbz6;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 164, "label": "missing_default", "template_id": "case_1", "code": "module m_3i3psq(input [1:0] sel_kmpi67, output reg y_vzbw49);\n  wire w_zygexu;\n  assign w_zygexu = a_k0ue89 ^ b_oask3o;\n  assign y_6cd5p3 = a_k0ue89 ? w_zygexu : b_oask3o;\n  always @(*) begin\n    case(sel_kmpi67)\n      2'b00: y_vzbw49 = 1'b0;\n      2'b01: y_vzbw49 = 1'b1;\n      2'b10: y_vzbw49 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 165, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_t05sm7(input a_2m6jqk, b_eaqe6s output y_ba0cpa); assign y_ba0cpa = a_2m6jqk & b_eaqe6s endmodule", "log": "Error: parse failed near port list."}
{"id": 166, "label": "clean", "template_id": "clean_0", "code": "module m_w1eg04(input a_ydy2hk, input b_4s6tdd, output y_a5533v);\n  wire w_r34kj3;\n  assign w_r34kj3 = a_69zn3l ^ b_zqy1j3;\n  assign y_y35n7v = a_69zn3l ? w_r34kj3 : b_zqy1j3;\n  assign y_a5533v = a_ydy2hk & b_4s6tdd;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 167, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_5pez1y(a_ypv0yt, b_bl51ps, y_021g6u) input a_ypv0yt, b_bl51ps; output y_021g6u assign y_021g6u = a_ypv0yt | b_bl51ps; endmodule", "log": "Error: expected ';' before statement."}
{"id": 168, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_7yem0h(input clk_xzmmov, input d_uslwl9, output reg q_qdeqmt);\n  wire w_nv3eji;\n  assign w_nv3eji = a_jkeiew ^ b_pqzk9q;\n  assign y_x7k885 = a_jkeiew ? w_nv3eji : b_pqzk9q;\n  always @(posedge clk_xzmmov) begin\n    q_qdeqmt = d_uslwl9;\n    q_qdeqmt = q_qdeqmt;\n    // extra ops using tmp_uh8p07\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_qdeqmt'."}
{"id": 169, "label": "latch_inference", "template_id": "latch_1", "code": "module m_wk4kz2(input en_ucqlcw, input d_3zk4as, output reg q_7vdlfs);\n  wire w_yzdr8u;\n  assign w_yzdr8u = a_o7nwpc ^ b_9aob9a;\n  assign y_tk6gek = a_o7nwpc ? w_yzdr8u : b_9aob9a;\n  always @(*) begin\n    if (en_ucqlcw) q_7vdlfs = d_3zk4as;\n    // other path leaves q_7vdlfs unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_7vdlfs' may not be assigned on all control paths."}
{"id": 170, "label": "clean", "template_id": "clean_0", "code": "module m_7x3csk(input a_vo4diz, input b_f7p4g7, output y_0gythi);\n  wire w_xdv4et;\n  assign w_xdv4et = a_r3ybrg ^ b_fpp32p;\n  assign y_xhxkk8 = a_r3ybrg ? w_xdv4et : b_fpp32p;\n  assign y_0gythi = a_vo4diz & b_f7p4g7;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 171, "label": "clean", "template_id": "clean_0", "code": "module m_cw57fh(input a_lbqr7m, input b_6wiizi, output y_ydwpth);\n  wire w_67d9rd;\n  assign w_67d9rd = a_a6vbnu ^ b_5x8foz;\n  assign y_eljy4q = a_a6vbnu ? w_67d9rd : b_5x8foz;\n  assign y_ydwpth = a_lbqr7m & b_6wiizi;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 172, "label": "clean", "template_id": "clean_0", "code": "module m_d2j2v7(input a_e8p3tq, input b_vsfwhm, output y_iludij);\n  wire w_5lrlcn;\n  assign w_5lrlcn = a_13wjhq ^ b_3s7n4l;\n  assign y_asqu3j = a_13wjhq ? w_5lrlcn : b_3s7n4l;\n  assign y_iludij = a_e8p3tq & b_vsfwhm;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 173, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_875z1w(input clk_9n3wq2, input d_qx1w1t, output reg q_cu802i);\n  wire w_jc7oc5;\n  assign w_jc7oc5 = a_ypn36m ^ b_b9uxny;\n  assign y_gju8lc = a_ypn36m ? w_jc7oc5 : b_b9uxny;\n  always @(posedge clk_9n3wq2) begin\n    q_cu802i = d_qx1w1t;\n    q_cu802i = q_cu802i;\n    // extra ops using tmp_iaj6xt\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_cu802i'."}
{"id": 174, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_fy11lr(a_fp8dge, b_0cj639, y_4d586i) input a_fp8dge, b_0cj639; output y_4d586i assign y_4d586i = a_fp8dge | b_0cj639; endmodule", "log": "Error: expected ';' before statement."}
{"id": 175, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_etss0e(a_kns80y, b_crp8bn, y_7160i9) input a_kns80y, b_crp8bn; output y_7160i9 assign y_7160i9 = a_kns80y | b_crp8bn; endmodule", "log": "Error: expected ';' before statement."}
{"id": 176, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_2afs3t(input clk_soi518, input d_92g216, output reg q_px3f69);\n  wire w_0tpdbz;\n  assign w_0tpdbz = a_ytpji1 ^ b_a4bp5b;\n  assign y_lrlg21 = a_ytpji1 ? w_0tpdbz : b_a4bp5b;\n  always @(posedge clk_soi518) begin\n    q_px3f69 = d_92g216;\n    q_px3f69 = q_px3f69;\n    // extra ops using tmp_ew7ohz\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_px3f69'."}
{"id": 177, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_81lmlm(a_vptk0z, b_nytvmc, y_0cb4l4) input a_vptk0z, b_nytvmc; output y_0cb4l4 assign y_0cb4l4 = a_vptk0z | b_nytvmc; endmodule", "log": "Error: expected ';' before statement."}
{"id": 178, "label": "clean", "template_id": "clean_0", "code": "module m_admonu(input a_p04yu3, input b_zw2p53, output y_8s5zhl);\n  wire w_84mgzd;\n  assign w_84mgzd = a_pvyyzw ^ b_0ap6yd;\n  assign y_wxji8z = a_pvyyzw ? w_84mgzd : b_0ap6yd;\n  assign y_8s5zhl = a_p04yu3 & b_zw2p53;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 179, "label": "clean", "template_id": "clean_0", "code": "module m_a341cj(input a_fwarf2, input b_79mzg5, output y_s0crcf);\n  wire w_0xgwe9;\n  assign w_0xgwe9 = a_vvilaq ^ b_wgnyq5;\n  assign y_7mqsp9 = a_vvilaq ? w_0xgwe9 : b_wgnyq5;\n  assign y_s0crcf = a_fwarf2 & b_79mzg5;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 180, "label": "latch_inference", "template_id": "latch_1", "code": "module m_l412hh(input en_idsv29, input d_uqsv71, output reg q_w8oy9j);\n  wire w_83r3u6;\n  assign w_83r3u6 = a_7rwi57 ^ b_2vz0r4;\n  assign y_o3fyug = a_7rwi57 ? w_83r3u6 : b_2vz0r4;\n  always @(*) begin\n    if (en_idsv29) q_w8oy9j = d_uqsv71;\n    // other path leaves q_w8oy9j unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_w8oy9j' may not be assigned on all control paths."}
{"id": 181, "label": "comb_loop", "template_id": "loop_0", "code": "module m_fvvbe4(output a_niysdc, output b_x8hqke);\n  wire w_5q1c81;\n  assign w_5q1c81 = a_x7zllr ^ b_l0e4vy;\n  assign y_e1m5uv = a_x7zllr ? w_5q1c81 : b_l0e4vy;\n  assign a_niysdc = b_x8hqke;\n  assign b_x8hqke = a_niysdc;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 182, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_yz2xjm(input a_s1islb, input b_ut78db, input c_jsp8kz, output y_rrvmcf);\n  wire w_p223ed;\n  assign w_p223ed = a_vqkj4w ^ b_tvaid9;\n  assign y_hdm7ay = a_vqkj4w ? w_p223ed : b_tvaid9;\n  wire t_1vxal7;\n  assign t_1vxal7 = a_s1islb & b_ut78db;\n  assign t_1vxal7 = c_jsp8kz;\n  assign y_rrvmcf = t_1vxal7;\nendmodule\n", "log": "Error: net 't_1vxal7' is assigned from more than one source."}
{"id": 183, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_tsaqlz(input clk_gxislh, input d_2n5972, output reg q_wlv374);\n  wire w_vxjbgg;\n  assign w_vxjbgg = a_9m0kll ^ b_mm41n2;\n  assign y_y19ea2 = a_9m0kll ? w_vxjbgg : b_mm41n2;\n  always @(posedge clk_gxislh) begin\n    q_wlv374 = d_2n5972;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_wlv374'."}
{"id": 184, "label": "missing_default", "template_id": "case_0", "code": "module m_xqtwsl(input [1:0] sel_hvvfp9, output reg y_0rkeqa);\n  wire w_zc0sii;\n  assign w_zc0sii = a_wg9hzk ^ b_z3iy6a;\n  assign y_hnblix = a_wg9hzk ? w_zc0sii : b_z3iy6a;\n  always @(*) begin\n    case(sel_hvvfp9)\n      2'b00: y_0rkeqa = 1'b0;\n      2'b01: y_0rkeqa = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 185, "label": "clean", "template_id": "clean_0", "code": "module m_4dsjco(input a_rp616t, input b_odq74g, output y_zhoeyq);\n  wire w_n1l1bx;\n  assign w_n1l1bx = a_bugld5 ^ b_nuz41t;\n  assign y_4m0s2f = a_bugld5 ? w_n1l1bx : b_nuz41t;\n  assign y_zhoeyq = a_rp616t & b_odq74g;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 186, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_gvfg32(input clk_2r0nxa, input d_gbzskw, output reg q_3xh2a5);\n  wire w_aepjwj;\n  assign w_aepjwj = a_565qf0 ^ b_zrroe0;\n  assign y_6kaf4w = a_565qf0 ? w_aepjwj : b_zrroe0;\n  always @(posedge clk_2r0nxa) begin\n    q_3xh2a5 = d_gbzskw;\n    q_3xh2a5 = q_3xh2a5;\n    // extra ops using tmp_7spjpi\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_3xh2a5'."}
{"id": 187, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_8ol3lh(a_sibtkl, b_wtgwen, y_m0nqun) input a_sibtkl, b_wtgwen; output y_m0nqun assign y_m0nqun = a_sibtkl | b_wtgwen; endmodule", "log": "Error: expected ';' before statement."}
{"id": 188, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_0q3kgq(input clk_q35m7a, input d_6wv06i, output reg q_zh5s77);\n  wire w_j3i3zq;\n  assign w_j3i3zq = a_efi8v8 ^ b_j3243f;\n  assign y_38wuzp = a_efi8v8 ? w_j3i3zq : b_j3243f;\n  always @(posedge clk_q35m7a) begin\n    q_zh5s77 = d_6wv06i;\n    q_zh5s77 = q_zh5s77;\n    // extra ops using tmp_yiemcu\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_zh5s77'."}
{"id": 189, "label": "unused_signal", "template_id": "unused_0", "code": "module m_u74v5k(input a_t4x43v, input b_5iebs9, output y_76f53z);\n  wire w_3eqige;\n  assign w_3eqige = a_y50r8j ^ b_8hjyid;\n  assign y_ju0h3a = a_y50r8j ? w_3eqige : b_8hjyid;\n  wire t_4i5aim;\n  assign y_76f53z = a_t4x43v & b_5iebs9;\nendmodule\n", "log": "Warning: declaration 't_4i5aim' does not affect outputs."}
{"id": 190, "label": "latch_inference", "template_id": "latch_1", "code": "module m_el92k9(input en_znyny0, input d_zo3ebp, output reg q_ipst31);\n  wire w_b5xw12;\n  assign w_b5xw12 = a_5c9ppr ^ b_aldf65;\n  assign y_qm7zny = a_5c9ppr ? w_b5xw12 : b_aldf65;\n  always @(*) begin\n    if (en_znyny0) q_ipst31 = d_zo3ebp;\n    // other path leaves q_ipst31 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_ipst31' may not be assigned on all control paths."}
{"id": 191, "label": "clean", "template_id": "clean_0", "code": "module m_fj8bpc(input a_2sepz8, input b_403qbu, output y_3vb19z);\n  wire w_l0ikph;\n  assign w_l0ikph = a_ffh4ef ^ b_nj2w6p;\n  assign y_orup92 = a_ffh4ef ? w_l0ikph : b_nj2w6p;\n  assign y_3vb19z = a_2sepz8 & b_403qbu;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 192, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_hzaggz(input a_4kflzk, b_tnj2o1 output y_kf4b7j); assign y_kf4b7j = a_4kflzk & b_tnj2o1 endmodule", "log": "Error: parse failed near port list."}
{"id": 193, "label": "missing_default", "template_id": "case_1", "code": "module m_5vxcgo(input [1:0] sel_co5ejd, output reg y_lybw8u);\n  wire w_wkab6m;\n  assign w_wkab6m = a_ln8lnk ^ b_fi0wq0;\n  assign y_0yrcmy = a_ln8lnk ? w_wkab6m : b_fi0wq0;\n  always @(*) begin\n    case(sel_co5ejd)\n      2'b00: y_lybw8u = 1'b0;\n      2'b01: y_lybw8u = 1'b1;\n      2'b10: y_lybw8u = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 194, "label": "comb_loop", "template_id": "loop_0", "code": "module m_ou5hl4(output a_9cwq7g, output b_p5l5vd);\n  wire w_dztgvq;\n  assign w_dztgvq = a_g6w0ee ^ b_bthm2u;\n  assign y_m5ttpp = a_g6w0ee ? w_dztgvq : b_bthm2u;\n  assign a_9cwq7g = b_p5l5vd;\n  assign b_p5l5vd = a_9cwq7g;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 195, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_kv2plt(input clk_tkaqg2, input d_lafv85, output reg q_u1into);\n  wire w_u4j5dk;\n  assign w_u4j5dk = a_9i3baa ^ b_1xf2xh;\n  assign y_yyexwk = a_9i3baa ? w_u4j5dk : b_1xf2xh;\n  always @(posedge clk_tkaqg2) begin\n    q_u1into = d_lafv85;\n    q_u1into = q_u1into;\n    // extra ops using tmp_ent8vp\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_u1into'."}
{"id": 196, "label": "latch_inference", "template_id": "latch_1", "code": "module m_28yqbu(input en_ecka00, input d_xaxs38, output reg q_9cbl2m);\n  wire w_fkkec9;\n  assign w_fkkec9 = a_v6i89c ^ b_blcr88;\n  assign y_5p9h2d = a_v6i89c ? w_fkkec9 : b_blcr88;\n  always @(*) begin\n    if (en_ecka00) q_9cbl2m = d_xaxs38;\n    // other path leaves q_9cbl2m unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_9cbl2m' may not be assigned on all control paths."}
{"id": 197, "label": "latch_inference", "template_id": "latch_0", "code": "module m_lzz2uf(input en_6vvrgp, input d_9tsea0, output reg q_z0eczp);\n  wire w_fxy22x;\n  assign w_fxy22x = a_3fw5ra ^ b_wkfp91;\n  assign y_kbg1xs = a_3fw5ra ? w_fxy22x : b_wkfp91;\n  always @(*) begin\n    if (en_6vvrgp) q_z0eczp = d_9tsea0;\n  end\nendmodule\n", "log": "Warning: signal 'q_z0eczp' may not be assigned on all control paths."}
{"id": 198, "label": "comb_loop", "template_id": "loop_1", "code": "module m_bd0nv6(output a_c3k28z, output b_fyj9gf);\n  wire w_n3bkx8;\n  assign w_n3bkx8 = a_xtuxjb ^ b_1taiu5;\n  assign y_8rma3j = a_xtuxjb ? w_n3bkx8 : b_1taiu5;\n  wire x_45sb60;\n  assign x_45sb60 = a_c3k28z;\n  assign a_c3k28z = b_fyj9gf;\n  assign b_fyj9gf = x_45sb60;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 199, "label": "unused_signal", "template_id": "unused_1", "code": "module m_vlxmnj(input a_esnvds, input b_3vvbiz, output y_3kmqyu);\n  wire w_p8lbvz;\n  assign w_p8lbvz = a_72ksje ^ b_uxt5bs;\n  assign y_2z79hq = a_72ksje ? w_p8lbvz : b_uxt5bs;\n  wire t_3rtr76;\n  assign t_3rtr76 = a_esnvds | b_3vvbiz;\n  assign y_3kmqyu = a_esnvds & b_3vvbiz;\nendmodule\n", "log": "Warning: declaration 't_3rtr76' does not affect outputs."}
{"id": 200, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_ystvgi(a_7wwn5q, b_ickloe, y_o4m03m) input a_7wwn5q, b_ickloe; output y_o4m03m assign y_o4m03m = a_7wwn5q | b_ickloe; endmodule", "log": "Error: expected ';' before statement."}
{"id": 201, "label": "width_mismatch", "template_id": "width_1", "code": "module m_8aqprn(input [2:0] a_qrjvb0, output [1:0] y_oly7o0);\n  wire w_ri6eaw;\n  assign w_ri6eaw = a_l1if4l ^ b_t6sogc;\n  assign y_myjjn6 = a_l1if4l ? w_ri6eaw : b_t6sogc;\n  wire p_grtcsj;\n  assign p_grtcsj = a_qrjvb0[0];\n  assign y_oly7o0 = {p_grtcsj, a_qrjvb0[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_oly7o0'."}
{"id": 202, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_y3mlx0(input a_t8d0ro, input b_4usxf7, input c_9c8eyk, output y_csb2pe);\n  wire w_m0eixu;\n  assign w_m0eixu = a_9clb02 ^ b_oqjxib;\n  assign y_2akf1b = a_9clb02 ? w_m0eixu : b_oqjxib;\n  wire t_znzorj;\n  assign t_znzorj = a_t8d0ro & b_4usxf7;\n  assign t_znzorj = (c_9c8eyk) ? a_t8d0ro : b_4usxf7;\n  assign y_csb2pe = t_znzorj;\nendmodule\n", "log": "Error: net 't_znzorj' is assigned from more than one source."}
{"id": 203, "label": "missing_default", "template_id": "case_0", "code": "module m_ej0sj8(input [1:0] sel_8mx8r1, output reg y_k4zzb0);\n  wire w_v9q6nb;\n  assign w_v9q6nb = a_rv9u0p ^ b_objj66;\n  assign y_nojtuq = a_rv9u0p ? w_v9q6nb : b_objj66;\n  always @(*) begin\n    case(sel_8mx8r1)\n      2'b00: y_k4zzb0 = 1'b0;\n      2'b01: y_k4zzb0 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 204, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_wh5cae(a_vwhgh4, b_idvqkt, y_gcxt9a) input a_vwhgh4, b_idvqkt; output y_gcxt9a assign y_gcxt9a = a_vwhgh4 | b_idvqkt; endmodule", "log": "Error: expected ';' before statement."}
{"id": 205, "label": "unused_signal", "template_id": "unused_0", "code": "module m_rl0gy4(input a_43gzth, input b_axmk1f, output y_fvfy1f);\n  wire w_ellj1x;\n  assign w_ellj1x = a_qq31l0 ^ b_2ksezy;\n  assign y_g7hwsu = a_qq31l0 ? w_ellj1x : b_2ksezy;\n  wire t_j146ko;\n  assign y_fvfy1f = a_43gzth & b_axmk1f;\nendmodule\n", "log": "Warning: declaration 't_j146ko' does not affect outputs."}
{"id": 206, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_qu842e(input clk_ekffz8, input d_wjh2cy, output reg q_uj6bg9);\n  wire w_szil4f;\n  assign w_szil4f = a_xqoz7g ^ b_ou53ab;\n  assign y_pwn4qj = a_xqoz7g ? w_szil4f : b_ou53ab;\n  always @(posedge clk_ekffz8) begin\n    q_uj6bg9 = d_wjh2cy;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_uj6bg9'."}
{"id": 207, "label": "clean", "template_id": "clean_0", "code": "module m_cnb1sm(input a_jz8tw4, input b_nqnx7p, output y_eckhii);\n  wire w_je994r;\n  assign w_je994r = a_5kvyxd ^ b_hho2zf;\n  assign y_iy5u7k = a_5kvyxd ? w_je994r : b_hho2zf;\n  assign y_eckhii = a_jz8tw4 & b_nqnx7p;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 208, "label": "comb_loop", "template_id": "loop_1", "code": "module m_upffze(output a_taa33m, output b_mfzyyl);\n  wire w_njlr0v;\n  assign w_njlr0v = a_bxf9vq ^ b_knf9mb;\n  assign y_ywd4d0 = a_bxf9vq ? w_njlr0v : b_knf9mb;\n  wire x_pno4uk;\n  assign x_pno4uk = a_taa33m;\n  assign a_taa33m = b_mfzyyl;\n  assign b_mfzyyl = x_pno4uk;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 209, "label": "width_mismatch", "template_id": "width_0", "code": "module m_ckg66f(input [7:0] a_7vvovq, output [2:0] y_pa0l1m);\n  wire w_f6isdr;\n  assign w_f6isdr = a_qs5viz ^ b_ejo8zq;\n  assign y_89rn6b = a_qs5viz ? w_f6isdr : b_ejo8zq;\n  assign y_pa0l1m = a_7vvovq;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_pa0l1m'."}
{"id": 210, "label": "clean", "template_id": "clean_0", "code": "module m_5r1hnn(input a_m887k9, input b_wu4w5a, output y_mi6ckd);\n  wire w_68didl;\n  assign w_68didl = a_5dvlm5 ^ b_9xf4sd;\n  assign y_mel1by = a_5dvlm5 ? w_68didl : b_9xf4sd;\n  assign y_mi6ckd = a_m887k9 & b_wu4w5a;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 211, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_hailqm(input clk_voqm3q, input d_cltftw, output reg q_x4txht);\n  wire w_w3lexa;\n  assign w_w3lexa = a_qypxb2 ^ b_ytxgqq;\n  assign y_nkroj4 = a_qypxb2 ? w_w3lexa : b_ytxgqq;\n  always @(posedge clk_voqm3q) begin\n    q_x4txht = d_cltftw;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_x4txht'."}
{"id": 212, "label": "missing_default", "template_id": "case_0", "code": "module m_au7gn2(input [1:0] sel_1wfqkv, output reg y_zpddeu);\n  wire w_f6a4h5;\n  assign w_f6a4h5 = a_ogs7lh ^ b_6wcuyb;\n  assign y_sire5f = a_ogs7lh ? w_f6a4h5 : b_6wcuyb;\n  always @(*) begin\n    case(sel_1wfqkv)\n      2'b00: y_zpddeu = 1'b0;\n      2'b01: y_zpddeu = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 213, "label": "missing_default", "template_id": "case_1", "code": "module m_l5aj08(input [1:0] sel_mknz09, output reg y_6odsjl);\n  wire w_0n2gc1;\n  assign w_0n2gc1 = a_4s1rfv ^ b_b78u2s;\n  assign y_royqp8 = a_4s1rfv ? w_0n2gc1 : b_b78u2s;\n  always @(*) begin\n    case(sel_mknz09)\n      2'b00: y_6odsjl = 1'b0;\n      2'b01: y_6odsjl = 1'b1;\n      2'b10: y_6odsjl = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 214, "label": "unused_signal", "template_id": "unused_1", "code": "module m_cqinbu(input a_14hp5c, input b_0yyr7p, output y_znotta);\n  wire w_zo73ux;\n  assign w_zo73ux = a_qar3ch ^ b_0ohsh8;\n  assign y_os2yqm = a_qar3ch ? w_zo73ux : b_0ohsh8;\n  wire t_i7c1cr;\n  assign t_i7c1cr = a_14hp5c | b_0yyr7p;\n  assign y_znotta = a_14hp5c & b_0yyr7p;\nendmodule\n", "log": "Warning: declaration 't_i7c1cr' does not affect outputs."}
{"id": 215, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_hs6hsx(input clk_embnir, input d_mytn88, output reg q_izvshk);\n  wire w_z1f01r;\n  assign w_z1f01r = a_vnxmff ^ b_w1jj3n;\n  assign y_2qaa6w = a_vnxmff ? w_z1f01r : b_w1jj3n;\n  always @(posedge clk_embnir) begin\n    q_izvshk = d_mytn88;\n    q_izvshk = q_izvshk;\n    // extra ops using tmp_p8rp2w\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_izvshk'."}
{"id": 216, "label": "width_mismatch", "template_id": "width_1", "code": "module m_ys80wq(input [4:0] a_dpgup0, output [1:0] y_eg78zu);\n  wire w_1cicrc;\n  assign w_1cicrc = a_9dedhk ^ b_59hqoe;\n  assign y_i69lgn = a_9dedhk ? w_1cicrc : b_59hqoe;\n  wire p_0ds8ha;\n  assign p_0ds8ha = a_dpgup0[0];\n  assign y_eg78zu = {p_0ds8ha, a_dpgup0[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_eg78zu'."}
{"id": 217, "label": "unused_signal", "template_id": "unused_0", "code": "module m_fzrcn6(input a_vh2vdj, input b_leipdl, output y_1odfc7);\n  wire w_sof53q;\n  assign w_sof53q = a_4ylo56 ^ b_jbwbaz;\n  assign y_b9727o = a_4ylo56 ? w_sof53q : b_jbwbaz;\n  wire t_p3cyt2;\n  assign y_1odfc7 = a_vh2vdj & b_leipdl;\nendmodule\n", "log": "Warning: declaration 't_p3cyt2' does not affect outputs."}
{"id": 218, "label": "latch_inference", "template_id": "latch_0", "code": "module m_2cth15(input en_y2twaj, input d_0w3ezs, output reg q_3hw90i);\n  wire w_mz4wk9;\n  assign w_mz4wk9 = a_m9591t ^ b_2a65yk;\n  assign y_dvd3gy = a_m9591t ? w_mz4wk9 : b_2a65yk;\n  always @(*) begin\n    if (en_y2twaj) q_3hw90i = d_0w3ezs;\n  end\nendmodule\n", "log": "Warning: signal 'q_3hw90i' may not be assigned on all control paths."}
{"id": 219, "label": "clean", "template_id": "clean_0", "code": "module m_q81bn5(input a_fmve46, input b_aznr10, output y_vr69y0);\n  wire w_muo4vl;\n  assign w_muo4vl = a_ulohf0 ^ b_x7o8xi;\n  assign y_dhqcf0 = a_ulohf0 ? w_muo4vl : b_x7o8xi;\n  assign y_vr69y0 = a_fmve46 & b_aznr10;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 220, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_6vxxz8(input a_4yr6xq, input b_yzbaug, input c_28dw76, output y_eglq9y);\n  wire w_s1a9an;\n  assign w_s1a9an = a_kv255w ^ b_1pnvj6;\n  assign y_mjdyzn = a_kv255w ? w_s1a9an : b_1pnvj6;\n  wire t_wrdatg;\n  assign t_wrdatg = a_4yr6xq & b_yzbaug;\n  assign t_wrdatg = (c_28dw76) ? a_4yr6xq : b_yzbaug;\n  assign y_eglq9y = t_wrdatg;\nendmodule\n", "log": "Error: net 't_wrdatg' is assigned from more than one source."}
{"id": 221, "label": "unused_signal", "template_id": "unused_1", "code": "module m_bnqhba(input a_1wbvo4, input b_qbus4y, output y_bwfbib);\n  wire w_sh095r;\n  assign w_sh095r = a_tu2q0z ^ b_m8xwcb;\n  assign y_fxha5q = a_tu2q0z ? w_sh095r : b_m8xwcb;\n  wire t_jshadr;\n  assign t_jshadr = a_1wbvo4 | b_qbus4y;\n  assign y_bwfbib = a_1wbvo4 & b_qbus4y;\nendmodule\n", "log": "Warning: declaration 't_jshadr' does not affect outputs."}
{"id": 222, "label": "latch_inference", "template_id": "latch_1", "code": "module m_dyu15k(input en_lycxri, input d_2wxuhb, output reg q_2wptxi);\n  wire w_zowyqf;\n  assign w_zowyqf = a_dujb79 ^ b_netc8x;\n  assign y_o1o0w8 = a_dujb79 ? w_zowyqf : b_netc8x;\n  always @(*) begin\n    if (en_lycxri) q_2wptxi = d_2wxuhb;\n    // other path leaves q_2wptxi unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_2wptxi' may not be assigned on all control paths."}
{"id": 223, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_r92csu(input a_gvcr4k, input b_hd2vzx, input c_mw9jwr, output y_yin6x0);\n  wire w_swbooc;\n  assign w_swbooc = a_t4kv80 ^ b_mnnqec;\n  assign y_osx60z = a_t4kv80 ? w_swbooc : b_mnnqec;\n  wire t_g64gfv;\n  assign t_g64gfv = a_gvcr4k & b_hd2vzx;\n  assign t_g64gfv = (c_mw9jwr) ? a_gvcr4k : b_hd2vzx;\n  assign y_yin6x0 = t_g64gfv;\nendmodule\n", "log": "Error: net 't_g64gfv' is assigned from more than one source."}
{"id": 224, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_mnpfkj(input clk_bwxpqv, input d_g6hps4, output reg q_4uddpo);\n  wire w_934i7t;\n  assign w_934i7t = a_pz4szq ^ b_324ugb;\n  assign y_1iyz5f = a_pz4szq ? w_934i7t : b_324ugb;\n  always @(posedge clk_bwxpqv) begin\n    q_4uddpo = d_g6hps4;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_4uddpo'."}
{"id": 225, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_8ongt5(input clk_3mxj9p, input d_bhcnct, output reg q_huvphl);\n  wire w_gcu25l;\n  assign w_gcu25l = a_3unawy ^ b_abotkl;\n  assign y_65qc7y = a_3unawy ? w_gcu25l : b_abotkl;\n  always @(posedge clk_3mxj9p) begin\n    q_huvphl = d_bhcnct;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_huvphl'."}
{"id": 226, "label": "width_mismatch", "template_id": "width_0", "code": "module m_cfbmvw(input [4:0] a_674vbq, output [2:0] y_gd1amq);\n  wire w_yq42kg;\n  assign w_yq42kg = a_ozi4if ^ b_86he7w;\n  assign y_qcme42 = a_ozi4if ? w_yq42kg : b_86he7w;\n  assign y_gd1amq = a_674vbq;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_gd1amq'."}
{"id": 227, "label": "latch_inference", "template_id": "latch_0", "code": "module m_wl4rpg(input en_3j70rw, input d_xkbe6g, output reg q_bey7yh);\n  wire w_r285va;\n  assign w_r285va = a_slezxh ^ b_v62q2i;\n  assign y_e38498 = a_slezxh ? w_r285va : b_v62q2i;\n  always @(*) begin\n    if (en_3j70rw) q_bey7yh = d_xkbe6g;\n  end\nendmodule\n", "log": "Warning: signal 'q_bey7yh' may not be assigned on all control paths."}
{"id": 228, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_zibj8r(input clk_0vihl8, input d_qtrj8c, output reg q_5hv3bx);\n  wire w_m0i5qe;\n  assign w_m0i5qe = a_epyt03 ^ b_jwb690;\n  assign y_yv64r6 = a_epyt03 ? w_m0i5qe : b_jwb690;\n  always @(posedge clk_0vihl8) begin\n    q_5hv3bx = d_qtrj8c;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_5hv3bx'."}
{"id": 229, "label": "missing_default", "template_id": "case_0", "code": "module m_i2ox98(input [1:0] sel_hvx04j, output reg y_xxnual);\n  wire w_9ff1a6;\n  assign w_9ff1a6 = a_qb6ls0 ^ b_81t3km;\n  assign y_5zoc8x = a_qb6ls0 ? w_9ff1a6 : b_81t3km;\n  always @(*) begin\n    case(sel_hvx04j)\n      2'b00: y_xxnual = 1'b0;\n      2'b01: y_xxnual = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 230, "label": "comb_loop", "template_id": "loop_1", "code": "module m_q5carg(output a_9yub14, output b_0ovg1v);\n  wire w_ek559z;\n  assign w_ek559z = a_ebca72 ^ b_ter584;\n  assign y_gcums1 = a_ebca72 ? w_ek559z : b_ter584;\n  wire x_dai502;\n  assign x_dai502 = a_9yub14;\n  assign a_9yub14 = b_0ovg1v;\n  assign b_0ovg1v = x_dai502;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 231, "label": "clean", "template_id": "clean_0", "code": "module m_3ildhb(input a_6ggcwi, input b_4pigtd, output y_2d78v6);\n  wire w_4ibr0q;\n  assign w_4ibr0q = a_46bp2q ^ b_6vwq5n;\n  assign y_lexy0v = a_46bp2q ? w_4ibr0q : b_6vwq5n;\n  assign y_2d78v6 = a_6ggcwi & b_4pigtd;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 232, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_4uxmiw(input a_sbj3m5, input b_zf3b3g, input c_l0jqmw, output y_hh5emk);\n  wire w_kiuigu;\n  assign w_kiuigu = a_a7o8ck ^ b_qwpkz9;\n  assign y_rvdjhe = a_a7o8ck ? w_kiuigu : b_qwpkz9;\n  wire t_n5h5ys;\n  assign t_n5h5ys = a_sbj3m5 & b_zf3b3g;\n  assign t_n5h5ys = (c_l0jqmw) ? a_sbj3m5 : b_zf3b3g;\n  assign y_hh5emk = t_n5h5ys;\nendmodule\n", "log": "Error: net 't_n5h5ys' is assigned from more than one source."}
{"id": 233, "label": "clean", "template_id": "clean_0", "code": "module m_4n7i3z(input a_a0ofz5, input b_zoajj5, output y_zxeh6e);\n  wire w_lz77ex;\n  assign w_lz77ex = a_rponub ^ b_xxfjpn;\n  assign y_bi96lj = a_rponub ? w_lz77ex : b_xxfjpn;\n  assign y_zxeh6e = a_a0ofz5 & b_zoajj5;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 234, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_ov28me(input a_b6t4m3, input b_6na06g, input c_ktqk10, output y_yuf2gq);\n  wire w_4mkwzr;\n  assign w_4mkwzr = a_nnjf9e ^ b_wnm1v3;\n  assign y_b1i657 = a_nnjf9e ? w_4mkwzr : b_wnm1v3;\n  wire t_8erfam;\n  assign t_8erfam = a_b6t4m3 & b_6na06g;\n  assign t_8erfam = (c_ktqk10) ? a_b6t4m3 : b_6na06g;\n  assign y_yuf2gq = t_8erfam;\nendmodule\n", "log": "Error: net 't_8erfam' is assigned from more than one source."}
{"id": 235, "label": "unused_signal", "template_id": "unused_0", "code": "module m_duh0so(input a_41pkqz, input b_noh7sk, output y_5cl1fi);\n  wire w_jx33ww;\n  assign w_jx33ww = a_bsoru2 ^ b_j3geaj;\n  assign y_ca21ii = a_bsoru2 ? w_jx33ww : b_j3geaj;\n  wire t_2xhmcj;\n  assign y_5cl1fi = a_41pkqz & b_noh7sk;\nendmodule\n", "log": "Warning: declaration 't_2xhmcj' does not affect outputs."}
{"id": 236, "label": "clean", "template_id": "clean_0", "code": "module m_0edacj(input a_wwm5jc, input b_z2ie32, output y_j4aht7);\n  wire w_0r9cb2;\n  assign w_0r9cb2 = a_pqlick ^ b_z6c2hm;\n  assign y_daqmra = a_pqlick ? w_0r9cb2 : b_z6c2hm;\n  assign y_j4aht7 = a_wwm5jc & b_z2ie32;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 237, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_6hmcih(input clk_ykwfry, input d_fy6dj7, output reg q_ww54uc);\n  wire w_2khkps;\n  assign w_2khkps = a_hf655d ^ b_8hff0z;\n  assign y_f1vyu3 = a_hf655d ? w_2khkps : b_8hff0z;\n  always @(posedge clk_ykwfry) begin\n    q_ww54uc = d_fy6dj7;\n    q_ww54uc = q_ww54uc;\n    // extra ops using tmp_vl37nc\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_ww54uc'."}
{"id": 238, "label": "latch_inference", "template_id": "latch_0", "code": "module m_74s7zt(input en_nb8ddz, input d_91eh9c, output reg q_ajxxjw);\n  wire w_c2retp;\n  assign w_c2retp = a_ihwpej ^ b_ipyrce;\n  assign y_k3g0he = a_ihwpej ? w_c2retp : b_ipyrce;\n  always @(*) begin\n    if (en_nb8ddz) q_ajxxjw = d_91eh9c;\n  end\nendmodule\n", "log": "Warning: signal 'q_ajxxjw' may not be assigned on all control paths."}
{"id": 239, "label": "missing_default", "template_id": "case_0", "code": "module m_z1isd8(input [1:0] sel_743531, output reg y_rox4f4);\n  wire w_txsylm;\n  assign w_txsylm = a_4qsvcp ^ b_jax7t8;\n  assign y_wq9iup = a_4qsvcp ? w_txsylm : b_jax7t8;\n  always @(*) begin\n    case(sel_743531)\n      2'b00: y_rox4f4 = 1'b0;\n      2'b01: y_rox4f4 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 240, "label": "latch_inference", "template_id": "latch_1", "code": "module m_uz704j(input en_2bbhal, input d_mzt8gb, output reg q_2fad15);\n  wire w_w7flal;\n  assign w_w7flal = a_lpjgx6 ^ b_elr9t8;\n  assign y_n2138v = a_lpjgx6 ? w_w7flal : b_elr9t8;\n  always @(*) begin\n    if (en_2bbhal) q_2fad15 = d_mzt8gb;\n    // other path leaves q_2fad15 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_2fad15' may not be assigned on all control paths."}
{"id": 241, "label": "latch_inference", "template_id": "latch_0", "code": "module m_s9go6i(input en_symc4n, input d_npwpok, output reg q_cxtry3);\n  wire w_x7uuoz;\n  assign w_x7uuoz = a_fl8an3 ^ b_e3g5my;\n  assign y_oeht3c = a_fl8an3 ? w_x7uuoz : b_e3g5my;\n  always @(*) begin\n    if (en_symc4n) q_cxtry3 = d_npwpok;\n  end\nendmodule\n", "log": "Warning: signal 'q_cxtry3' may not be assigned on all control paths."}
{"id": 242, "label": "comb_loop", "template_id": "loop_1", "code": "module m_1bmbhw(output a_a7cauf, output b_eo7spm);\n  wire w_velt1n;\n  assign w_velt1n = a_c8qlr7 ^ b_ocge34;\n  assign y_2tu29j = a_c8qlr7 ? w_velt1n : b_ocge34;\n  wire x_3tpra4;\n  assign x_3tpra4 = a_a7cauf;\n  assign a_a7cauf = b_eo7spm;\n  assign b_eo7spm = x_3tpra4;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 243, "label": "clean", "template_id": "clean_0", "code": "module m_bxjugd(input a_xg7udi, input b_3zbkzp, output y_wtuf05);\n  wire w_x2upwu;\n  assign w_x2upwu = a_r1djxx ^ b_19hxlf;\n  assign y_nex1up = a_r1djxx ? w_x2upwu : b_19hxlf;\n  assign y_wtuf05 = a_xg7udi & b_3zbkzp;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 244, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_dswxvx(input clk_jxz0aw, input d_0spbga, output reg q_nr0ii5);\n  wire w_lry44x;\n  assign w_lry44x = a_a23kye ^ b_b5f7tr;\n  assign y_qmed2w = a_a23kye ? w_lry44x : b_b5f7tr;\n  always @(posedge clk_jxz0aw) begin\n    q_nr0ii5 = d_0spbga;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_nr0ii5'."}
{"id": 245, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_5iw7zd(input a_ev0cn8, input b_783lxe, input c_48q76h, output y_zfktfv);\n  wire w_f4d8gq;\n  assign w_f4d8gq = a_0p04hy ^ b_zyx5ic;\n  assign y_yq5joc = a_0p04hy ? w_f4d8gq : b_zyx5ic;\n  wire t_qyjd3e;\n  assign t_qyjd3e = a_ev0cn8 & b_783lxe;\n  assign t_qyjd3e = c_48q76h;\n  assign y_zfktfv = t_qyjd3e;\nendmodule\n", "log": "Error: net 't_qyjd3e' is assigned from more than one source."}
{"id": 246, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_tzld95(a_epiu8p, b_s3b97n, y_jdgezf) input a_epiu8p, b_s3b97n; output y_jdgezf assign y_jdgezf = a_epiu8p | b_s3b97n; endmodule", "log": "Error: expected ';' before statement."}
{"id": 247, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_gymjh7(input a_0e968k, input b_kvz2oj, input c_o23bhm, output y_5e71dh);\n  wire w_519hgb;\n  assign w_519hgb = a_6g1rmm ^ b_owyzao;\n  assign y_ptihtb = a_6g1rmm ? w_519hgb : b_owyzao;\n  wire t_mtad4w;\n  assign t_mtad4w = a_0e968k & b_kvz2oj;\n  assign t_mtad4w = c_o23bhm;\n  assign y_5e71dh = t_mtad4w;\nendmodule\n", "log": "Error: net 't_mtad4w' is assigned from more than one source."}
{"id": 248, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_zrnfl9(input a_5rc834, input b_n12lr2, input c_xlwzes, output y_l4hf1a);\n  wire w_3otu2s;\n  assign w_3otu2s = a_q9l5ja ^ b_k17y0t;\n  assign y_0k0htg = a_q9l5ja ? w_3otu2s : b_k17y0t;\n  wire t_1lcypd;\n  assign t_1lcypd = a_5rc834 & b_n12lr2;\n  assign t_1lcypd = (c_xlwzes) ? a_5rc834 : b_n12lr2;\n  assign y_l4hf1a = t_1lcypd;\nendmodule\n", "log": "Error: net 't_1lcypd' is assigned from more than one source."}
{"id": 249, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_th9f4b(a_gnhsl9, b_d7ko1g, y_favgck) input a_gnhsl9, b_d7ko1g; output y_favgck assign y_favgck = a_gnhsl9 | b_d7ko1g; endmodule", "log": "Error: expected ';' before statement."}
{"id": 250, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_nbdmhy(input a_t2i9ru, input b_7e8q8r, input c_kxk849, output y_mgij4b);\n  wire w_qg35r0;\n  assign w_qg35r0 = a_7izi5m ^ b_9k8l7e;\n  assign y_bxxyuj = a_7izi5m ? w_qg35r0 : b_9k8l7e;\n  wire t_5np35b;\n  assign t_5np35b = a_t2i9ru & b_7e8q8r;\n  assign t_5np35b = (c_kxk849) ? a_t2i9ru : b_7e8q8r;\n  assign y_mgij4b = t_5np35b;\nendmodule\n", "log": "Error: net 't_5np35b' is assigned from more than one source."}
{"id": 251, "label": "latch_inference", "template_id": "latch_1", "code": "module m_hz8cdg(input en_usmpc3, input d_gb0u69, output reg q_jhc18g);\n  wire w_svtwuu;\n  assign w_svtwuu = a_l76wei ^ b_t5v1wy;\n  assign y_ut0cw3 = a_l76wei ? w_svtwuu : b_t5v1wy;\n  always @(*) begin\n    if (en_usmpc3) q_jhc18g = d_gb0u69;\n    // other path leaves q_jhc18g unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_jhc18g' may not be assigned on all control paths."}
{"id": 252, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_9c85z6(input a_duuyw1, input b_6njypx, input c_5unn5t, output y_oz5vrl);\n  wire w_skj607;\n  assign w_skj607 = a_13nfp6 ^ b_c5ldwo;\n  assign y_ukbsz4 = a_13nfp6 ? w_skj607 : b_c5ldwo;\n  wire t_l7kyai;\n  assign t_l7kyai = a_duuyw1 & b_6njypx;\n  assign t_l7kyai = (c_5unn5t) ? a_duuyw1 : b_6njypx;\n  assign y_oz5vrl = t_l7kyai;\nendmodule\n", "log": "Error: net 't_l7kyai' is assigned from more than one source."}
{"id": 253, "label": "latch_inference", "template_id": "latch_1", "code": "module m_v7rqfb(input en_satwmq, input d_amokw3, output reg q_hftwv3);\n  wire w_sw7jkg;\n  assign w_sw7jkg = a_kdnkqa ^ b_qa7ij1;\n  assign y_qv6lby = a_kdnkqa ? w_sw7jkg : b_qa7ij1;\n  always @(*) begin\n    if (en_satwmq) q_hftwv3 = d_amokw3;\n    // other path leaves q_hftwv3 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_hftwv3' may not be assigned on all control paths."}
{"id": 254, "label": "latch_inference", "template_id": "latch_1", "code": "module m_qwosd8(input en_1vwrto, input d_38vnsw, output reg q_dtcf2q);\n  wire w_5p7dsc;\n  assign w_5p7dsc = a_wdm48z ^ b_ck17iy;\n  assign y_0rfzb1 = a_wdm48z ? w_5p7dsc : b_ck17iy;\n  always @(*) begin\n    if (en_1vwrto) q_dtcf2q = d_38vnsw;\n    // other path leaves q_dtcf2q unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_dtcf2q' may not be assigned on all control paths."}
{"id": 255, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_c2tqgd(input a_vxrrse, b_sbeomu output y_a97c7z); assign y_a97c7z = a_vxrrse & b_sbeomu endmodule", "log": "Error: parse failed near port list."}
{"id": 256, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_9nzr4q(input a_qx6va3, b_esf4xc output y_kjnfsn); assign y_kjnfsn = a_qx6va3 & b_esf4xc endmodule", "log": "Error: parse failed near port list."}
{"id": 257, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_dlyhho(input a_tjkzmk, input b_oymv95, input c_akz0mg, output y_5980xk);\n  wire w_6w82ev;\n  assign w_6w82ev = a_ou0trm ^ b_s3lcxz;\n  assign y_4d8q3v = a_ou0trm ? w_6w82ev : b_s3lcxz;\n  wire t_qzqtui;\n  assign t_qzqtui = a_tjkzmk & b_oymv95;\n  assign t_qzqtui = c_akz0mg;\n  assign y_5980xk = t_qzqtui;\nendmodule\n", "log": "Error: net 't_qzqtui' is assigned from more than one source."}
{"id": 258, "label": "comb_loop", "template_id": "loop_0", "code": "module m_58hv71(output a_dn8n03, output b_bz4s47);\n  wire w_4klf4h;\n  assign w_4klf4h = a_upwj24 ^ b_6iu0w5;\n  assign y_b45ej5 = a_upwj24 ? w_4klf4h : b_6iu0w5;\n  assign a_dn8n03 = b_bz4s47;\n  assign b_bz4s47 = a_dn8n03;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 259, "label": "width_mismatch", "template_id": "width_1", "code": "module m_9snkqn(input [2:0] a_3vt1ha, output [0:0] y_lu0jiw);\n  wire w_s7zut5;\n  assign w_s7zut5 = a_utw6y3 ^ b_nvl4jq;\n  assign y_ckrc4u = a_utw6y3 ? w_s7zut5 : b_nvl4jq;\n  wire p_t8di8l;\n  assign p_t8di8l = a_3vt1ha[0];\n  assign y_lu0jiw = {p_t8di8l, a_3vt1ha[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_lu0jiw'."}
{"id": 260, "label": "clean", "template_id": "clean_0", "code": "module m_3viqjn(input a_6jakct, input b_ea577c, output y_7vmkwa);\n  wire w_s1yo0n;\n  assign w_s1yo0n = a_v0peim ^ b_7s822x;\n  assign y_1lnudc = a_v0peim ? w_s1yo0n : b_7s822x;\n  assign y_7vmkwa = a_6jakct & b_ea577c;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 261, "label": "latch_inference", "template_id": "latch_1", "code": "module m_05zl9k(input en_aewcz1, input d_uerjhr, output reg q_mxp7gf);\n  wire w_r0v6gp;\n  assign w_r0v6gp = a_3g76h5 ^ b_4vlwzw;\n  assign y_i8pb15 = a_3g76h5 ? w_r0v6gp : b_4vlwzw;\n  always @(*) begin\n    if (en_aewcz1) q_mxp7gf = d_uerjhr;\n    // other path leaves q_mxp7gf unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_mxp7gf' may not be assigned on all control paths."}
{"id": 262, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_rbkz8u(input clk_v7x40k, input d_7q5y4r, output reg q_xyjtpu);\n  wire w_q4v2co;\n  assign w_q4v2co = a_qe251s ^ b_k64hkt;\n  assign y_sej0hv = a_qe251s ? w_q4v2co : b_k64hkt;\n  always @(posedge clk_v7x40k) begin\n    q_xyjtpu = d_7q5y4r;\n    q_xyjtpu = q_xyjtpu;\n    // extra ops using tmp_tls63i\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_xyjtpu'."}
{"id": 263, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_rgjlel(input a_0kjknm, input b_hzm0da, input c_ycdtnt, output y_g9y0kk);\n  wire w_bi0cwk;\n  assign w_bi0cwk = a_patk60 ^ b_gfxu10;\n  assign y_zjnomn = a_patk60 ? w_bi0cwk : b_gfxu10;\n  wire t_lrbsz0;\n  assign t_lrbsz0 = a_0kjknm & b_hzm0da;\n  assign t_lrbsz0 = (c_ycdtnt) ? a_0kjknm : b_hzm0da;\n  assign y_g9y0kk = t_lrbsz0;\nendmodule\n", "log": "Error: net 't_lrbsz0' is assigned from more than one source."}
{"id": 264, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_0nslcd(input a_xh1w61, input b_ohtssb, input c_lymkym, output y_f3gx0g);\n  wire w_8dbzmd;\n  assign w_8dbzmd = a_3dtiml ^ b_dh0tmq;\n  assign y_5c8sm8 = a_3dtiml ? w_8dbzmd : b_dh0tmq;\n  wire t_ituw21;\n  assign t_ituw21 = a_xh1w61 & b_ohtssb;\n  assign t_ituw21 = c_lymkym;\n  assign y_f3gx0g = t_ituw21;\nendmodule\n", "log": "Error: net 't_ituw21' is assigned from more than one source."}
{"id": 265, "label": "clean", "template_id": "clean_0", "code": "module m_f9ad6i(input a_hhb9aj, input b_2nlsx2, output y_n08cur);\n  wire w_xjl43t;\n  assign w_xjl43t = a_0tvad4 ^ b_quq9qt;\n  assign y_v7755n = a_0tvad4 ? w_xjl43t : b_quq9qt;\n  assign y_n08cur = a_hhb9aj & b_2nlsx2;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 266, "label": "missing_default", "template_id": "case_1", "code": "module m_25gexd(input [1:0] sel_nkv2n1, output reg y_fvlcb0);\n  wire w_qo25vk;\n  assign w_qo25vk = a_h2rw6e ^ b_t4jwsu;\n  assign y_q8099z = a_h2rw6e ? w_qo25vk : b_t4jwsu;\n  always @(*) begin\n    case(sel_nkv2n1)\n      2'b00: y_fvlcb0 = 1'b0;\n      2'b01: y_fvlcb0 = 1'b1;\n      2'b10: y_fvlcb0 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 267, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_l0l0qv(input clk_pop33t, input d_349gub, output reg q_ctuszc);\n  wire w_hpmouw;\n  assign w_hpmouw = a_0ncx26 ^ b_s75188;\n  assign y_0vem62 = a_0ncx26 ? w_hpmouw : b_s75188;\n  always @(posedge clk_pop33t) begin\n    q_ctuszc = d_349gub;\n    q_ctuszc = q_ctuszc;\n    // extra ops using tmp_qdulz3\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_ctuszc'."}
{"id": 268, "label": "width_mismatch", "template_id": "width_0", "code": "module m_ezwvjc(input [4:0] a_89e8it, output [2:0] y_xfj0b5);\n  wire w_sutz8c;\n  assign w_sutz8c = a_9repux ^ b_0u4xkc;\n  assign y_d5zm4s = a_9repux ? w_sutz8c : b_0u4xkc;\n  assign y_xfj0b5 = a_89e8it;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_xfj0b5'."}
{"id": 269, "label": "latch_inference", "template_id": "latch_0", "code": "module m_6ir4ak(input en_2w6aj8, input d_pr6il7, output reg q_4vvjvy);\n  wire w_az6a88;\n  assign w_az6a88 = a_d7fsqs ^ b_84pzhf;\n  assign y_7aijxg = a_d7fsqs ? w_az6a88 : b_84pzhf;\n  always @(*) begin\n    if (en_2w6aj8) q_4vvjvy = d_pr6il7;\n  end\nendmodule\n", "log": "Warning: signal 'q_4vvjvy' may not be assigned on all control paths."}
{"id": 270, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_tc9j4h(input a_w738j7, b_l66dq0 output y_lctcfm); assign y_lctcfm = a_w738j7 & b_l66dq0 endmodule", "log": "Error: parse failed near port list."}
{"id": 271, "label": "clean", "template_id": "clean_0", "code": "module m_pi6ieg(input a_bosst3, input b_43xtaa, output y_vyhdxh);\n  wire w_yjv32a;\n  assign w_yjv32a = a_p133t8 ^ b_hgfx1f;\n  assign y_bzdr9r = a_p133t8 ? w_yjv32a : b_hgfx1f;\n  assign y_vyhdxh = a_bosst3 & b_43xtaa;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 272, "label": "clean", "template_id": "clean_0", "code": "module m_w5awwr(input a_wcczdo, input b_nxb28m, output y_e8lv2k);\n  wire w_5160zm;\n  assign w_5160zm = a_qd5qlb ^ b_ollx94;\n  assign y_s843ny = a_qd5qlb ? w_5160zm : b_ollx94;\n  assign y_e8lv2k = a_wcczdo & b_nxb28m;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 273, "label": "latch_inference", "template_id": "latch_1", "code": "module m_srnuh7(input en_ih7qlw, input d_dcqgm9, output reg q_ck9i6q);\n  wire w_zxyar7;\n  assign w_zxyar7 = a_3klhme ^ b_0eqqlo;\n  assign y_4yrs7p = a_3klhme ? w_zxyar7 : b_0eqqlo;\n  always @(*) begin\n    if (en_ih7qlw) q_ck9i6q = d_dcqgm9;\n    // other path leaves q_ck9i6q unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_ck9i6q' may not be assigned on all control paths."}
{"id": 274, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_od0fw3(input clk_9g3qcf, input d_4jqf3c, output reg q_71tn21);\n  wire w_jqekzf;\n  assign w_jqekzf = a_6ms080 ^ b_gaih5f;\n  assign y_sh48up = a_6ms080 ? w_jqekzf : b_gaih5f;\n  always @(posedge clk_9g3qcf) begin\n    q_71tn21 = d_4jqf3c;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_71tn21'."}
{"id": 275, "label": "comb_loop", "template_id": "loop_1", "code": "module m_t5o09t(output a_syt76n, output b_4w9gui);\n  wire w_4t357c;\n  assign w_4t357c = a_n79kbf ^ b_tkcg33;\n  assign y_2j6ozq = a_n79kbf ? w_4t357c : b_tkcg33;\n  wire x_96vva7;\n  assign x_96vva7 = a_syt76n;\n  assign a_syt76n = b_4w9gui;\n  assign b_4w9gui = x_96vva7;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 276, "label": "clean", "template_id": "clean_0", "code": "module m_1mth4r(input a_w52687, input b_f3sweg, output y_6h85rh);\n  wire w_izm9ip;\n  assign w_izm9ip = a_y9gfuk ^ b_men8m4;\n  assign y_0jgwv7 = a_y9gfuk ? w_izm9ip : b_men8m4;\n  assign y_6h85rh = a_w52687 & b_f3sweg;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 277, "label": "comb_loop", "template_id": "loop_1", "code": "module m_ik83me(output a_xarzmj, output b_4xs4yl);\n  wire w_zpj3w1;\n  assign w_zpj3w1 = a_2w0y2l ^ b_nswn1b;\n  assign y_79lz6h = a_2w0y2l ? w_zpj3w1 : b_nswn1b;\n  wire x_qgyq3z;\n  assign x_qgyq3z = a_xarzmj;\n  assign a_xarzmj = b_4xs4yl;\n  assign b_4xs4yl = x_qgyq3z;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 278, "label": "width_mismatch", "template_id": "width_1", "code": "module m_q0z1ol(input [4:0] a_73679g, output [0:0] y_46r7d8);\n  wire w_7io3ov;\n  assign w_7io3ov = a_gjbw4e ^ b_gfv2ms;\n  assign y_y5w3pd = a_gjbw4e ? w_7io3ov : b_gfv2ms;\n  wire p_4d88ba;\n  assign p_4d88ba = a_73679g[0];\n  assign y_46r7d8 = {p_4d88ba, a_73679g[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_46r7d8'."}
{"id": 279, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_tbhaiz(input clk_zxn15h, input d_4oa6o2, output reg q_eajesc);\n  wire w_wl1d4k;\n  assign w_wl1d4k = a_d4uwmm ^ b_r597c6;\n  assign y_6xt508 = a_d4uwmm ? w_wl1d4k : b_r597c6;\n  always @(posedge clk_zxn15h) begin\n    q_eajesc = d_4oa6o2;\n    q_eajesc = q_eajesc;\n    // extra ops using tmp_jrn4c5\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_eajesc'."}
{"id": 280, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_1u54b7(input clk_9ydqs8, input d_e4nbzt, output reg q_x1jpll);\n  wire w_47asjl;\n  assign w_47asjl = a_bmcsvh ^ b_e051h8;\n  assign y_xg999l = a_bmcsvh ? w_47asjl : b_e051h8;\n  always @(posedge clk_9ydqs8) begin\n    q_x1jpll = d_e4nbzt;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_x1jpll'."}
{"id": 281, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_mzpkfn(input clk_6oni0r, input d_x1itzg, output reg q_7hqyvq);\n  wire w_a5xs38;\n  assign w_a5xs38 = a_ft2hua ^ b_643xpa;\n  assign y_7f5h82 = a_ft2hua ? w_a5xs38 : b_643xpa;\n  always @(posedge clk_6oni0r) begin\n    q_7hqyvq = d_x1itzg;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_7hqyvq'."}
{"id": 282, "label": "width_mismatch", "template_id": "width_1", "code": "module m_tmzmyq(input [3:0] a_dbm9hk, output [0:0] y_uhpd4a);\n  wire w_0jr6cf;\n  assign w_0jr6cf = a_oazxzm ^ b_y89vwx;\n  assign y_g2idp6 = a_oazxzm ? w_0jr6cf : b_y89vwx;\n  wire p_xgbagz;\n  assign p_xgbagz = a_dbm9hk[0];\n  assign y_uhpd4a = {p_xgbagz, a_dbm9hk[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_uhpd4a'."}
{"id": 283, "label": "clean", "template_id": "clean_0", "code": "module m_vo1omp(input a_n3q8gg, input b_muxk4r, output y_q2euob);\n  wire w_bwavfs;\n  assign w_bwavfs = a_y3ds87 ^ b_g3lwo2;\n  assign y_h4wyek = a_y3ds87 ? w_bwavfs : b_g3lwo2;\n  assign y_q2euob = a_n3q8gg & b_muxk4r;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 284, "label": "comb_loop", "template_id": "loop_0", "code": "module m_cdxai1(output a_jw307c, output b_fp5c4g);\n  wire w_6643h5;\n  assign w_6643h5 = a_bfr5d8 ^ b_32bwlt;\n  assign y_q7ye89 = a_bfr5d8 ? w_6643h5 : b_32bwlt;\n  assign a_jw307c = b_fp5c4g;\n  assign b_fp5c4g = a_jw307c;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 285, "label": "clean", "template_id": "clean_0", "code": "module m_lz56jn(input a_4ue7a1, input b_ucbc3q, output y_g7zml8);\n  wire w_bwlxj8;\n  assign w_bwlxj8 = a_zxk6hn ^ b_gk8u2e;\n  assign y_m35n41 = a_zxk6hn ? w_bwlxj8 : b_gk8u2e;\n  assign y_g7zml8 = a_4ue7a1 & b_ucbc3q;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 286, "label": "clean", "template_id": "clean_0", "code": "module m_kua4f3(input a_fdhrkj, input b_7ppasn, output y_smni0y);\n  wire w_vqe3hd;\n  assign w_vqe3hd = a_dvnraj ^ b_7tumv7;\n  assign y_rx9ucs = a_dvnraj ? w_vqe3hd : b_7tumv7;\n  assign y_smni0y = a_fdhrkj & b_7ppasn;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 287, "label": "clean", "template_id": "clean_0", "code": "module m_mtbh8g(input a_7bi3iu, input b_zfr78h, output y_jw2sfk);\n  wire w_37kbuf;\n  assign w_37kbuf = a_x6oihm ^ b_mjn9oz;\n  assign y_90bu6a = a_x6oihm ? w_37kbuf : b_mjn9oz;\n  assign y_jw2sfk = a_7bi3iu & b_zfr78h;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 288, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_oqwukf(a_sqr40g, b_1ysi62, y_jgrin0) input a_sqr40g, b_1ysi62; output y_jgrin0 assign y_jgrin0 = a_sqr40g | b_1ysi62; endmodule", "log": "Error: expected ';' before statement."}
{"id": 289, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_eqcm7q(input a_rqsv6z, b_ok9wbv output y_bhvxy1); assign y_bhvxy1 = a_rqsv6z & b_ok9wbv endmodule", "log": "Error: parse failed near port list."}
{"id": 290, "label": "clean", "template_id": "clean_0", "code": "module m_x7xsuk(input a_p56njv, input b_hmj1c7, output y_gzetwl);\n  wire w_ghab3e;\n  assign w_ghab3e = a_g5lzrq ^ b_2udnig;\n  assign y_dwxzdc = a_g5lzrq ? w_ghab3e : b_2udnig;\n  assign y_gzetwl = a_p56njv & b_hmj1c7;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 291, "label": "width_mismatch", "template_id": "width_0", "code": "module m_i5eb2s(input [2:0] a_bforly, output [1:0] y_9cyjkq);\n  wire w_k6gy6m;\n  assign w_k6gy6m = a_sjgnsi ^ b_tagzaj;\n  assign y_1hn2p1 = a_sjgnsi ? w_k6gy6m : b_tagzaj;\n  assign y_9cyjkq = a_bforly;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_9cyjkq'."}
{"id": 292, "label": "clean", "template_id": "clean_0", "code": "module m_868zbt(input a_z404tw, input b_t0n223, output y_fawaks);\n  wire w_0y1ah6;\n  assign w_0y1ah6 = a_6ouho5 ^ b_wp2eyn;\n  assign y_09mrqt = a_6ouho5 ? w_0y1ah6 : b_wp2eyn;\n  assign y_fawaks = a_z404tw & b_t0n223;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 293, "label": "missing_default", "template_id": "case_0", "code": "module m_tds51l(input [1:0] sel_6542ey, output reg y_u4cmqr);\n  wire w_yqv3dm;\n  assign w_yqv3dm = a_cpy335 ^ b_wh2ydl;\n  assign y_dhuktm = a_cpy335 ? w_yqv3dm : b_wh2ydl;\n  always @(*) begin\n    case(sel_6542ey)\n      2'b00: y_u4cmqr = 1'b0;\n      2'b01: y_u4cmqr = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 294, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_b0abs0(a_xejwdo, b_ga8ncu, y_1nlvq8) input a_xejwdo, b_ga8ncu; output y_1nlvq8 assign y_1nlvq8 = a_xejwdo | b_ga8ncu; endmodule", "log": "Error: expected ';' before statement."}
{"id": 295, "label": "latch_inference", "template_id": "latch_1", "code": "module m_69l3so(input en_4lrlg0, input d_1alj65, output reg q_05v2wu);\n  wire w_a7j8im;\n  assign w_a7j8im = a_z53tv3 ^ b_vey5v4;\n  assign y_u3j7p5 = a_z53tv3 ? w_a7j8im : b_vey5v4;\n  always @(*) begin\n    if (en_4lrlg0) q_05v2wu = d_1alj65;\n    // other path leaves q_05v2wu unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_05v2wu' may not be assigned on all control paths."}
{"id": 296, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_z83q5u(input clk_cnhz7o, input d_tlt85v, output reg q_tw21sz);\n  wire w_bd5i8t;\n  assign w_bd5i8t = a_qge6av ^ b_ujcrbc;\n  assign y_uv4qby = a_qge6av ? w_bd5i8t : b_ujcrbc;\n  always @(posedge clk_cnhz7o) begin\n    q_tw21sz = d_tlt85v;\n    q_tw21sz = q_tw21sz;\n    // extra ops using tmp_2erlwo\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_tw21sz'."}
{"id": 297, "label": "comb_loop", "template_id": "loop_1", "code": "module m_oihtps(output a_137lby, output b_s3z7m5);\n  wire w_h1bf02;\n  assign w_h1bf02 = a_gqxmvv ^ b_52ve6g;\n  assign y_861nla = a_gqxmvv ? w_h1bf02 : b_52ve6g;\n  wire x_epcy2n;\n  assign x_epcy2n = a_137lby;\n  assign a_137lby = b_s3z7m5;\n  assign b_s3z7m5 = x_epcy2n;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 298, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_ib8ozs(input a_tj54ap, b_ywtdbh output y_e3tkq3); assign y_e3tkq3 = a_tj54ap & b_ywtdbh endmodule", "log": "Error: parse failed near port list."}
{"id": 299, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_izmcwm(input a_wrl20z, b_7uqrxn output y_cjf18p); assign y_cjf18p = a_wrl20z & b_7uqrxn endmodule", "log": "Error: parse failed near port list."}
{"id": 300, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_k79h25(input clk_jvexkc, input d_wrjuto, output reg q_02rf8e);\n  wire w_ytxgjb;\n  assign w_ytxgjb = a_z9juhe ^ b_04qhsx;\n  assign y_503hb1 = a_z9juhe ? w_ytxgjb : b_04qhsx;\n  always @(posedge clk_jvexkc) begin\n    q_02rf8e = d_wrjuto;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_02rf8e'."}
{"id": 301, "label": "unused_signal", "template_id": "unused_1", "code": "module m_bj9y6v(input a_4hzpba, input b_21phv3, output y_u2hksw);\n  wire w_cijh8x;\n  assign w_cijh8x = a_wuhret ^ b_2z6mgv;\n  assign y_7lbdns = a_wuhret ? w_cijh8x : b_2z6mgv;\n  wire t_j4bf58;\n  assign t_j4bf58 = a_4hzpba | b_21phv3;\n  assign y_u2hksw = a_4hzpba & b_21phv3;\nendmodule\n", "log": "Warning: declaration 't_j4bf58' does not affect outputs."}
{"id": 302, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_1hmkit(input clk_j6l0bl, input d_jgs4hd, output reg q_unwhew);\n  wire w_rsyp85;\n  assign w_rsyp85 = a_547unu ^ b_czcho0;\n  assign y_6dm605 = a_547unu ? w_rsyp85 : b_czcho0;\n  always @(posedge clk_j6l0bl) begin\n    q_unwhew = d_jgs4hd;\n    q_unwhew = q_unwhew;\n    // extra ops using tmp_mvv8z3\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_unwhew'."}
{"id": 303, "label": "unused_signal", "template_id": "unused_1", "code": "module m_ae6fmc(input a_vlj0ag, input b_scegbh, output y_um34jg);\n  wire w_qvg8a1;\n  assign w_qvg8a1 = a_rgod4s ^ b_ljucjm;\n  assign y_zuxwwj = a_rgod4s ? w_qvg8a1 : b_ljucjm;\n  wire t_01kmui;\n  assign t_01kmui = a_vlj0ag | b_scegbh;\n  assign y_um34jg = a_vlj0ag & b_scegbh;\nendmodule\n", "log": "Warning: declaration 't_01kmui' does not affect outputs."}
{"id": 304, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_rhj2ch(input clk_ccmif5, input d_kls3hl, output reg q_m3tbph);\n  wire w_y27ebj;\n  assign w_y27ebj = a_bzk2s9 ^ b_pvv4th;\n  assign y_wxgydh = a_bzk2s9 ? w_y27ebj : b_pvv4th;\n  always @(posedge clk_ccmif5) begin\n    q_m3tbph = d_kls3hl;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_m3tbph'."}
{"id": 305, "label": "clean", "template_id": "clean_0", "code": "module m_ac6g3e(input a_okfr1n, input b_swojgb, output y_e01ikx);\n  wire w_rjfvjv;\n  assign w_rjfvjv = a_dlcbvo ^ b_306332;\n  assign y_uzys9m = a_dlcbvo ? w_rjfvjv : b_306332;\n  assign y_e01ikx = a_okfr1n & b_swojgb;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 306, "label": "latch_inference", "template_id": "latch_1", "code": "module m_ap4yme(input en_z86sje, input d_nzkx45, output reg q_is3wns);\n  wire w_m5lpo5;\n  assign w_m5lpo5 = a_73w2o4 ^ b_2osx10;\n  assign y_vzeygu = a_73w2o4 ? w_m5lpo5 : b_2osx10;\n  always @(*) begin\n    if (en_z86sje) q_is3wns = d_nzkx45;\n    // other path leaves q_is3wns unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_is3wns' may not be assigned on all control paths."}
{"id": 307, "label": "missing_default", "template_id": "case_0", "code": "module m_08f59i(input [1:0] sel_jjls0g, output reg y_bjqfl6);\n  wire w_2k03gt;\n  assign w_2k03gt = a_yut96v ^ b_8kgvag;\n  assign y_6olqb0 = a_yut96v ? w_2k03gt : b_8kgvag;\n  always @(*) begin\n    case(sel_jjls0g)\n      2'b00: y_bjqfl6 = 1'b0;\n      2'b01: y_bjqfl6 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 308, "label": "unused_signal", "template_id": "unused_0", "code": "module m_v8btpo(input a_q55pxt, input b_mmjorn, output y_zmo8mx);\n  wire w_xtqvoe;\n  assign w_xtqvoe = a_ikzls4 ^ b_nt85tg;\n  assign y_ceodzg = a_ikzls4 ? w_xtqvoe : b_nt85tg;\n  wire t_cjzywg;\n  assign y_zmo8mx = a_q55pxt & b_mmjorn;\nendmodule\n", "log": "Warning: declaration 't_cjzywg' does not affect outputs."}
{"id": 309, "label": "missing_default", "template_id": "case_0", "code": "module m_94v04e(input [1:0] sel_kwd1fs, output reg y_sa366o);\n  wire w_1f3qq8;\n  assign w_1f3qq8 = a_31zn89 ^ b_swusj7;\n  assign y_2znw2q = a_31zn89 ? w_1f3qq8 : b_swusj7;\n  always @(*) begin\n    case(sel_kwd1fs)\n      2'b00: y_sa366o = 1'b0;\n      2'b01: y_sa366o = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 310, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_uv3fam(input a_6o48c9, b_f9cbki output y_znkckf); assign y_znkckf = a_6o48c9 & b_f9cbki endmodule", "log": "Error: parse failed near port list."}
{"id": 311, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_djak9n(a_vz5r5f, b_3w1rtw, y_t19xs6) input a_vz5r5f, b_3w1rtw; output y_t19xs6 assign y_t19xs6 = a_vz5r5f | b_3w1rtw; endmodule", "log": "Error: expected ';' before statement."}
{"id": 312, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_y78fg2(input clk_86b3ka, input d_srfhac, output reg q_qshqty);\n  wire w_1gn3cd;\n  assign w_1gn3cd = a_vwo10t ^ b_3ofn6k;\n  assign y_6vja4e = a_vwo10t ? w_1gn3cd : b_3ofn6k;\n  always @(posedge clk_86b3ka) begin\n    q_qshqty = d_srfhac;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_qshqty'."}
{"id": 313, "label": "comb_loop", "template_id": "loop_1", "code": "module m_0vzzia(output a_0kjsbs, output b_kmzdb4);\n  wire w_vmqjr8;\n  assign w_vmqjr8 = a_h97t3q ^ b_bjnp9v;\n  assign y_kp3wtm = a_h97t3q ? w_vmqjr8 : b_bjnp9v;\n  wire x_io3yp2;\n  assign x_io3yp2 = a_0kjsbs;\n  assign a_0kjsbs = b_kmzdb4;\n  assign b_kmzdb4 = x_io3yp2;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 314, "label": "width_mismatch", "template_id": "width_0", "code": "module m_76nw54(input [3:0] a_bv42o5, output [0:0] y_7w2ybv);\n  wire w_e6994n;\n  assign w_e6994n = a_ixlkh3 ^ b_mv94xg;\n  assign y_mdi944 = a_ixlkh3 ? w_e6994n : b_mv94xg;\n  assign y_7w2ybv = a_bv42o5;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_7w2ybv'."}
{"id": 315, "label": "unused_signal", "template_id": "unused_0", "code": "module m_h9p1sq(input a_ndaes6, input b_f39lnu, output y_uue459);\n  wire w_fs7pp6;\n  assign w_fs7pp6 = a_pid12z ^ b_7824ik;\n  assign y_qct53m = a_pid12z ? w_fs7pp6 : b_7824ik;\n  wire t_bfgkzw;\n  assign y_uue459 = a_ndaes6 & b_f39lnu;\nendmodule\n", "log": "Warning: declaration 't_bfgkzw' does not affect outputs."}
{"id": 316, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_i63i6y(input a_cses5v, input b_nqql7m, input c_7nwvwi, output y_zstk6o);\n  wire w_8u22fw;\n  assign w_8u22fw = a_agrig1 ^ b_xvm7or;\n  assign y_euvi0y = a_agrig1 ? w_8u22fw : b_xvm7or;\n  wire t_q4m3oq;\n  assign t_q4m3oq = a_cses5v & b_nqql7m;\n  assign t_q4m3oq = (c_7nwvwi) ? a_cses5v : b_nqql7m;\n  assign y_zstk6o = t_q4m3oq;\nendmodule\n", "log": "Error: net 't_q4m3oq' is assigned from more than one source."}
{"id": 317, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_q9f4vb(a_sss04p, b_bt5moy, y_64jf53) input a_sss04p, b_bt5moy; output y_64jf53 assign y_64jf53 = a_sss04p | b_bt5moy; endmodule", "log": "Error: expected ';' before statement."}
{"id": 318, "label": "comb_loop", "template_id": "loop_1", "code": "module m_qwazuj(output a_fgc7we, output b_ludsh5);\n  wire w_c2fkq1;\n  assign w_c2fkq1 = a_9dz0gj ^ b_rlscgd;\n  assign y_ow3ap8 = a_9dz0gj ? w_c2fkq1 : b_rlscgd;\n  wire x_o2e7ea;\n  assign x_o2e7ea = a_fgc7we;\n  assign a_fgc7we = b_ludsh5;\n  assign b_ludsh5 = x_o2e7ea;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 319, "label": "missing_default", "template_id": "case_1", "code": "module m_nnad2o(input [1:0] sel_m5zfm2, output reg y_z8aw75);\n  wire w_htim03;\n  assign w_htim03 = a_5d3iyl ^ b_5ns3pv;\n  assign y_6451jy = a_5d3iyl ? w_htim03 : b_5ns3pv;\n  always @(*) begin\n    case(sel_m5zfm2)\n      2'b00: y_z8aw75 = 1'b0;\n      2'b01: y_z8aw75 = 1'b1;\n      2'b10: y_z8aw75 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 320, "label": "latch_inference", "template_id": "latch_1", "code": "module m_vtp9m2(input en_4t2ey6, input d_lzdl6e, output reg q_8pprek);\n  wire w_17w4o4;\n  assign w_17w4o4 = a_1d7n0x ^ b_xq6y44;\n  assign y_shk712 = a_1d7n0x ? w_17w4o4 : b_xq6y44;\n  always @(*) begin\n    if (en_4t2ey6) q_8pprek = d_lzdl6e;\n    // other path leaves q_8pprek unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_8pprek' may not be assigned on all control paths."}
{"id": 321, "label": "clean", "template_id": "clean_0", "code": "module m_wdvth3(input a_ds8x69, input b_lsjws9, output y_ovrhr8);\n  wire w_yaxmop;\n  assign w_yaxmop = a_014ueq ^ b_ueog7m;\n  assign y_lvb42g = a_014ueq ? w_yaxmop : b_ueog7m;\n  assign y_ovrhr8 = a_ds8x69 & b_lsjws9;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 322, "label": "latch_inference", "template_id": "latch_0", "code": "module m_xfga4l(input en_xsdjtk, input d_bq3vrd, output reg q_bdolib);\n  wire w_eia385;\n  assign w_eia385 = a_mph3bs ^ b_7gey9d;\n  assign y_3cc0co = a_mph3bs ? w_eia385 : b_7gey9d;\n  always @(*) begin\n    if (en_xsdjtk) q_bdolib = d_bq3vrd;\n  end\nendmodule\n", "log": "Warning: signal 'q_bdolib' may not be assigned on all control paths."}
{"id": 323, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_2wrf9z(input a_5mgja2, input b_ap1upo, input c_rer854, output y_af0jc9);\n  wire w_43ibec;\n  assign w_43ibec = a_2aful0 ^ b_rblecn;\n  assign y_n5am7j = a_2aful0 ? w_43ibec : b_rblecn;\n  wire t_3hoe77;\n  assign t_3hoe77 = a_5mgja2 & b_ap1upo;\n  assign t_3hoe77 = (c_rer854) ? a_5mgja2 : b_ap1upo;\n  assign y_af0jc9 = t_3hoe77;\nendmodule\n", "log": "Error: net 't_3hoe77' is assigned from more than one source."}
{"id": 324, "label": "unused_signal", "template_id": "unused_0", "code": "module m_u7aced(input a_v3127j, input b_9ixeb5, output y_e77hzr);\n  wire w_k4n6vo;\n  assign w_k4n6vo = a_uvqfzv ^ b_v7xuks;\n  assign y_k6bqj5 = a_uvqfzv ? w_k4n6vo : b_v7xuks;\n  wire t_s8ea0i;\n  assign y_e77hzr = a_v3127j & b_9ixeb5;\nendmodule\n", "log": "Warning: declaration 't_s8ea0i' does not affect outputs."}
{"id": 325, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_zqacts(input a_fgz0sg, input b_4cx659, input c_lwm94n, output y_nhdh0c);\n  wire w_705gpm;\n  assign w_705gpm = a_3mmi3w ^ b_pm2nlg;\n  assign y_b8yxy8 = a_3mmi3w ? w_705gpm : b_pm2nlg;\n  wire t_gf8ozv;\n  assign t_gf8ozv = a_fgz0sg & b_4cx659;\n  assign t_gf8ozv = c_lwm94n;\n  assign y_nhdh0c = t_gf8ozv;\nendmodule\n", "log": "Error: net 't_gf8ozv' is assigned from more than one source."}
{"id": 326, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_9awfvs(a_7cccnm, b_kvclve, y_knxvxc) input a_7cccnm, b_kvclve; output y_knxvxc assign y_knxvxc = a_7cccnm | b_kvclve; endmodule", "log": "Error: expected ';' before statement."}
{"id": 327, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_jhuil1(input clk_rq2o1y, input d_lwubba, output reg q_q7ou3o);\n  wire w_tfi2oq;\n  assign w_tfi2oq = a_gt8p6h ^ b_3ptn8q;\n  assign y_tamtig = a_gt8p6h ? w_tfi2oq : b_3ptn8q;\n  always @(posedge clk_rq2o1y) begin\n    q_q7ou3o = d_lwubba;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_q7ou3o'."}
{"id": 328, "label": "missing_default", "template_id": "case_0", "code": "module m_tpy8uf(input [1:0] sel_vzz9um, output reg y_2illzv);\n  wire w_9pbpjy;\n  assign w_9pbpjy = a_169imn ^ b_bn3r8i;\n  assign y_qhsjod = a_169imn ? w_9pbpjy : b_bn3r8i;\n  always @(*) begin\n    case(sel_vzz9um)\n      2'b00: y_2illzv = 1'b0;\n      2'b01: y_2illzv = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 329, "label": "comb_loop", "template_id": "loop_0", "code": "module m_mzi1gd(output a_yafwi5, output b_6km2qx);\n  wire w_q5r7rw;\n  assign w_q5r7rw = a_iut4yl ^ b_xoacw5;\n  assign y_y8kz22 = a_iut4yl ? w_q5r7rw : b_xoacw5;\n  assign a_yafwi5 = b_6km2qx;\n  assign b_6km2qx = a_yafwi5;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 330, "label": "width_mismatch", "template_id": "width_1", "code": "module m_igxcmt(input [2:0] a_4jozaa, output [1:0] y_9lux9n);\n  wire w_h1zcyd;\n  assign w_h1zcyd = a_jz4ceo ^ b_s55c1g;\n  assign y_vu80gd = a_jz4ceo ? w_h1zcyd : b_s55c1g;\n  wire p_1ig928;\n  assign p_1ig928 = a_4jozaa[0];\n  assign y_9lux9n = {p_1ig928, a_4jozaa[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_9lux9n'."}
{"id": 331, "label": "clean", "template_id": "clean_0", "code": "module m_ohkvlk(input a_dmeyvt, input b_bd149r, output y_9jetm1);\n  wire w_8m5fnx;\n  assign w_8m5fnx = a_fmvhlx ^ b_mjeeq3;\n  assign y_7h4h43 = a_fmvhlx ? w_8m5fnx : b_mjeeq3;\n  assign y_9jetm1 = a_dmeyvt & b_bd149r;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 332, "label": "comb_loop", "template_id": "loop_0", "code": "module m_9t0doc(output a_bfik0e, output b_asf4da);\n  wire w_xba55i;\n  assign w_xba55i = a_p1nma6 ^ b_5tnlaz;\n  assign y_z0n9oy = a_p1nma6 ? w_xba55i : b_5tnlaz;\n  assign a_bfik0e = b_asf4da;\n  assign b_asf4da = a_bfik0e;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 333, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_m4pejp(input clk_vg7avw, input d_47ec5y, output reg q_mpnyq5);\n  wire w_6d65i0;\n  assign w_6d65i0 = a_fltiem ^ b_95qvqf;\n  assign y_j4u84w = a_fltiem ? w_6d65i0 : b_95qvqf;\n  always @(posedge clk_vg7avw) begin\n    q_mpnyq5 = d_47ec5y;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_mpnyq5'."}
{"id": 334, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_2f9ss3(a_443m5o, b_nna5yl, y_rnucqc) input a_443m5o, b_nna5yl; output y_rnucqc assign y_rnucqc = a_443m5o | b_nna5yl; endmodule", "log": "Error: expected ';' before statement."}
{"id": 335, "label": "clean", "template_id": "clean_0", "code": "module m_804is7(input a_5m2ll6, input b_4ibz2t, output y_a307b9);\n  wire w_teqy6c;\n  assign w_teqy6c = a_qz6u20 ^ b_pyikjq;\n  assign y_m1lnt1 = a_qz6u20 ? w_teqy6c : b_pyikjq;\n  assign y_a307b9 = a_5m2ll6 & b_4ibz2t;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 336, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_h2un0m(input clk_34si1b, input d_g9kqhw, output reg q_jex1dd);\n  wire w_lu2sro;\n  assign w_lu2sro = a_npg5l0 ^ b_66c6cf;\n  assign y_4ve1g8 = a_npg5l0 ? w_lu2sro : b_66c6cf;\n  always @(posedge clk_34si1b) begin\n    q_jex1dd = d_g9kqhw;\n    q_jex1dd = q_jex1dd;\n    // extra ops using tmp_dekni8\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_jex1dd'."}
{"id": 337, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_qznkh5(input a_4p3c4j, b_x585fw output y_94rqx6); assign y_94rqx6 = a_4p3c4j & b_x585fw endmodule", "log": "Error: parse failed near port list."}
{"id": 338, "label": "clean", "template_id": "clean_0", "code": "module m_cp5gkt(input a_0n0dkq, input b_a9plx8, output y_a5mba4);\n  wire w_gxjrli;\n  assign w_gxjrli = a_8nq4rh ^ b_boifjw;\n  assign y_t7bfew = a_8nq4rh ? w_gxjrli : b_boifjw;\n  assign y_a5mba4 = a_0n0dkq & b_a9plx8;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 339, "label": "clean", "template_id": "clean_0", "code": "module m_imknzt(input a_q4bfzh, input b_778jb5, output y_kmjzgu);\n  wire w_yvonhx;\n  assign w_yvonhx = a_bs36y3 ^ b_pjq41n;\n  assign y_zongb6 = a_bs36y3 ? w_yvonhx : b_pjq41n;\n  assign y_kmjzgu = a_q4bfzh & b_778jb5;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 340, "label": "clean", "template_id": "clean_0", "code": "module m_9caqi9(input a_t37b19, input b_953qy9, output y_4k2tbc);\n  wire w_5mkvp0;\n  assign w_5mkvp0 = a_appmf3 ^ b_fuem9i;\n  assign y_sc67o8 = a_appmf3 ? w_5mkvp0 : b_fuem9i;\n  assign y_4k2tbc = a_t37b19 & b_953qy9;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 341, "label": "clean", "template_id": "clean_0", "code": "module m_ap8s1m(input a_8xufuh, input b_tspftl, output y_yecjx5);\n  wire w_pzpd9z;\n  assign w_pzpd9z = a_ty8ojb ^ b_e3tftz;\n  assign y_vjv8pj = a_ty8ojb ? w_pzpd9z : b_e3tftz;\n  assign y_yecjx5 = a_8xufuh & b_tspftl;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 342, "label": "missing_default", "template_id": "case_0", "code": "module m_xb9kcf(input [1:0] sel_mkzwr7, output reg y_741tlj);\n  wire w_chyupj;\n  assign w_chyupj = a_v1703q ^ b_n5s0lu;\n  assign y_8n5dg3 = a_v1703q ? w_chyupj : b_n5s0lu;\n  always @(*) begin\n    case(sel_mkzwr7)\n      2'b00: y_741tlj = 1'b0;\n      2'b01: y_741tlj = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 343, "label": "clean", "template_id": "clean_0", "code": "module m_k0ehdl(input a_mde9p4, input b_7ewkdp, output y_3hkuca);\n  wire w_snj5ya;\n  assign w_snj5ya = a_buwr67 ^ b_51d262;\n  assign y_aanei5 = a_buwr67 ? w_snj5ya : b_51d262;\n  assign y_3hkuca = a_mde9p4 & b_7ewkdp;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 344, "label": "missing_default", "template_id": "case_1", "code": "module m_84nd34(input [1:0] sel_j9n9zt, output reg y_cjtlz7);\n  wire w_lg4ujr;\n  assign w_lg4ujr = a_9r9m97 ^ b_3fpsln;\n  assign y_oy5f08 = a_9r9m97 ? w_lg4ujr : b_3fpsln;\n  always @(*) begin\n    case(sel_j9n9zt)\n      2'b00: y_cjtlz7 = 1'b0;\n      2'b01: y_cjtlz7 = 1'b1;\n      2'b10: y_cjtlz7 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 345, "label": "clean", "template_id": "clean_0", "code": "module m_x6brc1(input a_tbvi5q, input b_haw1b1, output y_h24e5h);\n  wire w_y5zeg0;\n  assign w_y5zeg0 = a_7x1vlx ^ b_lv9mmf;\n  assign y_wns4y7 = a_7x1vlx ? w_y5zeg0 : b_lv9mmf;\n  assign y_h24e5h = a_tbvi5q & b_haw1b1;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 346, "label": "missing_default", "template_id": "case_0", "code": "module m_81elvm(input [1:0] sel_n5y72d, output reg y_y58q7o);\n  wire w_vl5gmd;\n  assign w_vl5gmd = a_vp4su2 ^ b_qy0hmr;\n  assign y_d1du23 = a_vp4su2 ? w_vl5gmd : b_qy0hmr;\n  always @(*) begin\n    case(sel_n5y72d)\n      2'b00: y_y58q7o = 1'b0;\n      2'b01: y_y58q7o = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 347, "label": "clean", "template_id": "clean_0", "code": "module m_uezmud(input a_uxkdzj, input b_ni79i2, output y_09vh00);\n  wire w_3p4oo0;\n  assign w_3p4oo0 = a_wq3wx9 ^ b_1v5rbd;\n  assign y_u41h6a = a_wq3wx9 ? w_3p4oo0 : b_1v5rbd;\n  assign y_09vh00 = a_uxkdzj & b_ni79i2;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 348, "label": "width_mismatch", "template_id": "width_1", "code": "module m_6v2c28(input [2:0] a_qe73gp, output [1:0] y_ewmcvs);\n  wire w_ipai02;\n  assign w_ipai02 = a_906v0z ^ b_1rovgk;\n  assign y_7pyeh5 = a_906v0z ? w_ipai02 : b_1rovgk;\n  wire p_l82lhi;\n  assign p_l82lhi = a_qe73gp[0];\n  assign y_ewmcvs = {p_l82lhi, a_qe73gp[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_ewmcvs'."}
{"id": 349, "label": "unused_signal", "template_id": "unused_1", "code": "module m_0a3v3w(input a_pcl3yw, input b_pjmt8k, output y_ktphnr);\n  wire w_kfwtr0;\n  assign w_kfwtr0 = a_flfnri ^ b_duy4qn;\n  assign y_djdq9n = a_flfnri ? w_kfwtr0 : b_duy4qn;\n  wire t_zoa0nt;\n  assign t_zoa0nt = a_pcl3yw | b_pjmt8k;\n  assign y_ktphnr = a_pcl3yw & b_pjmt8k;\nendmodule\n", "log": "Warning: declaration 't_zoa0nt' does not affect outputs."}
{"id": 350, "label": "comb_loop", "template_id": "loop_0", "code": "module m_639yav(output a_tv2otn, output b_zfy3t1);\n  wire w_bmtr29;\n  assign w_bmtr29 = a_oey5zu ^ b_wfg5mw;\n  assign y_wki9pk = a_oey5zu ? w_bmtr29 : b_wfg5mw;\n  assign a_tv2otn = b_zfy3t1;\n  assign b_zfy3t1 = a_tv2otn;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 351, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_hlu4mk(input a_e2ot7e, input b_lsvsr9, input c_eqs62l, output y_qivgpv);\n  wire w_ntd3va;\n  assign w_ntd3va = a_tahvyf ^ b_lcw8qe;\n  assign y_rj7j0i = a_tahvyf ? w_ntd3va : b_lcw8qe;\n  wire t_1prqi4;\n  assign t_1prqi4 = a_e2ot7e & b_lsvsr9;\n  assign t_1prqi4 = c_eqs62l;\n  assign y_qivgpv = t_1prqi4;\nendmodule\n", "log": "Error: net 't_1prqi4' is assigned from more than one source."}
{"id": 352, "label": "clean", "template_id": "clean_0", "code": "module m_1ttrmc(input a_13iy3y, input b_czvmww, output y_sfmbbn);\n  wire w_if8ieo;\n  assign w_if8ieo = a_rd21ms ^ b_dmgu06;\n  assign y_chi0wn = a_rd21ms ? w_if8ieo : b_dmgu06;\n  assign y_sfmbbn = a_13iy3y & b_czvmww;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 353, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_hpy862(input a_2l64hi, input b_vycg4e, input c_b0bd4i, output y_mu5cy5);\n  wire w_wasxxa;\n  assign w_wasxxa = a_sro0ws ^ b_smbu4z;\n  assign y_fahy1q = a_sro0ws ? w_wasxxa : b_smbu4z;\n  wire t_2sfwph;\n  assign t_2sfwph = a_2l64hi & b_vycg4e;\n  assign t_2sfwph = (c_b0bd4i) ? a_2l64hi : b_vycg4e;\n  assign y_mu5cy5 = t_2sfwph;\nendmodule\n", "log": "Error: net 't_2sfwph' is assigned from more than one source."}
{"id": 354, "label": "unused_signal", "template_id": "unused_0", "code": "module m_luitc6(input a_3ezbvt, input b_qdjljm, output y_zk2nq8);\n  wire w_lawawg;\n  assign w_lawawg = a_motkzl ^ b_hk5hlv;\n  assign y_hl58i1 = a_motkzl ? w_lawawg : b_hk5hlv;\n  wire t_0t6to8;\n  assign y_zk2nq8 = a_3ezbvt & b_qdjljm;\nendmodule\n", "log": "Warning: declaration 't_0t6to8' does not affect outputs."}
{"id": 355, "label": "clean", "template_id": "clean_0", "code": "module m_s2t6st(input a_9i82qk, input b_j3h335, output y_zle7i5);\n  wire w_a2ooil;\n  assign w_a2ooil = a_8751d2 ^ b_hfz5ny;\n  assign y_rxtgma = a_8751d2 ? w_a2ooil : b_hfz5ny;\n  assign y_zle7i5 = a_9i82qk & b_j3h335;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 356, "label": "latch_inference", "template_id": "latch_0", "code": "module m_6rlu6e(input en_y5d8fz, input d_sgqkyx, output reg q_g27ml7);\n  wire w_vn1rzw;\n  assign w_vn1rzw = a_gcb33z ^ b_ko8g9w;\n  assign y_a41gx2 = a_gcb33z ? w_vn1rzw : b_ko8g9w;\n  always @(*) begin\n    if (en_y5d8fz) q_g27ml7 = d_sgqkyx;\n  end\nendmodule\n", "log": "Warning: signal 'q_g27ml7' may not be assigned on all control paths."}
{"id": 357, "label": "clean", "template_id": "clean_0", "code": "module m_hjbj7j(input a_95b3fn, input b_pw5obp, output y_7pq53g);\n  wire w_keij0k;\n  assign w_keij0k = a_ss2fb8 ^ b_4qbup7;\n  assign y_aigvot = a_ss2fb8 ? w_keij0k : b_4qbup7;\n  assign y_7pq53g = a_95b3fn & b_pw5obp;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 358, "label": "unused_signal", "template_id": "unused_1", "code": "module m_dmzwpm(input a_zk5z8n, input b_vrq3et, output y_otxu9l);\n  wire w_hnjlk4;\n  assign w_hnjlk4 = a_6jg7ig ^ b_u089uc;\n  assign y_fprbm0 = a_6jg7ig ? w_hnjlk4 : b_u089uc;\n  wire t_iv3cv1;\n  assign t_iv3cv1 = a_zk5z8n | b_vrq3et;\n  assign y_otxu9l = a_zk5z8n & b_vrq3et;\nendmodule\n", "log": "Warning: declaration 't_iv3cv1' does not affect outputs."}
{"id": 359, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_ap9c4d(input clk_jdwm6d, input d_mmmjm5, output reg q_2ypt9a);\n  wire w_62799p;\n  assign w_62799p = a_yo652a ^ b_g8mp6s;\n  assign y_q2v8oz = a_yo652a ? w_62799p : b_g8mp6s;\n  always @(posedge clk_jdwm6d) begin\n    q_2ypt9a = d_mmmjm5;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_2ypt9a'."}
{"id": 360, "label": "latch_inference", "template_id": "latch_1", "code": "module m_bewwip(input en_zvrjhg, input d_6km05e, output reg q_31xw0r);\n  wire w_7zgmx1;\n  assign w_7zgmx1 = a_brilx9 ^ b_cijpmt;\n  assign y_3rj29x = a_brilx9 ? w_7zgmx1 : b_cijpmt;\n  always @(*) begin\n    if (en_zvrjhg) q_31xw0r = d_6km05e;\n    // other path leaves q_31xw0r unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_31xw0r' may not be assigned on all control paths."}
{"id": 361, "label": "missing_default", "template_id": "case_1", "code": "module m_zaggv1(input [1:0] sel_moxaec, output reg y_ezxviz);\n  wire w_srpfrq;\n  assign w_srpfrq = a_alwzog ^ b_4sz6tn;\n  assign y_4zpjfu = a_alwzog ? w_srpfrq : b_4sz6tn;\n  always @(*) begin\n    case(sel_moxaec)\n      2'b00: y_ezxviz = 1'b0;\n      2'b01: y_ezxviz = 1'b1;\n      2'b10: y_ezxviz = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 362, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_oz2quh(a_t97n9j, b_raub88, y_8bzss8) input a_t97n9j, b_raub88; output y_8bzss8 assign y_8bzss8 = a_t97n9j | b_raub88; endmodule", "log": "Error: expected ';' before statement."}
{"id": 363, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_dsdjcn(input clk_bbw214, input d_qczbxg, output reg q_62odqu);\n  wire w_zy1skg;\n  assign w_zy1skg = a_wa75e2 ^ b_804bz1;\n  assign y_eyr0ih = a_wa75e2 ? w_zy1skg : b_804bz1;\n  always @(posedge clk_bbw214) begin\n    q_62odqu = d_qczbxg;\n    q_62odqu = q_62odqu;\n    // extra ops using tmp_cbgvlx\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_62odqu'."}
{"id": 364, "label": "width_mismatch", "template_id": "width_1", "code": "module m_lnvqk7(input [3:0] a_by4quv, output [0:0] y_f4eflm);\n  wire w_0t6zs1;\n  assign w_0t6zs1 = a_b74s8k ^ b_cyjrkz;\n  assign y_1gvfdg = a_b74s8k ? w_0t6zs1 : b_cyjrkz;\n  wire p_ge2xb0;\n  assign p_ge2xb0 = a_by4quv[0];\n  assign y_f4eflm = {p_ge2xb0, a_by4quv[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_f4eflm'."}
{"id": 365, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_odhzei(input a_62mypu, input b_0gv0dc, input c_357va0, output y_yz74tx);\n  wire w_2pt9yr;\n  assign w_2pt9yr = a_mnn3ny ^ b_3waohr;\n  assign y_bxpdgi = a_mnn3ny ? w_2pt9yr : b_3waohr;\n  wire t_t2depd;\n  assign t_t2depd = a_62mypu & b_0gv0dc;\n  assign t_t2depd = c_357va0;\n  assign y_yz74tx = t_t2depd;\nendmodule\n", "log": "Error: net 't_t2depd' is assigned from more than one source."}
{"id": 366, "label": "clean", "template_id": "clean_0", "code": "module m_o81q8e(input a_o5qbsn, input b_fukg2p, output y_szdkiz);\n  wire w_9vcgo1;\n  assign w_9vcgo1 = a_p8x0gf ^ b_d3pe1u;\n  assign y_9q0rs5 = a_p8x0gf ? w_9vcgo1 : b_d3pe1u;\n  assign y_szdkiz = a_o5qbsn & b_fukg2p;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 367, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_ewar5c(input clk_41whn2, input d_bs9xie, output reg q_2di56c);\n  wire w_7iwe6i;\n  assign w_7iwe6i = a_309qfg ^ b_w9rnlo;\n  assign y_uqx6ds = a_309qfg ? w_7iwe6i : b_w9rnlo;\n  always @(posedge clk_41whn2) begin\n    q_2di56c = d_bs9xie;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_2di56c'."}
{"id": 368, "label": "clean", "template_id": "clean_0", "code": "module m_niy7ut(input a_ihrsm9, input b_tz00ug, output y_eozkae);\n  wire w_b0scju;\n  assign w_b0scju = a_tg1gtl ^ b_6kre8u;\n  assign y_4aefjw = a_tg1gtl ? w_b0scju : b_6kre8u;\n  assign y_eozkae = a_ihrsm9 & b_tz00ug;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 369, "label": "unused_signal", "template_id": "unused_0", "code": "module m_5m6ha7(input a_qvloue, input b_cgw6pl, output y_bo687o);\n  wire w_nwbtvo;\n  assign w_nwbtvo = a_dji7wn ^ b_zbhnns;\n  assign y_9g48e2 = a_dji7wn ? w_nwbtvo : b_zbhnns;\n  wire t_vgi22j;\n  assign y_bo687o = a_qvloue & b_cgw6pl;\nendmodule\n", "log": "Warning: declaration 't_vgi22j' does not affect outputs."}
{"id": 370, "label": "clean", "template_id": "clean_0", "code": "module m_638fm0(input a_af08gn, input b_bxvgt6, output y_81zubx);\n  wire w_1xuvrt;\n  assign w_1xuvrt = a_9wbvm3 ^ b_qhdqai;\n  assign y_mp6b6i = a_9wbvm3 ? w_1xuvrt : b_qhdqai;\n  assign y_81zubx = a_af08gn & b_bxvgt6;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 371, "label": "width_mismatch", "template_id": "width_0", "code": "module m_eozjl7(input [15:0] a_5rebvp, output [3:0] y_jw4z9l);\n  wire w_1foncj;\n  assign w_1foncj = a_a48dkj ^ b_91r1en;\n  assign y_2ngz84 = a_a48dkj ? w_1foncj : b_91r1en;\n  assign y_jw4z9l = a_5rebvp;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_jw4z9l'."}
{"id": 372, "label": "unused_signal", "template_id": "unused_0", "code": "module m_ov9oa3(input a_h8puky, input b_2503qy, output y_k1fut4);\n  wire w_nug6vx;\n  assign w_nug6vx = a_2p0h1y ^ b_970mvk;\n  assign y_eu70w5 = a_2p0h1y ? w_nug6vx : b_970mvk;\n  wire t_6xviit;\n  assign y_k1fut4 = a_h8puky & b_2503qy;\nendmodule\n", "log": "Warning: declaration 't_6xviit' does not affect outputs."}
{"id": 373, "label": "comb_loop", "template_id": "loop_0", "code": "module m_s7wr9o(output a_8r3773, output b_tc17wv);\n  wire w_6en5wt;\n  assign w_6en5wt = a_1u7nxn ^ b_tn8h9l;\n  assign y_0smaoo = a_1u7nxn ? w_6en5wt : b_tn8h9l;\n  assign a_8r3773 = b_tc17wv;\n  assign b_tc17wv = a_8r3773;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 374, "label": "unused_signal", "template_id": "unused_1", "code": "module m_wshoc7(input a_gimqg1, input b_xz6d79, output y_6zmvm8);\n  wire w_sxkckc;\n  assign w_sxkckc = a_ho6l4y ^ b_hnx5qe;\n  assign y_upvk92 = a_ho6l4y ? w_sxkckc : b_hnx5qe;\n  wire t_21hoyn;\n  assign t_21hoyn = a_gimqg1 | b_xz6d79;\n  assign y_6zmvm8 = a_gimqg1 & b_xz6d79;\nendmodule\n", "log": "Warning: declaration 't_21hoyn' does not affect outputs."}
{"id": 375, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_3bsq4i(a_bdppt1, b_5q70tw, y_o2we2d) input a_bdppt1, b_5q70tw; output y_o2we2d assign y_o2we2d = a_bdppt1 | b_5q70tw; endmodule", "log": "Error: expected ';' before statement."}
{"id": 376, "label": "width_mismatch", "template_id": "width_0", "code": "module m_pmq8lj(input [3:0] a_xxoiev, output [0:0] y_nt26dv);\n  wire w_wdbgwl;\n  assign w_wdbgwl = a_ukgt1h ^ b_501jw2;\n  assign y_sbo8pc = a_ukgt1h ? w_wdbgwl : b_501jw2;\n  assign y_nt26dv = a_xxoiev;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_nt26dv'."}
{"id": 377, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_ntmpdb(input a_gjfvw7, input b_h0fygh, input c_u1gi1x, output y_pq4pqi);\n  wire w_wvkidn;\n  assign w_wvkidn = a_0kubbc ^ b_p10d6f;\n  assign y_seseu9 = a_0kubbc ? w_wvkidn : b_p10d6f;\n  wire t_zttszd;\n  assign t_zttszd = a_gjfvw7 & b_h0fygh;\n  assign t_zttszd = (c_u1gi1x) ? a_gjfvw7 : b_h0fygh;\n  assign y_pq4pqi = t_zttszd;\nendmodule\n", "log": "Error: net 't_zttszd' is assigned from more than one source."}
{"id": 378, "label": "unused_signal", "template_id": "unused_1", "code": "module m_tv23vo(input a_f0mqqy, input b_obnu1g, output y_gzwj46);\n  wire w_1six16;\n  assign w_1six16 = a_if7zrc ^ b_yrol65;\n  assign y_tnodob = a_if7zrc ? w_1six16 : b_yrol65;\n  wire t_ny9k93;\n  assign t_ny9k93 = a_f0mqqy | b_obnu1g;\n  assign y_gzwj46 = a_f0mqqy & b_obnu1g;\nendmodule\n", "log": "Warning: declaration 't_ny9k93' does not affect outputs."}
{"id": 379, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_g0nhyy(input clk_3u7ubc, input d_2vyg6o, output reg q_lbvird);\n  wire w_fzerpv;\n  assign w_fzerpv = a_uuc4qj ^ b_db4e6h;\n  assign y_m0qekr = a_uuc4qj ? w_fzerpv : b_db4e6h;\n  always @(posedge clk_3u7ubc) begin\n    q_lbvird = d_2vyg6o;\n    q_lbvird = q_lbvird;\n    // extra ops using tmp_2935qh\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_lbvird'."}
{"id": 380, "label": "clean", "template_id": "clean_0", "code": "module m_ia2ln4(input a_6mgf05, input b_6y44g5, output y_onfufz);\n  wire w_xnz63c;\n  assign w_xnz63c = a_j1y8os ^ b_q038n1;\n  assign y_3edz63 = a_j1y8os ? w_xnz63c : b_q038n1;\n  assign y_onfufz = a_6mgf05 & b_6y44g5;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 381, "label": "width_mismatch", "template_id": "width_1", "code": "module m_4aa0aw(input [7:0] a_pdx7qv, output [3:0] y_84wtcs);\n  wire w_9bwx9s;\n  assign w_9bwx9s = a_bkhvuc ^ b_5vjwnx;\n  assign y_b39279 = a_bkhvuc ? w_9bwx9s : b_5vjwnx;\n  wire p_9ewm68;\n  assign p_9ewm68 = a_pdx7qv[0];\n  assign y_84wtcs = {p_9ewm68, a_pdx7qv[2:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_84wtcs'."}
{"id": 382, "label": "unused_signal", "template_id": "unused_0", "code": "module m_8q6w44(input a_ocnb4j, input b_v9t208, output y_wmzm4w);\n  wire w_z5fs5t;\n  assign w_z5fs5t = a_bxu5jx ^ b_s3bnt3;\n  assign y_l2yjl5 = a_bxu5jx ? w_z5fs5t : b_s3bnt3;\n  wire t_9ubgra;\n  assign y_wmzm4w = a_ocnb4j & b_v9t208;\nendmodule\n", "log": "Warning: declaration 't_9ubgra' does not affect outputs."}
{"id": 383, "label": "comb_loop", "template_id": "loop_1", "code": "module m_wnh637(output a_7b5wpi, output b_87md33);\n  wire w_r1s3gt;\n  assign w_r1s3gt = a_oxn7vv ^ b_r74rh7;\n  assign y_oppvw7 = a_oxn7vv ? w_r1s3gt : b_r74rh7;\n  wire x_ijy3ou;\n  assign x_ijy3ou = a_7b5wpi;\n  assign a_7b5wpi = b_87md33;\n  assign b_87md33 = x_ijy3ou;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 384, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_cvd4uq(input a_tzuut4, input b_y2yb58, input c_vjla5z, output y_67dcii);\n  wire w_9amul7;\n  assign w_9amul7 = a_z85xcm ^ b_wjagkl;\n  assign y_u4sysm = a_z85xcm ? w_9amul7 : b_wjagkl;\n  wire t_1to9xh;\n  assign t_1to9xh = a_tzuut4 & b_y2yb58;\n  assign t_1to9xh = (c_vjla5z) ? a_tzuut4 : b_y2yb58;\n  assign y_67dcii = t_1to9xh;\nendmodule\n", "log": "Error: net 't_1to9xh' is assigned from more than one source."}
{"id": 385, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_tswyw4(input a_gnyhmv, input b_g67w9q, input c_iyv0q1, output y_7wd3tw);\n  wire w_wtdn0x;\n  assign w_wtdn0x = a_pax5b7 ^ b_dm2p8s;\n  assign y_e5ypjv = a_pax5b7 ? w_wtdn0x : b_dm2p8s;\n  wire t_t1lu5h;\n  assign t_t1lu5h = a_gnyhmv & b_g67w9q;\n  assign t_t1lu5h = c_iyv0q1;\n  assign y_7wd3tw = t_t1lu5h;\nendmodule\n", "log": "Error: net 't_t1lu5h' is assigned from more than one source."}
{"id": 386, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_1ujcfc(input clk_lbfk4b, input d_4fyp54, output reg q_xxt4tq);\n  wire w_b4j1bs;\n  assign w_b4j1bs = a_shhqi0 ^ b_p2zw7e;\n  assign y_ds0gmy = a_shhqi0 ? w_b4j1bs : b_p2zw7e;\n  always @(posedge clk_lbfk4b) begin\n    q_xxt4tq = d_4fyp54;\n    q_xxt4tq = q_xxt4tq;\n    // extra ops using tmp_o1k8hm\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_xxt4tq'."}
{"id": 387, "label": "latch_inference", "template_id": "latch_0", "code": "module m_grfmcx(input en_z22c4r, input d_blsroh, output reg q_gduiei);\n  wire w_0n51tv;\n  assign w_0n51tv = a_c0walj ^ b_ee886n;\n  assign y_b1y2hb = a_c0walj ? w_0n51tv : b_ee886n;\n  always @(*) begin\n    if (en_z22c4r) q_gduiei = d_blsroh;\n  end\nendmodule\n", "log": "Warning: signal 'q_gduiei' may not be assigned on all control paths."}
{"id": 388, "label": "clean", "template_id": "clean_0", "code": "module m_inll9m(input a_nrfnhv, input b_i4urxf, output y_tyuqng);\n  wire w_oyrqli;\n  assign w_oyrqli = a_x2joqw ^ b_vo7zgn;\n  assign y_zt9j35 = a_x2joqw ? w_oyrqli : b_vo7zgn;\n  assign y_tyuqng = a_nrfnhv & b_i4urxf;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 389, "label": "clean", "template_id": "clean_0", "code": "module m_l2exbf(input a_p20805, input b_ktpkya, output y_glvdos);\n  wire w_l7ho0y;\n  assign w_l7ho0y = a_q23app ^ b_cj7cpz;\n  assign y_lyo2mw = a_q23app ? w_l7ho0y : b_cj7cpz;\n  assign y_glvdos = a_p20805 & b_ktpkya;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 390, "label": "clean", "template_id": "clean_0", "code": "module m_atwulm(input a_wqjgdk, input b_larbni, output y_7hi4j9);\n  wire w_mvgau8;\n  assign w_mvgau8 = a_ir98sx ^ b_nmr6qg;\n  assign y_x2bwp6 = a_ir98sx ? w_mvgau8 : b_nmr6qg;\n  assign y_7hi4j9 = a_wqjgdk & b_larbni;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 391, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_x7xvq4(input clk_77mkmp, input d_ormzg2, output reg q_2zw9m6);\n  wire w_fxnn8i;\n  assign w_fxnn8i = a_4guqq3 ^ b_tfgxl0;\n  assign y_44zjth = a_4guqq3 ? w_fxnn8i : b_tfgxl0;\n  always @(posedge clk_77mkmp) begin\n    q_2zw9m6 = d_ormzg2;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_2zw9m6'."}
{"id": 392, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_6hx8dd(input a_vohwn5, b_d1rztz output y_kudsz2); assign y_kudsz2 = a_vohwn5 & b_d1rztz endmodule", "log": "Error: parse failed near port list."}
{"id": 393, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_zpdbj4(input a_tojwah, b_k9t7bn output y_ybc4gq); assign y_ybc4gq = a_tojwah & b_k9t7bn endmodule", "log": "Error: parse failed near port list."}
{"id": 394, "label": "unused_signal", "template_id": "unused_0", "code": "module m_jxhuwm(input a_ot9n3v, input b_j6i8xx, output y_to8zad);\n  wire w_gq0kq9;\n  assign w_gq0kq9 = a_v4145d ^ b_p0cokx;\n  assign y_s7dlra = a_v4145d ? w_gq0kq9 : b_p0cokx;\n  wire t_qu6vh7;\n  assign y_to8zad = a_ot9n3v & b_j6i8xx;\nendmodule\n", "log": "Warning: declaration 't_qu6vh7' does not affect outputs."}
{"id": 395, "label": "clean", "template_id": "clean_0", "code": "module m_k2s4w1(input a_72g9is, input b_3tx52t, output y_qy9so9);\n  wire w_mj1p8c;\n  assign w_mj1p8c = a_xe0vrh ^ b_gkk8v4;\n  assign y_1av7fq = a_xe0vrh ? w_mj1p8c : b_gkk8v4;\n  assign y_qy9so9 = a_72g9is & b_3tx52t;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 396, "label": "latch_inference", "template_id": "latch_1", "code": "module m_cwba7v(input en_jke4lf, input d_67sx5z, output reg q_xsl5bd);\n  wire w_gw16k6;\n  assign w_gw16k6 = a_9mkvoz ^ b_wkidnp;\n  assign y_gokok0 = a_9mkvoz ? w_gw16k6 : b_wkidnp;\n  always @(*) begin\n    if (en_jke4lf) q_xsl5bd = d_67sx5z;\n    // other path leaves q_xsl5bd unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_xsl5bd' may not be assigned on all control paths."}
{"id": 397, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_6juwva(input clk_qmc98u, input d_8rvdxa, output reg q_auhqmc);\n  wire w_b78nz4;\n  assign w_b78nz4 = a_v8lvok ^ b_yusf0s;\n  assign y_xn2dlf = a_v8lvok ? w_b78nz4 : b_yusf0s;\n  always @(posedge clk_qmc98u) begin\n    q_auhqmc = d_8rvdxa;\n    q_auhqmc = q_auhqmc;\n    // extra ops using tmp_sw98rg\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_auhqmc'."}
{"id": 398, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_l2wqzs(input a_8gx59r, input b_8lczfp, input c_qwrlh6, output y_436q70);\n  wire w_3zogdh;\n  assign w_3zogdh = a_hievhm ^ b_nms703;\n  assign y_526hv2 = a_hievhm ? w_3zogdh : b_nms703;\n  wire t_zt1kqh;\n  assign t_zt1kqh = a_8gx59r & b_8lczfp;\n  assign t_zt1kqh = c_qwrlh6;\n  assign y_436q70 = t_zt1kqh;\nendmodule\n", "log": "Error: net 't_zt1kqh' is assigned from more than one source."}
{"id": 399, "label": "clean", "template_id": "clean_0", "code": "module m_g1vgb3(input a_nbepyh, input b_buclbs, output y_blkjlw);\n  wire w_vjdv7a;\n  assign w_vjdv7a = a_2nlvij ^ b_sy4rl0;\n  assign y_plnyxg = a_2nlvij ? w_vjdv7a : b_sy4rl0;\n  assign y_blkjlw = a_nbepyh & b_buclbs;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 400, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_y1jxul(input clk_8pxewn, input d_9h3jio, output reg q_u3vp0n);\n  wire w_9m7dim;\n  assign w_9m7dim = a_c9o8qu ^ b_1k3d25;\n  assign y_gen190 = a_c9o8qu ? w_9m7dim : b_1k3d25;\n  always @(posedge clk_8pxewn) begin\n    q_u3vp0n = d_9h3jio;\n    q_u3vp0n = q_u3vp0n;\n    // extra ops using tmp_thph7w\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_u3vp0n'."}
{"id": 401, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_iiwh4b(input clk_dqn11q, input d_iqh8vr, output reg q_infbc4);\n  wire w_r2l3t3;\n  assign w_r2l3t3 = a_t8zjh2 ^ b_1zcht6;\n  assign y_vj9lm0 = a_t8zjh2 ? w_r2l3t3 : b_1zcht6;\n  always @(posedge clk_dqn11q) begin\n    q_infbc4 = d_iqh8vr;\n    q_infbc4 = q_infbc4;\n    // extra ops using tmp_r1cduq\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_infbc4'."}
{"id": 402, "label": "missing_default", "template_id": "case_0", "code": "module m_yhwc4z(input [1:0] sel_3w1aop, output reg y_ap28fg);\n  wire w_q6zkl2;\n  assign w_q6zkl2 = a_drwzqk ^ b_vcl6zb;\n  assign y_prriuf = a_drwzqk ? w_q6zkl2 : b_vcl6zb;\n  always @(*) begin\n    case(sel_3w1aop)\n      2'b00: y_ap28fg = 1'b0;\n      2'b01: y_ap28fg = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 403, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_0d6xyg(input clk_0azd7y, input d_fa6wqi, output reg q_lw4xbz);\n  wire w_wx1l4x;\n  assign w_wx1l4x = a_ybz3jk ^ b_b7uiac;\n  assign y_m3fnm2 = a_ybz3jk ? w_wx1l4x : b_b7uiac;\n  always @(posedge clk_0azd7y) begin\n    q_lw4xbz = d_fa6wqi;\n    q_lw4xbz = q_lw4xbz;\n    // extra ops using tmp_pypmjm\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_lw4xbz'."}
{"id": 404, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_i89gko(input a_l8zp9k, input b_2kdna5, input c_x35e5u, output y_6fxt1v);\n  wire w_5vvt7a;\n  assign w_5vvt7a = a_pvy4tg ^ b_1dzwq3;\n  assign y_0yz3zl = a_pvy4tg ? w_5vvt7a : b_1dzwq3;\n  wire t_aurqeb;\n  assign t_aurqeb = a_l8zp9k & b_2kdna5;\n  assign t_aurqeb = (c_x35e5u) ? a_l8zp9k : b_2kdna5;\n  assign y_6fxt1v = t_aurqeb;\nendmodule\n", "log": "Error: net 't_aurqeb' is assigned from more than one source."}
{"id": 405, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_e3c55a(input a_p8na6t, input b_b21sd3, input c_shkn26, output y_ot971x);\n  wire w_h9z3w4;\n  assign w_h9z3w4 = a_mk4fho ^ b_f2jwtz;\n  assign y_mbfnyf = a_mk4fho ? w_h9z3w4 : b_f2jwtz;\n  wire t_9cl0wi;\n  assign t_9cl0wi = a_p8na6t & b_b21sd3;\n  assign t_9cl0wi = c_shkn26;\n  assign y_ot971x = t_9cl0wi;\nendmodule\n", "log": "Error: net 't_9cl0wi' is assigned from more than one source."}
{"id": 406, "label": "latch_inference", "template_id": "latch_1", "code": "module m_ylpvv4(input en_tbtswe, input d_ifdyph, output reg q_tivmfl);\n  wire w_3d67gi;\n  assign w_3d67gi = a_rjnss4 ^ b_e7j662;\n  assign y_hca6q7 = a_rjnss4 ? w_3d67gi : b_e7j662;\n  always @(*) begin\n    if (en_tbtswe) q_tivmfl = d_ifdyph;\n    // other path leaves q_tivmfl unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_tivmfl' may not be assigned on all control paths."}
{"id": 407, "label": "clean", "template_id": "clean_0", "code": "module m_3t21t8(input a_zaz3b7, input b_xphios, output y_ufygu9);\n  wire w_xmc3q6;\n  assign w_xmc3q6 = a_u2eq2y ^ b_r4cr7p;\n  assign y_2yhrnc = a_u2eq2y ? w_xmc3q6 : b_r4cr7p;\n  assign y_ufygu9 = a_zaz3b7 & b_xphios;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 408, "label": "comb_loop", "template_id": "loop_1", "code": "module m_2e91np(output a_pi51yl, output b_d182ai);\n  wire w_n7c5jg;\n  assign w_n7c5jg = a_5qcipt ^ b_h0y6fa;\n  assign y_9yp1ba = a_5qcipt ? w_n7c5jg : b_h0y6fa;\n  wire x_qh29qa;\n  assign x_qh29qa = a_pi51yl;\n  assign a_pi51yl = b_d182ai;\n  assign b_d182ai = x_qh29qa;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 409, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_0j160p(input a_xufo1s, input b_yofsl9, input c_k10fex, output y_ahpgdg);\n  wire w_6v0f38;\n  assign w_6v0f38 = a_gj4d2u ^ b_yukwcd;\n  assign y_7bcre0 = a_gj4d2u ? w_6v0f38 : b_yukwcd;\n  wire t_d7ht1b;\n  assign t_d7ht1b = a_xufo1s & b_yofsl9;\n  assign t_d7ht1b = c_k10fex;\n  assign y_ahpgdg = t_d7ht1b;\nendmodule\n", "log": "Error: net 't_d7ht1b' is assigned from more than one source."}
{"id": 410, "label": "unused_signal", "template_id": "unused_1", "code": "module m_aq87tj(input a_vq5qfx, input b_dggilv, output y_35kp4g);\n  wire w_smz89y;\n  assign w_smz89y = a_ohtqv8 ^ b_4w3iqs;\n  assign y_bnl7p7 = a_ohtqv8 ? w_smz89y : b_4w3iqs;\n  wire t_xv94nc;\n  assign t_xv94nc = a_vq5qfx | b_dggilv;\n  assign y_35kp4g = a_vq5qfx & b_dggilv;\nendmodule\n", "log": "Warning: declaration 't_xv94nc' does not affect outputs."}
{"id": 411, "label": "clean", "template_id": "clean_0", "code": "module m_48zsbc(input a_smwepy, input b_v3ylcx, output y_ack9mn);\n  wire w_295j8b;\n  assign w_295j8b = a_fufr0p ^ b_rt0ury;\n  assign y_7wwuxb = a_fufr0p ? w_295j8b : b_rt0ury;\n  assign y_ack9mn = a_smwepy & b_v3ylcx;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 412, "label": "missing_default", "template_id": "case_1", "code": "module m_ptryg2(input [1:0] sel_39651u, output reg y_kunw28);\n  wire w_ny4xg7;\n  assign w_ny4xg7 = a_rprsrs ^ b_i0yo6t;\n  assign y_rc6sr4 = a_rprsrs ? w_ny4xg7 : b_i0yo6t;\n  always @(*) begin\n    case(sel_39651u)\n      2'b00: y_kunw28 = 1'b0;\n      2'b01: y_kunw28 = 1'b1;\n      2'b10: y_kunw28 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 413, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_f5yf1z(input clk_y586wu, input d_5a14g5, output reg q_4kxmj8);\n  wire w_pdpuet;\n  assign w_pdpuet = a_rabxly ^ b_hitzpy;\n  assign y_4hfkbd = a_rabxly ? w_pdpuet : b_hitzpy;\n  always @(posedge clk_y586wu) begin\n    q_4kxmj8 = d_5a14g5;\n    q_4kxmj8 = q_4kxmj8;\n    // extra ops using tmp_secyj4\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_4kxmj8'."}
{"id": 414, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_2hzn8n(input clk_s8nx5l, input d_wtkzm2, output reg q_uzl6fn);\n  wire w_dpynwc;\n  assign w_dpynwc = a_pei8nt ^ b_fqtcf3;\n  assign y_99smvm = a_pei8nt ? w_dpynwc : b_fqtcf3;\n  always @(posedge clk_s8nx5l) begin\n    q_uzl6fn = d_wtkzm2;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_uzl6fn'."}
{"id": 415, "label": "latch_inference", "template_id": "latch_0", "code": "module m_p7sr52(input en_cbpgo4, input d_zeklo6, output reg q_p3d3og);\n  wire w_f762h2;\n  assign w_f762h2 = a_49rv9d ^ b_nken65;\n  assign y_xwar5t = a_49rv9d ? w_f762h2 : b_nken65;\n  always @(*) begin\n    if (en_cbpgo4) q_p3d3og = d_zeklo6;\n  end\nendmodule\n", "log": "Warning: signal 'q_p3d3og' may not be assigned on all control paths."}
{"id": 416, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_ais72i(input clk_wmbk9f, input d_ikigz5, output reg q_cioss7);\n  wire w_qxhpoz;\n  assign w_qxhpoz = a_6yv0ek ^ b_a5jm1s;\n  assign y_5y9iw4 = a_6yv0ek ? w_qxhpoz : b_a5jm1s;\n  always @(posedge clk_wmbk9f) begin\n    q_cioss7 = d_ikigz5;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_cioss7'."}
{"id": 417, "label": "comb_loop", "template_id": "loop_0", "code": "module m_e76t4a(output a_nwzehc, output b_v3bytk);\n  wire w_j6d0i7;\n  assign w_j6d0i7 = a_eliyzi ^ b_uf2qfv;\n  assign y_t3fh51 = a_eliyzi ? w_j6d0i7 : b_uf2qfv;\n  assign a_nwzehc = b_v3bytk;\n  assign b_v3bytk = a_nwzehc;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 418, "label": "clean", "template_id": "clean_0", "code": "module m_x47e6u(input a_i7ehlu, input b_00n5ro, output y_qbognb);\n  wire w_c8229v;\n  assign w_c8229v = a_pnpitq ^ b_uo21bw;\n  assign y_p6uzob = a_pnpitq ? w_c8229v : b_uo21bw;\n  assign y_qbognb = a_i7ehlu & b_00n5ro;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 419, "label": "width_mismatch", "template_id": "width_1", "code": "module m_pvz1nd(input [2:0] a_gr3xpn, output [1:0] y_dwoucy);\n  wire w_rditvo;\n  assign w_rditvo = a_9vqtg5 ^ b_pzyb4g;\n  assign y_jkvzbr = a_9vqtg5 ? w_rditvo : b_pzyb4g;\n  wire p_gihe30;\n  assign p_gihe30 = a_gr3xpn[0];\n  assign y_dwoucy = {p_gihe30, a_gr3xpn[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_dwoucy'."}
{"id": 420, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_i6o7kh(input clk_d8xlih, input d_8wn4on, output reg q_qqooad);\n  wire w_irghev;\n  assign w_irghev = a_grufe1 ^ b_bbxchc;\n  assign y_vkxk6s = a_grufe1 ? w_irghev : b_bbxchc;\n  always @(posedge clk_d8xlih) begin\n    q_qqooad = d_8wn4on;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_qqooad'."}
{"id": 421, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_cp1rud(input clk_9tffmz, input d_ahb6g5, output reg q_cwabql);\n  wire w_rcci9p;\n  assign w_rcci9p = a_o4jvyk ^ b_g8zita;\n  assign y_4mumz4 = a_o4jvyk ? w_rcci9p : b_g8zita;\n  always @(posedge clk_9tffmz) begin\n    q_cwabql = d_ahb6g5;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_cwabql'."}
{"id": 422, "label": "comb_loop", "template_id": "loop_0", "code": "module m_sc4a30(output a_9xpsc9, output b_an5gf8);\n  wire w_sow8g7;\n  assign w_sow8g7 = a_i13qof ^ b_ksycs4;\n  assign y_qcwy3b = a_i13qof ? w_sow8g7 : b_ksycs4;\n  assign a_9xpsc9 = b_an5gf8;\n  assign b_an5gf8 = a_9xpsc9;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 423, "label": "clean", "template_id": "clean_0", "code": "module m_0jj17m(input a_q3jrxj, input b_fewn1q, output y_f8yfxh);\n  wire w_296sfg;\n  assign w_296sfg = a_3w9q2j ^ b_zck8ms;\n  assign y_ma9lfk = a_3w9q2j ? w_296sfg : b_zck8ms;\n  assign y_f8yfxh = a_q3jrxj & b_fewn1q;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 424, "label": "missing_default", "template_id": "case_1", "code": "module m_quxe9l(input [1:0] sel_jp60ah, output reg y_r5gtd3);\n  wire w_crvrco;\n  assign w_crvrco = a_ki8w1a ^ b_q1hjm7;\n  assign y_r8ryrl = a_ki8w1a ? w_crvrco : b_q1hjm7;\n  always @(*) begin\n    case(sel_jp60ah)\n      2'b00: y_r5gtd3 = 1'b0;\n      2'b01: y_r5gtd3 = 1'b1;\n      2'b10: y_r5gtd3 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 425, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_sz22xk(input a_zowz1c, b_a3lwk2 output y_wzu9bl); assign y_wzu9bl = a_zowz1c & b_a3lwk2 endmodule", "log": "Error: parse failed near port list."}
{"id": 426, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_h34vda(input clk_1tvoc6, input d_scjqdf, output reg q_g0jakh);\n  wire w_6q3frt;\n  assign w_6q3frt = a_xe0nc0 ^ b_tdnlb3;\n  assign y_j1wc4d = a_xe0nc0 ? w_6q3frt : b_tdnlb3;\n  always @(posedge clk_1tvoc6) begin\n    q_g0jakh = d_scjqdf;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_g0jakh'."}
{"id": 427, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_i24u0p(input a_qdptrv, input b_tdar3e, input c_8k39r2, output y_io445z);\n  wire w_qpr5sh;\n  assign w_qpr5sh = a_f4uuz5 ^ b_5cgz5i;\n  assign y_ypwv5g = a_f4uuz5 ? w_qpr5sh : b_5cgz5i;\n  wire t_gzb751;\n  assign t_gzb751 = a_qdptrv & b_tdar3e;\n  assign t_gzb751 = (c_8k39r2) ? a_qdptrv : b_tdar3e;\n  assign y_io445z = t_gzb751;\nendmodule\n", "log": "Error: net 't_gzb751' is assigned from more than one source."}
{"id": 428, "label": "clean", "template_id": "clean_0", "code": "module m_l9j0x5(input a_4goqq4, input b_vvl6dl, output y_a2h9oo);\n  wire w_2u9d47;\n  assign w_2u9d47 = a_9jaqp0 ^ b_8sb2ue;\n  assign y_9pgx18 = a_9jaqp0 ? w_2u9d47 : b_8sb2ue;\n  assign y_a2h9oo = a_4goqq4 & b_vvl6dl;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 429, "label": "comb_loop", "template_id": "loop_1", "code": "module m_usojrx(output a_4jrnww, output b_odlt1i);\n  wire w_ndw9ql;\n  assign w_ndw9ql = a_8588s0 ^ b_u8phcj;\n  assign y_u1ybyz = a_8588s0 ? w_ndw9ql : b_u8phcj;\n  wire x_diwaik;\n  assign x_diwaik = a_4jrnww;\n  assign a_4jrnww = b_odlt1i;\n  assign b_odlt1i = x_diwaik;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 430, "label": "unused_signal", "template_id": "unused_1", "code": "module m_ftj7lt(input a_5fhneu, input b_xj26m3, output y_osqolh);\n  wire w_0qoulf;\n  assign w_0qoulf = a_nab1k5 ^ b_vnabas;\n  assign y_6z4ppb = a_nab1k5 ? w_0qoulf : b_vnabas;\n  wire t_ki0d5y;\n  assign t_ki0d5y = a_5fhneu | b_xj26m3;\n  assign y_osqolh = a_5fhneu & b_xj26m3;\nendmodule\n", "log": "Warning: declaration 't_ki0d5y' does not affect outputs."}
{"id": 431, "label": "unused_signal", "template_id": "unused_1", "code": "module m_by6lg9(input a_t07xgz, input b_9sog6l, output y_yeb3gr);\n  wire w_hzgmkm;\n  assign w_hzgmkm = a_5ovzm4 ^ b_hek7bp;\n  assign y_5hf603 = a_5ovzm4 ? w_hzgmkm : b_hek7bp;\n  wire t_i2yfcu;\n  assign t_i2yfcu = a_t07xgz | b_9sog6l;\n  assign y_yeb3gr = a_t07xgz & b_9sog6l;\nendmodule\n", "log": "Warning: declaration 't_i2yfcu' does not affect outputs."}
{"id": 432, "label": "latch_inference", "template_id": "latch_0", "code": "module m_a92bmw(input en_n20och, input d_2vgf2e, output reg q_w6qap9);\n  wire w_8relwi;\n  assign w_8relwi = a_8pu2mu ^ b_khtag5;\n  assign y_sz3u4v = a_8pu2mu ? w_8relwi : b_khtag5;\n  always @(*) begin\n    if (en_n20och) q_w6qap9 = d_2vgf2e;\n  end\nendmodule\n", "log": "Warning: signal 'q_w6qap9' may not be assigned on all control paths."}
{"id": 433, "label": "clean", "template_id": "clean_0", "code": "module m_gjhhl3(input a_7pp13w, input b_8xkq36, output y_jfr55f);\n  wire w_n94bzy;\n  assign w_n94bzy = a_ax8epn ^ b_m0s7r1;\n  assign y_04e2hh = a_ax8epn ? w_n94bzy : b_m0s7r1;\n  assign y_jfr55f = a_7pp13w & b_8xkq36;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 434, "label": "latch_inference", "template_id": "latch_1", "code": "module m_4iwho1(input en_54xvue, input d_mbs6xg, output reg q_e648qk);\n  wire w_g4h9a9;\n  assign w_g4h9a9 = a_lenf0m ^ b_5pi79y;\n  assign y_mbw0z7 = a_lenf0m ? w_g4h9a9 : b_5pi79y;\n  always @(*) begin\n    if (en_54xvue) q_e648qk = d_mbs6xg;\n    // other path leaves q_e648qk unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_e648qk' may not be assigned on all control paths."}
{"id": 435, "label": "clean", "template_id": "clean_0", "code": "module m_wuksor(input a_c0qq8a, input b_60znd4, output y_927wvc);\n  wire w_bwsuda;\n  assign w_bwsuda = a_esvp3w ^ b_zeh5lo;\n  assign y_2a7ec8 = a_esvp3w ? w_bwsuda : b_zeh5lo;\n  assign y_927wvc = a_c0qq8a & b_60znd4;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 436, "label": "clean", "template_id": "clean_0", "code": "module m_fkdca4(input a_b9j79j, input b_qdoekk, output y_0rf933);\n  wire w_2b7ell;\n  assign w_2b7ell = a_6jnokj ^ b_9neyzh;\n  assign y_mn07p3 = a_6jnokj ? w_2b7ell : b_9neyzh;\n  assign y_0rf933 = a_b9j79j & b_qdoekk;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 437, "label": "missing_default", "template_id": "case_1", "code": "module m_cwroqb(input [1:0] sel_q2b8km, output reg y_utl6nw);\n  wire w_kml1ss;\n  assign w_kml1ss = a_nt7p79 ^ b_89yx79;\n  assign y_pmuqs9 = a_nt7p79 ? w_kml1ss : b_89yx79;\n  always @(*) begin\n    case(sel_q2b8km)\n      2'b00: y_utl6nw = 1'b0;\n      2'b01: y_utl6nw = 1'b1;\n      2'b10: y_utl6nw = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 438, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_vd91i3(input a_gbj66j, input b_kmx865, input c_7d2pv8, output y_1moaql);\n  wire w_hm92qx;\n  assign w_hm92qx = a_korgfq ^ b_vp3n6n;\n  assign y_9i927z = a_korgfq ? w_hm92qx : b_vp3n6n;\n  wire t_9da9rq;\n  assign t_9da9rq = a_gbj66j & b_kmx865;\n  assign t_9da9rq = c_7d2pv8;\n  assign y_1moaql = t_9da9rq;\nendmodule\n", "log": "Error: net 't_9da9rq' is assigned from more than one source."}
{"id": 439, "label": "clean", "template_id": "clean_0", "code": "module m_a8h45c(input a_duvrkh, input b_cmlpui, output y_4b3wuw);\n  wire w_k0slqr;\n  assign w_k0slqr = a_x08jni ^ b_lnm508;\n  assign y_7qwbbh = a_x08jni ? w_k0slqr : b_lnm508;\n  assign y_4b3wuw = a_duvrkh & b_cmlpui;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 440, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_3gkiwx(input clk_j7zjm1, input d_lkmi1x, output reg q_3dmlbb);\n  wire w_fhj6io;\n  assign w_fhj6io = a_mgp38i ^ b_jm77s7;\n  assign y_4f5w4a = a_mgp38i ? w_fhj6io : b_jm77s7;\n  always @(posedge clk_j7zjm1) begin\n    q_3dmlbb = d_lkmi1x;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_3dmlbb'."}
{"id": 441, "label": "latch_inference", "template_id": "latch_0", "code": "module m_hw1mim(input en_nstm9j, input d_5ft0sb, output reg q_8jp7fe);\n  wire w_rrqrfh;\n  assign w_rrqrfh = a_ie7lzf ^ b_1g0vqu;\n  assign y_du7a1l = a_ie7lzf ? w_rrqrfh : b_1g0vqu;\n  always @(*) begin\n    if (en_nstm9j) q_8jp7fe = d_5ft0sb;\n  end\nendmodule\n", "log": "Warning: signal 'q_8jp7fe' may not be assigned on all control paths."}
{"id": 442, "label": "comb_loop", "template_id": "loop_1", "code": "module m_pvvsji(output a_yhthfj, output b_nle8aj);\n  wire w_z0i6sy;\n  assign w_z0i6sy = a_1io16b ^ b_slug0u;\n  assign y_lx1vc7 = a_1io16b ? w_z0i6sy : b_slug0u;\n  wire x_6k3yqx;\n  assign x_6k3yqx = a_yhthfj;\n  assign a_yhthfj = b_nle8aj;\n  assign b_nle8aj = x_6k3yqx;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 443, "label": "latch_inference", "template_id": "latch_0", "code": "module m_984ltt(input en_zm7awl, input d_1tsyub, output reg q_dnmb5n);\n  wire w_l59fnw;\n  assign w_l59fnw = a_uuh4q6 ^ b_8jkwfj;\n  assign y_pt3m19 = a_uuh4q6 ? w_l59fnw : b_8jkwfj;\n  always @(*) begin\n    if (en_zm7awl) q_dnmb5n = d_1tsyub;\n  end\nendmodule\n", "log": "Warning: signal 'q_dnmb5n' may not be assigned on all control paths."}
{"id": 444, "label": "unused_signal", "template_id": "unused_1", "code": "module m_wagf5w(input a_yn418q, input b_c3wzoa, output y_v28131);\n  wire w_k84866;\n  assign w_k84866 = a_usvu1i ^ b_y6qt6w;\n  assign y_e6j7j3 = a_usvu1i ? w_k84866 : b_y6qt6w;\n  wire t_4ycrpw;\n  assign t_4ycrpw = a_yn418q | b_c3wzoa;\n  assign y_v28131 = a_yn418q & b_c3wzoa;\nendmodule\n", "log": "Warning: declaration 't_4ycrpw' does not affect outputs."}
{"id": 445, "label": "clean", "template_id": "clean_0", "code": "module m_vdynjn(input a_w78e87, input b_xrp8yv, output y_rry1dz);\n  wire w_d14aew;\n  assign w_d14aew = a_4k56zi ^ b_b64ync;\n  assign y_bwezxl = a_4k56zi ? w_d14aew : b_b64ync;\n  assign y_rry1dz = a_w78e87 & b_xrp8yv;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 446, "label": "clean", "template_id": "clean_0", "code": "module m_g6ilvo(input a_uv09ja, input b_aiu2an, output y_v9t4jk);\n  wire w_p9acdh;\n  assign w_p9acdh = a_aqis1n ^ b_sv0al3;\n  assign y_13hhjo = a_aqis1n ? w_p9acdh : b_sv0al3;\n  assign y_v9t4jk = a_uv09ja & b_aiu2an;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 447, "label": "latch_inference", "template_id": "latch_0", "code": "module m_up248o(input en_ruznnr, input d_kbiba1, output reg q_cqxrhr);\n  wire w_sq0g52;\n  assign w_sq0g52 = a_6rr2bd ^ b_k03rsm;\n  assign y_jx7byl = a_6rr2bd ? w_sq0g52 : b_k03rsm;\n  always @(*) begin\n    if (en_ruznnr) q_cqxrhr = d_kbiba1;\n  end\nendmodule\n", "log": "Warning: signal 'q_cqxrhr' may not be assigned on all control paths."}
{"id": 448, "label": "clean", "template_id": "clean_0", "code": "module m_3az4uu(input a_lak8or, input b_j6l1o5, output y_gabpwa);\n  wire w_47va3x;\n  assign w_47va3x = a_z2os2c ^ b_qr8bk1;\n  assign y_atk450 = a_z2os2c ? w_47va3x : b_qr8bk1;\n  assign y_gabpwa = a_lak8or & b_j6l1o5;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 449, "label": "missing_default", "template_id": "case_0", "code": "module m_iyco2w(input [1:0] sel_5fc0xf, output reg y_ewbsvl);\n  wire w_6146pj;\n  assign w_6146pj = a_yorglf ^ b_yrhhto;\n  assign y_d45r0i = a_yorglf ? w_6146pj : b_yrhhto;\n  always @(*) begin\n    case(sel_5fc0xf)\n      2'b00: y_ewbsvl = 1'b0;\n      2'b01: y_ewbsvl = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 450, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_gl7yl1(input a_qs2om0, b_up5s8k output y_fz4g9m); assign y_fz4g9m = a_qs2om0 & b_up5s8k endmodule", "log": "Error: parse failed near port list."}
{"id": 451, "label": "comb_loop", "template_id": "loop_1", "code": "module m_f66x47(output a_q98glf, output b_1etwl7);\n  wire w_356cjf;\n  assign w_356cjf = a_ozqvnt ^ b_70j52h;\n  assign y_9dv7ey = a_ozqvnt ? w_356cjf : b_70j52h;\n  wire x_gkslyk;\n  assign x_gkslyk = a_q98glf;\n  assign a_q98glf = b_1etwl7;\n  assign b_1etwl7 = x_gkslyk;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 452, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_vame5b(input a_nh9590, b_48rmvk output y_eaxock); assign y_eaxock = a_nh9590 & b_48rmvk endmodule", "log": "Error: parse failed near port list."}
{"id": 453, "label": "clean", "template_id": "clean_0", "code": "module m_ofi6c9(input a_cg2z22, input b_whq5to, output y_0n7z3s);\n  wire w_bz1u48;\n  assign w_bz1u48 = a_qjwciy ^ b_q9cg5o;\n  assign y_i91cl4 = a_qjwciy ? w_bz1u48 : b_q9cg5o;\n  assign y_0n7z3s = a_cg2z22 & b_whq5to;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 454, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_7vv87s(input a_sowx77, input b_p0qlsv, input c_hom9um, output y_8ie8xp);\n  wire w_e8cvri;\n  assign w_e8cvri = a_nvoued ^ b_a5khrw;\n  assign y_7kgh6w = a_nvoued ? w_e8cvri : b_a5khrw;\n  wire t_dm8ebu;\n  assign t_dm8ebu = a_sowx77 & b_p0qlsv;\n  assign t_dm8ebu = c_hom9um;\n  assign y_8ie8xp = t_dm8ebu;\nendmodule\n", "log": "Error: net 't_dm8ebu' is assigned from more than one source."}
{"id": 455, "label": "width_mismatch", "template_id": "width_0", "code": "module m_894745(input [3:0] a_1b7tbl, output [2:0] y_73t65l);\n  wire w_rdjmtc;\n  assign w_rdjmtc = a_8ovxlf ^ b_d4647l;\n  assign y_wv492a = a_8ovxlf ? w_rdjmtc : b_d4647l;\n  assign y_73t65l = a_1b7tbl;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_73t65l'."}
{"id": 456, "label": "latch_inference", "template_id": "latch_1", "code": "module m_jynpw2(input en_occlij, input d_lw35p2, output reg q_3k0je3);\n  wire w_4i1nn2;\n  assign w_4i1nn2 = a_yes7od ^ b_l7mygo;\n  assign y_5it8uj = a_yes7od ? w_4i1nn2 : b_l7mygo;\n  always @(*) begin\n    if (en_occlij) q_3k0je3 = d_lw35p2;\n    // other path leaves q_3k0je3 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_3k0je3' may not be assigned on all control paths."}
{"id": 457, "label": "comb_loop", "template_id": "loop_1", "code": "module m_6fyb80(output a_i6alwm, output b_ayjy7a);\n  wire w_env4lp;\n  assign w_env4lp = a_kbi18e ^ b_upjgf1;\n  assign y_h3qvw8 = a_kbi18e ? w_env4lp : b_upjgf1;\n  wire x_jtqvk7;\n  assign x_jtqvk7 = a_i6alwm;\n  assign a_i6alwm = b_ayjy7a;\n  assign b_ayjy7a = x_jtqvk7;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 458, "label": "latch_inference", "template_id": "latch_1", "code": "module m_76l2vm(input en_8i6ohm, input d_u4l0om, output reg q_9mxdsd);\n  wire w_1amvcq;\n  assign w_1amvcq = a_vzd9sa ^ b_cgc3xw;\n  assign y_yd5crp = a_vzd9sa ? w_1amvcq : b_cgc3xw;\n  always @(*) begin\n    if (en_8i6ohm) q_9mxdsd = d_u4l0om;\n    // other path leaves q_9mxdsd unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_9mxdsd' may not be assigned on all control paths."}
{"id": 459, "label": "unused_signal", "template_id": "unused_0", "code": "module m_7d5tvn(input a_gy62z7, input b_rtzb7k, output y_x6lgs6);\n  wire w_c0giid;\n  assign w_c0giid = a_njh4jo ^ b_58zqoz;\n  assign y_6rtsom = a_njh4jo ? w_c0giid : b_58zqoz;\n  wire t_g1lr9y;\n  assign y_x6lgs6 = a_gy62z7 & b_rtzb7k;\nendmodule\n", "log": "Warning: declaration 't_g1lr9y' does not affect outputs."}
{"id": 460, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_o66lf3(input a_iok0ax, input b_8ffaqh, input c_pyegsi, output y_pub061);\n  wire w_lc8kkp;\n  assign w_lc8kkp = a_76yj2g ^ b_k5it5m;\n  assign y_5ka97w = a_76yj2g ? w_lc8kkp : b_k5it5m;\n  wire t_ovsh3s;\n  assign t_ovsh3s = a_iok0ax & b_8ffaqh;\n  assign t_ovsh3s = c_pyegsi;\n  assign y_pub061 = t_ovsh3s;\nendmodule\n", "log": "Error: net 't_ovsh3s' is assigned from more than one source."}
{"id": 461, "label": "clean", "template_id": "clean_0", "code": "module m_mw0zvh(input a_2cpipw, input b_l6f40s, output y_mmhy7t);\n  wire w_9tnuvn;\n  assign w_9tnuvn = a_j9zi5r ^ b_kugb1a;\n  assign y_vrwlw2 = a_j9zi5r ? w_9tnuvn : b_kugb1a;\n  assign y_mmhy7t = a_2cpipw & b_l6f40s;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 462, "label": "comb_loop", "template_id": "loop_0", "code": "module m_ts9n87(output a_o71dog, output b_335xmr);\n  wire w_7hvcny;\n  assign w_7hvcny = a_upos4f ^ b_rjde6x;\n  assign y_3butb5 = a_upos4f ? w_7hvcny : b_rjde6x;\n  assign a_o71dog = b_335xmr;\n  assign b_335xmr = a_o71dog;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 463, "label": "clean", "template_id": "clean_0", "code": "module m_pc0diw(input a_5cyb8e, input b_cgq7gm, output y_nzaoxx);\n  wire w_gik392;\n  assign w_gik392 = a_41cuw9 ^ b_6uqd4n;\n  assign y_6teftv = a_41cuw9 ? w_gik392 : b_6uqd4n;\n  assign y_nzaoxx = a_5cyb8e & b_cgq7gm;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 464, "label": "comb_loop", "template_id": "loop_0", "code": "module m_jr9rnp(output a_6la7cj, output b_up8do7);\n  wire w_a199he;\n  assign w_a199he = a_e56um5 ^ b_oousjh;\n  assign y_g01yh6 = a_e56um5 ? w_a199he : b_oousjh;\n  assign a_6la7cj = b_up8do7;\n  assign b_up8do7 = a_6la7cj;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 465, "label": "width_mismatch", "template_id": "width_0", "code": "module m_fbj15c(input [15:0] a_o1hzkg, output [0:0] y_fxjm50);\n  wire w_nhjv6m;\n  assign w_nhjv6m = a_qn4dym ^ b_s6l7fk;\n  assign y_zf8ufp = a_qn4dym ? w_nhjv6m : b_s6l7fk;\n  assign y_fxjm50 = a_o1hzkg;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_fxjm50'."}
{"id": 466, "label": "width_mismatch", "template_id": "width_0", "code": "module m_gdfab2(input [7:0] a_kkwa7f, output [2:0] y_57unc8);\n  wire w_rvlth5;\n  assign w_rvlth5 = a_xl25hj ^ b_3jxs2s;\n  assign y_n36d57 = a_xl25hj ? w_rvlth5 : b_3jxs2s;\n  assign y_57unc8 = a_kkwa7f;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_57unc8'."}
{"id": 467, "label": "clean", "template_id": "clean_0", "code": "module m_13l33u(input a_87gdq0, input b_2jwpoo, output y_8rkuzm);\n  wire w_dmczge;\n  assign w_dmczge = a_daencu ^ b_mazxq9;\n  assign y_180tbt = a_daencu ? w_dmczge : b_mazxq9;\n  assign y_8rkuzm = a_87gdq0 & b_2jwpoo;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 468, "label": "clean", "template_id": "clean_0", "code": "module m_88lsq5(input a_g02ty3, input b_g3wb8t, output y_hd3vih);\n  wire w_nu387h;\n  assign w_nu387h = a_woz6iu ^ b_i4f7v6;\n  assign y_af1503 = a_woz6iu ? w_nu387h : b_i4f7v6;\n  assign y_hd3vih = a_g02ty3 & b_g3wb8t;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 469, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_amlsuh(input a_12bp77, b_1zyl6x output y_cy6r6w); assign y_cy6r6w = a_12bp77 & b_1zyl6x endmodule", "log": "Error: parse failed near port list."}
{"id": 470, "label": "comb_loop", "template_id": "loop_0", "code": "module m_nyly0k(output a_d9efub, output b_ojsyk3);\n  wire w_xiv0vr;\n  assign w_xiv0vr = a_dg4xch ^ b_d0066y;\n  assign y_muipgc = a_dg4xch ? w_xiv0vr : b_d0066y;\n  assign a_d9efub = b_ojsyk3;\n  assign b_ojsyk3 = a_d9efub;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 471, "label": "missing_default", "template_id": "case_0", "code": "module m_gazg8f(input [1:0] sel_80lq49, output reg y_pjc08b);\n  wire w_9oemwe;\n  assign w_9oemwe = a_n9hmmf ^ b_07miap;\n  assign y_twwim7 = a_n9hmmf ? w_9oemwe : b_07miap;\n  always @(*) begin\n    case(sel_80lq49)\n      2'b00: y_pjc08b = 1'b0;\n      2'b01: y_pjc08b = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 472, "label": "comb_loop", "template_id": "loop_0", "code": "module m_ym6zls(output a_6toi57, output b_8ql3gb);\n  wire w_h58zsg;\n  assign w_h58zsg = a_ovn9xt ^ b_mpltz7;\n  assign y_fmswxb = a_ovn9xt ? w_h58zsg : b_mpltz7;\n  assign a_6toi57 = b_8ql3gb;\n  assign b_8ql3gb = a_6toi57;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 473, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_pv5jfr(input clk_powcut, input d_j5ro2i, output reg q_kbraez);\n  wire w_f0a43r;\n  assign w_f0a43r = a_hl45cg ^ b_dfzked;\n  assign y_h1s62z = a_hl45cg ? w_f0a43r : b_dfzked;\n  always @(posedge clk_powcut) begin\n    q_kbraez = d_j5ro2i;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_kbraez'."}
{"id": 474, "label": "width_mismatch", "template_id": "width_1", "code": "module m_l7l2yo(input [3:0] a_qm1h97, output [0:0] y_drvze6);\n  wire w_tw83vp;\n  assign w_tw83vp = a_5642u5 ^ b_al0e3u;\n  assign y_db0y25 = a_5642u5 ? w_tw83vp : b_al0e3u;\n  wire p_nmidty;\n  assign p_nmidty = a_qm1h97[0];\n  assign y_drvze6 = {p_nmidty, a_qm1h97[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_drvze6'."}
{"id": 475, "label": "clean", "template_id": "clean_0", "code": "module m_fnvfpj(input a_9rud2w, input b_cszeys, output y_ydvx26);\n  wire w_jhee02;\n  assign w_jhee02 = a_64oxno ^ b_v5cyyc;\n  assign y_cswn43 = a_64oxno ? w_jhee02 : b_v5cyyc;\n  assign y_ydvx26 = a_9rud2w & b_cszeys;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 476, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_n5hpuk(input clk_jx5p98, input d_z8em1w, output reg q_s4sxob);\n  wire w_va5tv3;\n  assign w_va5tv3 = a_33bpan ^ b_d93sgi;\n  assign y_0ulbjg = a_33bpan ? w_va5tv3 : b_d93sgi;\n  always @(posedge clk_jx5p98) begin\n    q_s4sxob = d_z8em1w;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_s4sxob'."}
{"id": 477, "label": "clean", "template_id": "clean_0", "code": "module m_vm8iv0(input a_qxl7lu, input b_6iphzs, output y_bgd11z);\n  wire w_oms3h7;\n  assign w_oms3h7 = a_bs30tp ^ b_c6fz7c;\n  assign y_bqk96q = a_bs30tp ? w_oms3h7 : b_c6fz7c;\n  assign y_bgd11z = a_qxl7lu & b_6iphzs;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 478, "label": "clean", "template_id": "clean_0", "code": "module m_33m4sv(input a_nqolic, input b_449v2b, output y_fzytu2);\n  wire w_r17nzg;\n  assign w_r17nzg = a_cok3x8 ^ b_4tp67s;\n  assign y_rdthbs = a_cok3x8 ? w_r17nzg : b_4tp67s;\n  assign y_fzytu2 = a_nqolic & b_449v2b;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 479, "label": "missing_default", "template_id": "case_0", "code": "module m_svwjy5(input [1:0] sel_i166nj, output reg y_tye3be);\n  wire w_2a5cj5;\n  assign w_2a5cj5 = a_ej7zed ^ b_5a3q01;\n  assign y_ld6sdj = a_ej7zed ? w_2a5cj5 : b_5a3q01;\n  always @(*) begin\n    case(sel_i166nj)\n      2'b00: y_tye3be = 1'b0;\n      2'b01: y_tye3be = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 480, "label": "unused_signal", "template_id": "unused_0", "code": "module m_npzrfb(input a_hmel6o, input b_vws1x8, output y_wou5zt);\n  wire w_y5py60;\n  assign w_y5py60 = a_qv5tw5 ^ b_u5nyvu;\n  assign y_og265y = a_qv5tw5 ? w_y5py60 : b_u5nyvu;\n  wire t_ibedpb;\n  assign y_wou5zt = a_hmel6o & b_vws1x8;\nendmodule\n", "log": "Warning: declaration 't_ibedpb' does not affect outputs."}
{"id": 481, "label": "clean", "template_id": "clean_0", "code": "module m_qwa04b(input a_r680dj, input b_adsfai, output y_gj9d2r);\n  wire w_x6vyou;\n  assign w_x6vyou = a_pl0q9q ^ b_tr47h8;\n  assign y_tcoegn = a_pl0q9q ? w_x6vyou : b_tr47h8;\n  assign y_gj9d2r = a_r680dj & b_adsfai;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 482, "label": "clean", "template_id": "clean_0", "code": "module m_4irs35(input a_e2jbta, input b_4b088d, output y_mzi4wh);\n  wire w_vai7xb;\n  assign w_vai7xb = a_gi92bz ^ b_gm8299;\n  assign y_0s0or4 = a_gi92bz ? w_vai7xb : b_gm8299;\n  assign y_mzi4wh = a_e2jbta & b_4b088d;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 483, "label": "missing_default", "template_id": "case_0", "code": "module m_zsvis5(input [1:0] sel_xvh62d, output reg y_ua2l9i);\n  wire w_wdioac;\n  assign w_wdioac = a_u6llkh ^ b_nmke3k;\n  assign y_7v0fgv = a_u6llkh ? w_wdioac : b_nmke3k;\n  always @(*) begin\n    case(sel_xvh62d)\n      2'b00: y_ua2l9i = 1'b0;\n      2'b01: y_ua2l9i = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 484, "label": "clean", "template_id": "clean_0", "code": "module m_156j0y(input a_co2qay, input b_hmky62, output y_r63k9c);\n  wire w_ma0cjc;\n  assign w_ma0cjc = a_r14cmd ^ b_45hupf;\n  assign y_b0ogl7 = a_r14cmd ? w_ma0cjc : b_45hupf;\n  assign y_r63k9c = a_co2qay & b_hmky62;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 485, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_h49evw(input a_9czd1j, input b_vew0it, input c_yii80r, output y_ewuuze);\n  wire w_pfux5c;\n  assign w_pfux5c = a_u7r71z ^ b_2zzxlu;\n  assign y_1ryg9t = a_u7r71z ? w_pfux5c : b_2zzxlu;\n  wire t_w2l8q6;\n  assign t_w2l8q6 = a_9czd1j & b_vew0it;\n  assign t_w2l8q6 = (c_yii80r) ? a_9czd1j : b_vew0it;\n  assign y_ewuuze = t_w2l8q6;\nendmodule\n", "log": "Error: net 't_w2l8q6' is assigned from more than one source."}
{"id": 486, "label": "missing_default", "template_id": "case_0", "code": "module m_b2owdk(input [1:0] sel_l5xz1i, output reg y_a3ayx0);\n  wire w_f21pdc;\n  assign w_f21pdc = a_r4r0ea ^ b_u4dett;\n  assign y_s35dvd = a_r4r0ea ? w_f21pdc : b_u4dett;\n  always @(*) begin\n    case(sel_l5xz1i)\n      2'b00: y_a3ayx0 = 1'b0;\n      2'b01: y_a3ayx0 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 487, "label": "unused_signal", "template_id": "unused_1", "code": "module m_pu6esq(input a_j6sxpf, input b_rvgptu, output y_mxfe8e);\n  wire w_yvbk0c;\n  assign w_yvbk0c = a_d92d10 ^ b_asn0jy;\n  assign y_1rl5bk = a_d92d10 ? w_yvbk0c : b_asn0jy;\n  wire t_plvvev;\n  assign t_plvvev = a_j6sxpf | b_rvgptu;\n  assign y_mxfe8e = a_j6sxpf & b_rvgptu;\nendmodule\n", "log": "Warning: declaration 't_plvvev' does not affect outputs."}
{"id": 488, "label": "clean", "template_id": "clean_0", "code": "module m_uyj5hs(input a_sq2lew, input b_4fugwm, output y_sj4kfo);\n  wire w_zqring;\n  assign w_zqring = a_y0sims ^ b_qogcvb;\n  assign y_7pdun5 = a_y0sims ? w_zqring : b_qogcvb;\n  assign y_sj4kfo = a_sq2lew & b_4fugwm;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 489, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_ofk468(input a_efrw7r, input b_f4c3pc, input c_u1izc9, output y_4vcu35);\n  wire w_bp2ner;\n  assign w_bp2ner = a_0is6yi ^ b_3njbyr;\n  assign y_9ztpoo = a_0is6yi ? w_bp2ner : b_3njbyr;\n  wire t_ng2qs5;\n  assign t_ng2qs5 = a_efrw7r & b_f4c3pc;\n  assign t_ng2qs5 = c_u1izc9;\n  assign y_4vcu35 = t_ng2qs5;\nendmodule\n", "log": "Error: net 't_ng2qs5' is assigned from more than one source."}
{"id": 490, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_eiat1p(input a_9wre0y, b_gwbl6j output y_w3wdlg); assign y_w3wdlg = a_9wre0y & b_gwbl6j endmodule", "log": "Error: parse failed near port list."}
{"id": 491, "label": "missing_default", "template_id": "case_0", "code": "module m_2aba3i(input [1:0] sel_589s4n, output reg y_5djdgv);\n  wire w_6336vt;\n  assign w_6336vt = a_erjtx1 ^ b_xrrzoa;\n  assign y_8er4st = a_erjtx1 ? w_6336vt : b_xrrzoa;\n  always @(*) begin\n    case(sel_589s4n)\n      2'b00: y_5djdgv = 1'b0;\n      2'b01: y_5djdgv = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 492, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_on3zhu(input a_u6u4wn, input b_1eojgq, input c_1zyny0, output y_m28t50);\n  wire w_loa0v7;\n  assign w_loa0v7 = a_56gfui ^ b_oo7jsq;\n  assign y_ix4hxd = a_56gfui ? w_loa0v7 : b_oo7jsq;\n  wire t_6kazjt;\n  assign t_6kazjt = a_u6u4wn & b_1eojgq;\n  assign t_6kazjt = c_1zyny0;\n  assign y_m28t50 = t_6kazjt;\nendmodule\n", "log": "Error: net 't_6kazjt' is assigned from more than one source."}
{"id": 493, "label": "missing_default", "template_id": "case_0", "code": "module m_u8yibr(input [1:0] sel_od2d9o, output reg y_12a7sj);\n  wire w_wj5e7f;\n  assign w_wj5e7f = a_yha9qq ^ b_i9w5qc;\n  assign y_s33w0d = a_yha9qq ? w_wj5e7f : b_i9w5qc;\n  always @(*) begin\n    case(sel_od2d9o)\n      2'b00: y_12a7sj = 1'b0;\n      2'b01: y_12a7sj = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 494, "label": "missing_default", "template_id": "case_1", "code": "module m_06qy8z(input [1:0] sel_riosiz, output reg y_oi1vhn);\n  wire w_01k8y2;\n  assign w_01k8y2 = a_ftt1yz ^ b_n6qvu0;\n  assign y_q3ins9 = a_ftt1yz ? w_01k8y2 : b_n6qvu0;\n  always @(*) begin\n    case(sel_riosiz)\n      2'b00: y_oi1vhn = 1'b0;\n      2'b01: y_oi1vhn = 1'b1;\n      2'b10: y_oi1vhn = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 495, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_a7nhjt(input a_daopz6, input b_2z0qjv, input c_qkd0pi, output y_0tq4zs);\n  wire w_0mmq71;\n  assign w_0mmq71 = a_o4z250 ^ b_bbh2ay;\n  assign y_tkbyb1 = a_o4z250 ? w_0mmq71 : b_bbh2ay;\n  wire t_fclx60;\n  assign t_fclx60 = a_daopz6 & b_2z0qjv;\n  assign t_fclx60 = c_qkd0pi;\n  assign y_0tq4zs = t_fclx60;\nendmodule\n", "log": "Error: net 't_fclx60' is assigned from more than one source."}
{"id": 496, "label": "clean", "template_id": "clean_0", "code": "module m_wwv1m1(input a_ckxef7, input b_avmlt8, output y_422srw);\n  wire w_w03s98;\n  assign w_w03s98 = a_sqkgtb ^ b_vn0ze7;\n  assign y_yw9fya = a_sqkgtb ? w_w03s98 : b_vn0ze7;\n  assign y_422srw = a_ckxef7 & b_avmlt8;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 497, "label": "unused_signal", "template_id": "unused_1", "code": "module m_tdxay7(input a_dxlu95, input b_k74taz, output y_nlibbe);\n  wire w_mgz3ln;\n  assign w_mgz3ln = a_vll5e7 ^ b_95914x;\n  assign y_wy7uns = a_vll5e7 ? w_mgz3ln : b_95914x;\n  wire t_byhsgp;\n  assign t_byhsgp = a_dxlu95 | b_k74taz;\n  assign y_nlibbe = a_dxlu95 & b_k74taz;\nendmodule\n", "log": "Warning: declaration 't_byhsgp' does not affect outputs."}
{"id": 498, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_9ua6u8(input clk_c2ts0r, input d_qv9cv8, output reg q_jzcunu);\n  wire w_k8pbog;\n  assign w_k8pbog = a_mvu9tn ^ b_730j6n;\n  assign y_9ylhhc = a_mvu9tn ? w_k8pbog : b_730j6n;\n  always @(posedge clk_c2ts0r) begin\n    q_jzcunu = d_qv9cv8;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_jzcunu'."}
{"id": 499, "label": "clean", "template_id": "clean_0", "code": "module m_wglw5n(input a_ayps2w, input b_2in72w, output y_jfsxli);\n  wire w_fhu5ca;\n  assign w_fhu5ca = a_swjjmd ^ b_rfbqmn;\n  assign y_ihfnpb = a_swjjmd ? w_fhu5ca : b_rfbqmn;\n  assign y_jfsxli = a_ayps2w & b_2in72w;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 500, "label": "missing_default", "template_id": "case_1", "code": "module m_szznrw(input [1:0] sel_eqdvjj, output reg y_rlgjog);\n  wire w_pk4pxe;\n  assign w_pk4pxe = a_hnrkwn ^ b_ijtpz2;\n  assign y_bvz0rr = a_hnrkwn ? w_pk4pxe : b_ijtpz2;\n  always @(*) begin\n    case(sel_eqdvjj)\n      2'b00: y_rlgjog = 1'b0;\n      2'b01: y_rlgjog = 1'b1;\n      2'b10: y_rlgjog = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 501, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_fyq4gl(a_7nl04y, b_jkmkaj, y_7mrigz) input a_7nl04y, b_jkmkaj; output y_7mrigz assign y_7mrigz = a_7nl04y | b_jkmkaj; endmodule", "log": "Error: expected ';' before statement."}
{"id": 502, "label": "unused_signal", "template_id": "unused_1", "code": "module m_59vjf4(input a_akmf3q, input b_p4w0ea, output y_m0cl43);\n  wire w_8fkkt7;\n  assign w_8fkkt7 = a_34jry2 ^ b_04o93c;\n  assign y_1zn988 = a_34jry2 ? w_8fkkt7 : b_04o93c;\n  wire t_pko6gf;\n  assign t_pko6gf = a_akmf3q | b_p4w0ea;\n  assign y_m0cl43 = a_akmf3q & b_p4w0ea;\nendmodule\n", "log": "Warning: declaration 't_pko6gf' does not affect outputs."}
{"id": 503, "label": "width_mismatch", "template_id": "width_1", "code": "module m_bh27rh(input [3:0] a_ep4hay, output [1:0] y_ob1m1w);\n  wire w_r56xa4;\n  assign w_r56xa4 = a_jmz0yj ^ b_zeyrhj;\n  assign y_7lo3wz = a_jmz0yj ? w_r56xa4 : b_zeyrhj;\n  wire p_y3q286;\n  assign p_y3q286 = a_ep4hay[0];\n  assign y_ob1m1w = {p_y3q286, a_ep4hay[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_ob1m1w'."}
{"id": 504, "label": "clean", "template_id": "clean_0", "code": "module m_pwa3li(input a_v6tmk9, input b_olu43m, output y_2gc3bd);\n  wire w_bk0556;\n  assign w_bk0556 = a_i30se0 ^ b_d6fm3c;\n  assign y_ricnvk = a_i30se0 ? w_bk0556 : b_d6fm3c;\n  assign y_2gc3bd = a_v6tmk9 & b_olu43m;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 505, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_o2lxt1(a_oac0z4, b_wiu6bh, y_odvk3h) input a_oac0z4, b_wiu6bh; output y_odvk3h assign y_odvk3h = a_oac0z4 | b_wiu6bh; endmodule", "log": "Error: expected ';' before statement."}
{"id": 506, "label": "width_mismatch", "template_id": "width_1", "code": "module m_198knl(input [2:0] a_eef9b9, output [0:0] y_hb7jm0);\n  wire w_85tg22;\n  assign w_85tg22 = a_a9rrp1 ^ b_a7dx8i;\n  assign y_zo9q04 = a_a9rrp1 ? w_85tg22 : b_a7dx8i;\n  wire p_ikrbp2;\n  assign p_ikrbp2 = a_eef9b9[0];\n  assign y_hb7jm0 = {p_ikrbp2, a_eef9b9[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_hb7jm0'."}
{"id": 507, "label": "clean", "template_id": "clean_0", "code": "module m_4bkgww(input a_jr7gsm, input b_t9ylzq, output y_0brft7);\n  wire w_d4lrcx;\n  assign w_d4lrcx = a_6p4dt2 ^ b_0v7qne;\n  assign y_dij5rc = a_6p4dt2 ? w_d4lrcx : b_0v7qne;\n  assign y_0brft7 = a_jr7gsm & b_t9ylzq;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 508, "label": "clean", "template_id": "clean_0", "code": "module m_vqybfu(input a_retocc, input b_639vbg, output y_tje603);\n  wire w_mfeclo;\n  assign w_mfeclo = a_rl16db ^ b_ru9iri;\n  assign y_hxonga = a_rl16db ? w_mfeclo : b_ru9iri;\n  assign y_tje603 = a_retocc & b_639vbg;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 509, "label": "unused_signal", "template_id": "unused_1", "code": "module m_uu2lc8(input a_akbo14, input b_hzg143, output y_rx9dlw);\n  wire w_vj77o4;\n  assign w_vj77o4 = a_zlss7s ^ b_c3nazj;\n  assign y_lm1lie = a_zlss7s ? w_vj77o4 : b_c3nazj;\n  wire t_4ifqqw;\n  assign t_4ifqqw = a_akbo14 | b_hzg143;\n  assign y_rx9dlw = a_akbo14 & b_hzg143;\nendmodule\n", "log": "Warning: declaration 't_4ifqqw' does not affect outputs."}
{"id": 510, "label": "unused_signal", "template_id": "unused_1", "code": "module m_btcddt(input a_rwzweq, input b_iedai1, output y_7uaxn1);\n  wire w_molucf;\n  assign w_molucf = a_6lw1dp ^ b_nd4swg;\n  assign y_6qyj94 = a_6lw1dp ? w_molucf : b_nd4swg;\n  wire t_gpjzdu;\n  assign t_gpjzdu = a_rwzweq | b_iedai1;\n  assign y_7uaxn1 = a_rwzweq & b_iedai1;\nendmodule\n", "log": "Warning: declaration 't_gpjzdu' does not affect outputs."}
{"id": 511, "label": "clean", "template_id": "clean_0", "code": "module m_uohs2x(input a_h1qnyy, input b_vwihn3, output y_s37cbh);\n  wire w_acbt05;\n  assign w_acbt05 = a_3pempx ^ b_5le30j;\n  assign y_vog068 = a_3pempx ? w_acbt05 : b_5le30j;\n  assign y_s37cbh = a_h1qnyy & b_vwihn3;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 512, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_jhr8uf(a_v19iq4, b_g6x3y0, y_jljz2d) input a_v19iq4, b_g6x3y0; output y_jljz2d assign y_jljz2d = a_v19iq4 | b_g6x3y0; endmodule", "log": "Error: expected ';' before statement."}
{"id": 513, "label": "clean", "template_id": "clean_0", "code": "module m_9qav1x(input a_msg6wq, input b_4w6bur, output y_efhjfc);\n  wire w_yu51w9;\n  assign w_yu51w9 = a_6l3adz ^ b_4npk38;\n  assign y_bqfzpb = a_6l3adz ? w_yu51w9 : b_4npk38;\n  assign y_efhjfc = a_msg6wq & b_4w6bur;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 514, "label": "unused_signal", "template_id": "unused_0", "code": "module m_0xyskx(input a_qi8m9t, input b_e48232, output y_m3nwt2);\n  wire w_oxnpj0;\n  assign w_oxnpj0 = a_ormuvn ^ b_8en35e;\n  assign y_72qyz6 = a_ormuvn ? w_oxnpj0 : b_8en35e;\n  wire t_dxlqee;\n  assign y_m3nwt2 = a_qi8m9t & b_e48232;\nendmodule\n", "log": "Warning: declaration 't_dxlqee' does not affect outputs."}
{"id": 515, "label": "width_mismatch", "template_id": "width_0", "code": "module m_jh6ln6(input [2:0] a_haj5ri, output [1:0] y_grfvm7);\n  wire w_j3pw71;\n  assign w_j3pw71 = a_9duwjw ^ b_hrp76f;\n  assign y_guo140 = a_9duwjw ? w_j3pw71 : b_hrp76f;\n  assign y_grfvm7 = a_haj5ri;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_grfvm7'."}
{"id": 516, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_ka3xt3(input a_7x27mk, input b_ctrt60, input c_32xedr, output y_7i8yrt);\n  wire w_96crb6;\n  assign w_96crb6 = a_b0mtg5 ^ b_r3iqqe;\n  assign y_xmtm6r = a_b0mtg5 ? w_96crb6 : b_r3iqqe;\n  wire t_l9l6kt;\n  assign t_l9l6kt = a_7x27mk & b_ctrt60;\n  assign t_l9l6kt = (c_32xedr) ? a_7x27mk : b_ctrt60;\n  assign y_7i8yrt = t_l9l6kt;\nendmodule\n", "log": "Error: net 't_l9l6kt' is assigned from more than one source."}
{"id": 517, "label": "clean", "template_id": "clean_0", "code": "module m_kb56go(input a_ua8df5, input b_stohuf, output y_amxo2m);\n  wire w_nulrf3;\n  assign w_nulrf3 = a_u8bvuu ^ b_8hjpqw;\n  assign y_9moktp = a_u8bvuu ? w_nulrf3 : b_8hjpqw;\n  assign y_amxo2m = a_ua8df5 & b_stohuf;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 518, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_fe3hfb(input clk_j2grys, input d_s864gg, output reg q_gl770l);\n  wire w_km1rfi;\n  assign w_km1rfi = a_qoba2k ^ b_5dqotm;\n  assign y_k7ignz = a_qoba2k ? w_km1rfi : b_5dqotm;\n  always @(posedge clk_j2grys) begin\n    q_gl770l = d_s864gg;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_gl770l'."}
{"id": 519, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_f5lvhu(input a_tqsddp, input b_v04ims, input c_x0ysa9, output y_j46phq);\n  wire w_uttrn7;\n  assign w_uttrn7 = a_xg15v2 ^ b_ol3dyl;\n  assign y_9tuqhr = a_xg15v2 ? w_uttrn7 : b_ol3dyl;\n  wire t_sp6ejo;\n  assign t_sp6ejo = a_tqsddp & b_v04ims;\n  assign t_sp6ejo = c_x0ysa9;\n  assign y_j46phq = t_sp6ejo;\nendmodule\n", "log": "Error: net 't_sp6ejo' is assigned from more than one source."}
{"id": 520, "label": "unused_signal", "template_id": "unused_1", "code": "module m_j2i9tv(input a_2jzo8c, input b_x4n85v, output y_j0xlde);\n  wire w_ly9k7f;\n  assign w_ly9k7f = a_qjwgys ^ b_mk9oa3;\n  assign y_p56xuq = a_qjwgys ? w_ly9k7f : b_mk9oa3;\n  wire t_wxy77c;\n  assign t_wxy77c = a_2jzo8c | b_x4n85v;\n  assign y_j0xlde = a_2jzo8c & b_x4n85v;\nendmodule\n", "log": "Warning: declaration 't_wxy77c' does not affect outputs."}
{"id": 521, "label": "width_mismatch", "template_id": "width_1", "code": "module m_6s9xgx(input [2:0] a_uj33u6, output [1:0] y_0afy5c);\n  wire w_0wybx8;\n  assign w_0wybx8 = a_jpafe5 ^ b_tfojat;\n  assign y_vgxdcn = a_jpafe5 ? w_0wybx8 : b_tfojat;\n  wire p_up80u1;\n  assign p_up80u1 = a_uj33u6[0];\n  assign y_0afy5c = {p_up80u1, a_uj33u6[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_0afy5c'."}
{"id": 522, "label": "missing_default", "template_id": "case_1", "code": "module m_c4zjwo(input [1:0] sel_m19ovj, output reg y_yhcp07);\n  wire w_bpeimw;\n  assign w_bpeimw = a_5d9o4o ^ b_nn2get;\n  assign y_qps7rj = a_5d9o4o ? w_bpeimw : b_nn2get;\n  always @(*) begin\n    case(sel_m19ovj)\n      2'b00: y_yhcp07 = 1'b0;\n      2'b01: y_yhcp07 = 1'b1;\n      2'b10: y_yhcp07 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 523, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_kd2h0d(input a_yn0o2m, input b_ufmrg4, input c_ucorsy, output y_rq9a7a);\n  wire w_02mgpp;\n  assign w_02mgpp = a_7nmm9s ^ b_zgan5z;\n  assign y_39tevd = a_7nmm9s ? w_02mgpp : b_zgan5z;\n  wire t_uttnyp;\n  assign t_uttnyp = a_yn0o2m & b_ufmrg4;\n  assign t_uttnyp = c_ucorsy;\n  assign y_rq9a7a = t_uttnyp;\nendmodule\n", "log": "Error: net 't_uttnyp' is assigned from more than one source."}
{"id": 524, "label": "unused_signal", "template_id": "unused_0", "code": "module m_2ytwt4(input a_q47ijg, input b_di3dsn, output y_r9ap0q);\n  wire w_9bpfjp;\n  assign w_9bpfjp = a_dsnips ^ b_7e91h9;\n  assign y_jxdvkk = a_dsnips ? w_9bpfjp : b_7e91h9;\n  wire t_p2om2g;\n  assign y_r9ap0q = a_q47ijg & b_di3dsn;\nendmodule\n", "log": "Warning: declaration 't_p2om2g' does not affect outputs."}
{"id": 525, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_djkf7a(input clk_0qri5k, input d_g49cht, output reg q_i4coo0);\n  wire w_28tjmm;\n  assign w_28tjmm = a_ffq7wn ^ b_nk5gmc;\n  assign y_mgbmxi = a_ffq7wn ? w_28tjmm : b_nk5gmc;\n  always @(posedge clk_0qri5k) begin\n    q_i4coo0 = d_g49cht;\n    q_i4coo0 = q_i4coo0;\n    // extra ops using tmp_eu6ppi\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_i4coo0'."}
{"id": 526, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_lfm8f8(input a_pqe72c, b_bwtso2 output y_ck2b5j); assign y_ck2b5j = a_pqe72c & b_bwtso2 endmodule", "log": "Error: parse failed near port list."}
{"id": 527, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_er1nvz(a_fbviof, b_vnio5f, y_lor1h3) input a_fbviof, b_vnio5f; output y_lor1h3 assign y_lor1h3 = a_fbviof | b_vnio5f; endmodule", "log": "Error: expected ';' before statement."}
{"id": 528, "label": "clean", "template_id": "clean_0", "code": "module m_mzurp4(input a_152wo2, input b_bi2eaq, output y_ydnho3);\n  wire w_hfmkpu;\n  assign w_hfmkpu = a_tjbisf ^ b_q0zpvr;\n  assign y_c0geex = a_tjbisf ? w_hfmkpu : b_q0zpvr;\n  assign y_ydnho3 = a_152wo2 & b_bi2eaq;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 529, "label": "clean", "template_id": "clean_0", "code": "module m_arulm5(input a_cp4t4y, input b_v41bl9, output y_s25ofj);\n  wire w_o456c8;\n  assign w_o456c8 = a_zzcwc7 ^ b_kca7rv;\n  assign y_zjv0nl = a_zzcwc7 ? w_o456c8 : b_kca7rv;\n  assign y_s25ofj = a_cp4t4y & b_v41bl9;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 530, "label": "latch_inference", "template_id": "latch_0", "code": "module m_3427x7(input en_1wfvij, input d_kjce45, output reg q_1nnrln);\n  wire w_5zrihg;\n  assign w_5zrihg = a_u05232 ^ b_2pupgd;\n  assign y_uv3z46 = a_u05232 ? w_5zrihg : b_2pupgd;\n  always @(*) begin\n    if (en_1wfvij) q_1nnrln = d_kjce45;\n  end\nendmodule\n", "log": "Warning: signal 'q_1nnrln' may not be assigned on all control paths."}
{"id": 531, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_0xc3qf(input a_kuyl79, input b_bflag0, input c_o4atox, output y_xs0awo);\n  wire w_zrsvc7;\n  assign w_zrsvc7 = a_wgoug2 ^ b_2ew1uh;\n  assign y_8mu7lk = a_wgoug2 ? w_zrsvc7 : b_2ew1uh;\n  wire t_woxg94;\n  assign t_woxg94 = a_kuyl79 & b_bflag0;\n  assign t_woxg94 = (c_o4atox) ? a_kuyl79 : b_bflag0;\n  assign y_xs0awo = t_woxg94;\nendmodule\n", "log": "Error: net 't_woxg94' is assigned from more than one source."}
{"id": 532, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_ixkt99(input a_9472kk, input b_r5dsla, input c_btpj6m, output y_8hk5c0);\n  wire w_y9s0i8;\n  assign w_y9s0i8 = a_iqf9cb ^ b_xahrtb;\n  assign y_pdzt82 = a_iqf9cb ? w_y9s0i8 : b_xahrtb;\n  wire t_brr9sk;\n  assign t_brr9sk = a_9472kk & b_r5dsla;\n  assign t_brr9sk = c_btpj6m;\n  assign y_8hk5c0 = t_brr9sk;\nendmodule\n", "log": "Error: net 't_brr9sk' is assigned from more than one source."}
{"id": 533, "label": "clean", "template_id": "clean_0", "code": "module m_8fd2do(input a_4gb40l, input b_4kcna1, output y_yu3hkt);\n  wire w_33cna6;\n  assign w_33cna6 = a_cn7t4e ^ b_yx1jg6;\n  assign y_tc73e9 = a_cn7t4e ? w_33cna6 : b_yx1jg6;\n  assign y_yu3hkt = a_4gb40l & b_4kcna1;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 534, "label": "width_mismatch", "template_id": "width_1", "code": "module m_21czif(input [4:0] a_uczfs5, output [3:0] y_qx95xb);\n  wire w_q4haqa;\n  assign w_q4haqa = a_84kyc6 ^ b_4pm8ev;\n  assign y_v1kprh = a_84kyc6 ? w_q4haqa : b_4pm8ev;\n  wire p_w4vk7j;\n  assign p_w4vk7j = a_uczfs5[0];\n  assign y_qx95xb = {p_w4vk7j, a_uczfs5[2:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_qx95xb'."}
{"id": 535, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_b1qn8c(a_7mgmmf, b_dk97rc, y_t0d5uo) input a_7mgmmf, b_dk97rc; output y_t0d5uo assign y_t0d5uo = a_7mgmmf | b_dk97rc; endmodule", "log": "Error: expected ';' before statement."}
{"id": 536, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_2ycl2c(input a_3vpdfg, b_pt15nk output y_5askzy); assign y_5askzy = a_3vpdfg & b_pt15nk endmodule", "log": "Error: parse failed near port list."}
{"id": 537, "label": "comb_loop", "template_id": "loop_1", "code": "module m_xpy5p9(output a_821rp9, output b_4a1n4k);\n  wire w_blmxlg;\n  assign w_blmxlg = a_03t3sr ^ b_0xhios;\n  assign y_o7xhky = a_03t3sr ? w_blmxlg : b_0xhios;\n  wire x_wzabo1;\n  assign x_wzabo1 = a_821rp9;\n  assign a_821rp9 = b_4a1n4k;\n  assign b_4a1n4k = x_wzabo1;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 538, "label": "missing_default", "template_id": "case_0", "code": "module m_m2gnyj(input [1:0] sel_nmw8k8, output reg y_grstvy);\n  wire w_9e5t7n;\n  assign w_9e5t7n = a_tveuug ^ b_jhnivc;\n  assign y_yocgvq = a_tveuug ? w_9e5t7n : b_jhnivc;\n  always @(*) begin\n    case(sel_nmw8k8)\n      2'b00: y_grstvy = 1'b0;\n      2'b01: y_grstvy = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 539, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_w6j3k7(input a_sij9b4, b_9bcqwk output y_0tpbn6); assign y_0tpbn6 = a_sij9b4 & b_9bcqwk endmodule", "log": "Error: parse failed near port list."}
{"id": 540, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_2w1u6r(input clk_xmg59g, input d_p1gaok, output reg q_d0hse3);\n  wire w_ih8nbt;\n  assign w_ih8nbt = a_9svfvy ^ b_gk2973;\n  assign y_dajypt = a_9svfvy ? w_ih8nbt : b_gk2973;\n  always @(posedge clk_xmg59g) begin\n    q_d0hse3 = d_p1gaok;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_d0hse3'."}
{"id": 541, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_d55cm0(input a_73mq5i, input b_rnbtuh, input c_6mh27f, output y_2n154c);\n  wire w_43cl4l;\n  assign w_43cl4l = a_svs1yv ^ b_oeuri3;\n  assign y_skurbm = a_svs1yv ? w_43cl4l : b_oeuri3;\n  wire t_bbf36v;\n  assign t_bbf36v = a_73mq5i & b_rnbtuh;\n  assign t_bbf36v = c_6mh27f;\n  assign y_2n154c = t_bbf36v;\nendmodule\n", "log": "Error: net 't_bbf36v' is assigned from more than one source."}
{"id": 542, "label": "missing_default", "template_id": "case_0", "code": "module m_qx6wxm(input [1:0] sel_eh3yfk, output reg y_bbz7h6);\n  wire w_5ekof5;\n  assign w_5ekof5 = a_ks89lq ^ b_fpxxtb;\n  assign y_0vn91f = a_ks89lq ? w_5ekof5 : b_fpxxtb;\n  always @(*) begin\n    case(sel_eh3yfk)\n      2'b00: y_bbz7h6 = 1'b0;\n      2'b01: y_bbz7h6 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 543, "label": "unused_signal", "template_id": "unused_0", "code": "module m_p0k7cn(input a_cbfm26, input b_u3i80n, output y_sc0lpf);\n  wire w_nkrf3c;\n  assign w_nkrf3c = a_nv9azo ^ b_sq06bf;\n  assign y_ccgszk = a_nv9azo ? w_nkrf3c : b_sq06bf;\n  wire t_o0osac;\n  assign y_sc0lpf = a_cbfm26 & b_u3i80n;\nendmodule\n", "log": "Warning: declaration 't_o0osac' does not affect outputs."}
{"id": 544, "label": "latch_inference", "template_id": "latch_1", "code": "module m_fdpm15(input en_63micm, input d_6h2v2y, output reg q_ixitq4);\n  wire w_dxl636;\n  assign w_dxl636 = a_2kc54i ^ b_tyvqml;\n  assign y_08ixug = a_2kc54i ? w_dxl636 : b_tyvqml;\n  always @(*) begin\n    if (en_63micm) q_ixitq4 = d_6h2v2y;\n    // other path leaves q_ixitq4 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_ixitq4' may not be assigned on all control paths."}
{"id": 545, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_qiibc4(input a_xgm50q, b_u01lrc output y_1er1kh); assign y_1er1kh = a_xgm50q & b_u01lrc endmodule", "log": "Error: parse failed near port list."}
{"id": 546, "label": "clean", "template_id": "clean_0", "code": "module m_wihaxq(input a_6a3o5o, input b_q30v7n, output y_ijnm00);\n  wire w_obfgby;\n  assign w_obfgby = a_lv26xd ^ b_lmyrgj;\n  assign y_cf4c9m = a_lv26xd ? w_obfgby : b_lmyrgj;\n  assign y_ijnm00 = a_6a3o5o & b_q30v7n;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 547, "label": "width_mismatch", "template_id": "width_0", "code": "module m_vaeg3g(input [3:0] a_x1rxse, output [1:0] y_lu3gt2);\n  wire w_tu1f0l;\n  assign w_tu1f0l = a_arm9n8 ^ b_ltz9ow;\n  assign y_jxkcnu = a_arm9n8 ? w_tu1f0l : b_ltz9ow;\n  assign y_lu3gt2 = a_x1rxse;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_lu3gt2'."}
{"id": 548, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_dojjif(input clk_qqhax1, input d_f8jo0p, output reg q_xrh8so);\n  wire w_4hwwn5;\n  assign w_4hwwn5 = a_v1fdkn ^ b_ypg1mj;\n  assign y_n6jj03 = a_v1fdkn ? w_4hwwn5 : b_ypg1mj;\n  always @(posedge clk_qqhax1) begin\n    q_xrh8so = d_f8jo0p;\n    q_xrh8so = q_xrh8so;\n    // extra ops using tmp_l6cnun\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_xrh8so'."}
{"id": 549, "label": "clean", "template_id": "clean_0", "code": "module m_tuin1r(input a_6ij03y, input b_njnwx0, output y_oegc2e);\n  wire w_qtagks;\n  assign w_qtagks = a_ashqsz ^ b_6sz2bu;\n  assign y_l5x4dz = a_ashqsz ? w_qtagks : b_6sz2bu;\n  assign y_oegc2e = a_6ij03y & b_njnwx0;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 550, "label": "clean", "template_id": "clean_0", "code": "module m_s4zu0t(input a_ceqiai, input b_zwtq9g, output y_jtklao);\n  wire w_o835lk;\n  assign w_o835lk = a_gq3qtn ^ b_jkgj97;\n  assign y_kthdrt = a_gq3qtn ? w_o835lk : b_jkgj97;\n  assign y_jtklao = a_ceqiai & b_zwtq9g;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 551, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_ji3f7r(a_35dly3, b_aabyfl, y_49h7yz) input a_35dly3, b_aabyfl; output y_49h7yz assign y_49h7yz = a_35dly3 | b_aabyfl; endmodule", "log": "Error: expected ';' before statement."}
{"id": 552, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_38vaqw(input clk_9z78w7, input d_wpfbjr, output reg q_mvmpbm);\n  wire w_1m3uvr;\n  assign w_1m3uvr = a_uuz7py ^ b_x1n1wu;\n  assign y_8oxm5w = a_uuz7py ? w_1m3uvr : b_x1n1wu;\n  always @(posedge clk_9z78w7) begin\n    q_mvmpbm = d_wpfbjr;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_mvmpbm'."}
{"id": 553, "label": "clean", "template_id": "clean_0", "code": "module m_gsqfk5(input a_s3p789, input b_4ghjpn, output y_mc83yg);\n  wire w_frph07;\n  assign w_frph07 = a_9as6ko ^ b_vg3o5f;\n  assign y_inpdsm = a_9as6ko ? w_frph07 : b_vg3o5f;\n  assign y_mc83yg = a_s3p789 & b_4ghjpn;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 554, "label": "comb_loop", "template_id": "loop_1", "code": "module m_44uzag(output a_c2rk83, output b_o0n0nh);\n  wire w_4zszr9;\n  assign w_4zszr9 = a_c8c1b0 ^ b_pa6a1b;\n  assign y_18mcvy = a_c8c1b0 ? w_4zszr9 : b_pa6a1b;\n  wire x_bilnvb;\n  assign x_bilnvb = a_c2rk83;\n  assign a_c2rk83 = b_o0n0nh;\n  assign b_o0n0nh = x_bilnvb;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 555, "label": "clean", "template_id": "clean_0", "code": "module m_uwej9s(input a_d6vmwk, input b_u5r4t6, output y_gria3w);\n  wire w_c0skea;\n  assign w_c0skea = a_mx07x6 ^ b_rfegix;\n  assign y_rmuiih = a_mx07x6 ? w_c0skea : b_rfegix;\n  assign y_gria3w = a_d6vmwk & b_u5r4t6;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 556, "label": "comb_loop", "template_id": "loop_1", "code": "module m_im7n7x(output a_keylwa, output b_pdqxjf);\n  wire w_bit79a;\n  assign w_bit79a = a_jknuxm ^ b_ysaf06;\n  assign y_t9i7to = a_jknuxm ? w_bit79a : b_ysaf06;\n  wire x_dyk6hh;\n  assign x_dyk6hh = a_keylwa;\n  assign a_keylwa = b_pdqxjf;\n  assign b_pdqxjf = x_dyk6hh;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 557, "label": "clean", "template_id": "clean_0", "code": "module m_ef3pxo(input a_9jj67g, input b_bxb5hr, output y_zkpfry);\n  wire w_owm0vo;\n  assign w_owm0vo = a_ttcv2v ^ b_o1ps1d;\n  assign y_llsslm = a_ttcv2v ? w_owm0vo : b_o1ps1d;\n  assign y_zkpfry = a_9jj67g & b_bxb5hr;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 558, "label": "missing_default", "template_id": "case_1", "code": "module m_lvingo(input [1:0] sel_2us2xx, output reg y_908dx5);\n  wire w_c47z0u;\n  assign w_c47z0u = a_5wot6e ^ b_ad7g7r;\n  assign y_v111kj = a_5wot6e ? w_c47z0u : b_ad7g7r;\n  always @(*) begin\n    case(sel_2us2xx)\n      2'b00: y_908dx5 = 1'b0;\n      2'b01: y_908dx5 = 1'b1;\n      2'b10: y_908dx5 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 559, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_uyzi88(input clk_4bj2dh, input d_f0ld6o, output reg q_j9ytq5);\n  wire w_w4njn1;\n  assign w_w4njn1 = a_iea6cx ^ b_kdfeha;\n  assign y_qn0jgn = a_iea6cx ? w_w4njn1 : b_kdfeha;\n  always @(posedge clk_4bj2dh) begin\n    q_j9ytq5 = d_f0ld6o;\n    q_j9ytq5 = q_j9ytq5;\n    // extra ops using tmp_wjicbn\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_j9ytq5'."}
{"id": 560, "label": "width_mismatch", "template_id": "width_1", "code": "module m_xncc4p(input [7:0] a_eq9j36, output [0:0] y_jps5op);\n  wire w_4svp88;\n  assign w_4svp88 = a_py0xp9 ^ b_o0a4wc;\n  assign y_1nyq63 = a_py0xp9 ? w_4svp88 : b_o0a4wc;\n  wire p_urp9g7;\n  assign p_urp9g7 = a_eq9j36[0];\n  assign y_jps5op = {p_urp9g7, a_eq9j36[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_jps5op'."}
{"id": 561, "label": "comb_loop", "template_id": "loop_0", "code": "module m_bmhgrl(output a_ubuk3p, output b_hyxd3p);\n  wire w_m8o0z6;\n  assign w_m8o0z6 = a_6xsx7q ^ b_chsvky;\n  assign y_t85wip = a_6xsx7q ? w_m8o0z6 : b_chsvky;\n  assign a_ubuk3p = b_hyxd3p;\n  assign b_hyxd3p = a_ubuk3p;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 562, "label": "comb_loop", "template_id": "loop_0", "code": "module m_ka4tci(output a_ypqm7v, output b_56m3tj);\n  wire w_jao0lr;\n  assign w_jao0lr = a_zm0ltx ^ b_8vsv3f;\n  assign y_onzb1o = a_zm0ltx ? w_jao0lr : b_8vsv3f;\n  assign a_ypqm7v = b_56m3tj;\n  assign b_56m3tj = a_ypqm7v;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 563, "label": "clean", "template_id": "clean_0", "code": "module m_lr5eo8(input a_6oi5ey, input b_yvb01a, output y_edv53k);\n  wire w_48fnog;\n  assign w_48fnog = a_uv5y7g ^ b_d64wum;\n  assign y_bavoxi = a_uv5y7g ? w_48fnog : b_d64wum;\n  assign y_edv53k = a_6oi5ey & b_yvb01a;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 564, "label": "latch_inference", "template_id": "latch_1", "code": "module m_k14e3v(input en_7f7kj9, input d_17hl6o, output reg q_u646ac);\n  wire w_qd34ps;\n  assign w_qd34ps = a_nc7qyb ^ b_csbw2u;\n  assign y_6ywadl = a_nc7qyb ? w_qd34ps : b_csbw2u;\n  always @(*) begin\n    if (en_7f7kj9) q_u646ac = d_17hl6o;\n    // other path leaves q_u646ac unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_u646ac' may not be assigned on all control paths."}
{"id": 565, "label": "comb_loop", "template_id": "loop_1", "code": "module m_apvm0k(output a_tzvici, output b_6fghdo);\n  wire w_1f7nph;\n  assign w_1f7nph = a_7fqmxn ^ b_jtzu78;\n  assign y_60ccdw = a_7fqmxn ? w_1f7nph : b_jtzu78;\n  wire x_kbqdfa;\n  assign x_kbqdfa = a_tzvici;\n  assign a_tzvici = b_6fghdo;\n  assign b_6fghdo = x_kbqdfa;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 566, "label": "clean", "template_id": "clean_0", "code": "module m_0fpxuk(input a_md2cyt, input b_k67x8q, output y_kht9pr);\n  wire w_9x54np;\n  assign w_9x54np = a_2kf2md ^ b_zgohqv;\n  assign y_2mmowz = a_2kf2md ? w_9x54np : b_zgohqv;\n  assign y_kht9pr = a_md2cyt & b_k67x8q;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 567, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_e3embb(input a_ykr8me, input b_uzrmdi, input c_ptuxeu, output y_mncelo);\n  wire w_7ghkwt;\n  assign w_7ghkwt = a_b6huuj ^ b_xyqt43;\n  assign y_ph5mpc = a_b6huuj ? w_7ghkwt : b_xyqt43;\n  wire t_jqsmn6;\n  assign t_jqsmn6 = a_ykr8me & b_uzrmdi;\n  assign t_jqsmn6 = c_ptuxeu;\n  assign y_mncelo = t_jqsmn6;\nendmodule\n", "log": "Error: net 't_jqsmn6' is assigned from more than one source."}
{"id": 568, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_5f662m(a_1udwab, b_9j1m5m, y_lyqxiz) input a_1udwab, b_9j1m5m; output y_lyqxiz assign y_lyqxiz = a_1udwab | b_9j1m5m; endmodule", "log": "Error: expected ';' before statement."}
{"id": 569, "label": "unused_signal", "template_id": "unused_1", "code": "module m_xia94t(input a_3agj1y, input b_80a80n, output y_2nab7g);\n  wire w_tmstx6;\n  assign w_tmstx6 = a_p2h9re ^ b_6uagmb;\n  assign y_5teza5 = a_p2h9re ? w_tmstx6 : b_6uagmb;\n  wire t_mqc9ai;\n  assign t_mqc9ai = a_3agj1y | b_80a80n;\n  assign y_2nab7g = a_3agj1y & b_80a80n;\nendmodule\n", "log": "Warning: declaration 't_mqc9ai' does not affect outputs."}
{"id": 570, "label": "clean", "template_id": "clean_0", "code": "module m_i3xb14(input a_d4gc09, input b_zmklwm, output y_yy4y4w);\n  wire w_qnvg49;\n  assign w_qnvg49 = a_gud94l ^ b_jg7dio;\n  assign y_hzmugr = a_gud94l ? w_qnvg49 : b_jg7dio;\n  assign y_yy4y4w = a_d4gc09 & b_zmklwm;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 571, "label": "unused_signal", "template_id": "unused_0", "code": "module m_mag6nh(input a_qxiwnd, input b_slpo2n, output y_uq5jap);\n  wire w_5ms8c3;\n  assign w_5ms8c3 = a_a08ykf ^ b_sn599g;\n  assign y_z9uws0 = a_a08ykf ? w_5ms8c3 : b_sn599g;\n  wire t_fbw8nb;\n  assign y_uq5jap = a_qxiwnd & b_slpo2n;\nendmodule\n", "log": "Warning: declaration 't_fbw8nb' does not affect outputs."}
{"id": 572, "label": "width_mismatch", "template_id": "width_0", "code": "module m_x20ooy(input [4:0] a_bfxyqr, output [1:0] y_ivnivv);\n  wire w_ha0s7n;\n  assign w_ha0s7n = a_fmk0cl ^ b_n2i28i;\n  assign y_n06npe = a_fmk0cl ? w_ha0s7n : b_n2i28i;\n  assign y_ivnivv = a_bfxyqr;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_ivnivv'."}
{"id": 573, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_7bnvrg(input clk_ak4aed, input d_zwy6rm, output reg q_4r25ae);\n  wire w_0busic;\n  assign w_0busic = a_ta68jb ^ b_rieirv;\n  assign y_3hf36p = a_ta68jb ? w_0busic : b_rieirv;\n  always @(posedge clk_ak4aed) begin\n    q_4r25ae = d_zwy6rm;\n    q_4r25ae = q_4r25ae;\n    // extra ops using tmp_la74kd\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_4r25ae'."}
{"id": 574, "label": "clean", "template_id": "clean_0", "code": "module m_9zmamf(input a_mwdzjv, input b_jit8c0, output y_4rthnm);\n  wire w_89bgou;\n  assign w_89bgou = a_jdotje ^ b_g5bkw6;\n  assign y_n69mpb = a_jdotje ? w_89bgou : b_g5bkw6;\n  assign y_4rthnm = a_mwdzjv & b_jit8c0;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 575, "label": "comb_loop", "template_id": "loop_1", "code": "module m_m5heo9(output a_eblxxc, output b_cpcqmu);\n  wire w_0heq5w;\n  assign w_0heq5w = a_bfhu6u ^ b_zqi1o3;\n  assign y_fa2e1h = a_bfhu6u ? w_0heq5w : b_zqi1o3;\n  wire x_i8trr7;\n  assign x_i8trr7 = a_eblxxc;\n  assign a_eblxxc = b_cpcqmu;\n  assign b_cpcqmu = x_i8trr7;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 576, "label": "unused_signal", "template_id": "unused_0", "code": "module m_8cl59r(input a_mwikfg, input b_0hhh3a, output y_a2wioi);\n  wire w_owip03;\n  assign w_owip03 = a_k8ux7z ^ b_h8vyap;\n  assign y_zlojsf = a_k8ux7z ? w_owip03 : b_h8vyap;\n  wire t_ee45ui;\n  assign y_a2wioi = a_mwikfg & b_0hhh3a;\nendmodule\n", "log": "Warning: declaration 't_ee45ui' does not affect outputs."}
{"id": 577, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_z4bawg(input a_lm3huf, input b_ic3xww, input c_gmjf53, output y_3pl24a);\n  wire w_9wbjbm;\n  assign w_9wbjbm = a_lnou5x ^ b_93xb7l;\n  assign y_dxb0le = a_lnou5x ? w_9wbjbm : b_93xb7l;\n  wire t_90x38r;\n  assign t_90x38r = a_lm3huf & b_ic3xww;\n  assign t_90x38r = (c_gmjf53) ? a_lm3huf : b_ic3xww;\n  assign y_3pl24a = t_90x38r;\nendmodule\n", "log": "Error: net 't_90x38r' is assigned from more than one source."}
{"id": 578, "label": "unused_signal", "template_id": "unused_1", "code": "module m_tik864(input a_b3sgx8, input b_kapa1l, output y_fgwiq4);\n  wire w_hgc67i;\n  assign w_hgc67i = a_fbfuh7 ^ b_040j5f;\n  assign y_r60b5n = a_fbfuh7 ? w_hgc67i : b_040j5f;\n  wire t_eu8p10;\n  assign t_eu8p10 = a_b3sgx8 | b_kapa1l;\n  assign y_fgwiq4 = a_b3sgx8 & b_kapa1l;\nendmodule\n", "log": "Warning: declaration 't_eu8p10' does not affect outputs."}
{"id": 579, "label": "latch_inference", "template_id": "latch_0", "code": "module m_hgknlv(input en_npic39, input d_8le03r, output reg q_odvusj);\n  wire w_zvavgg;\n  assign w_zvavgg = a_abvw49 ^ b_j8j63z;\n  assign y_sgypi3 = a_abvw49 ? w_zvavgg : b_j8j63z;\n  always @(*) begin\n    if (en_npic39) q_odvusj = d_8le03r;\n  end\nendmodule\n", "log": "Warning: signal 'q_odvusj' may not be assigned on all control paths."}
{"id": 580, "label": "comb_loop", "template_id": "loop_1", "code": "module m_bp9fjg(output a_mqzvzl, output b_zxk5ld);\n  wire w_vgra9t;\n  assign w_vgra9t = a_pfdow7 ^ b_hbqsm7;\n  assign y_39uc1p = a_pfdow7 ? w_vgra9t : b_hbqsm7;\n  wire x_kvka1x;\n  assign x_kvka1x = a_mqzvzl;\n  assign a_mqzvzl = b_zxk5ld;\n  assign b_zxk5ld = x_kvka1x;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 581, "label": "clean", "template_id": "clean_0", "code": "module m_udple6(input a_3f34av, input b_6xbf4x, output y_lvu5vw);\n  wire w_1zsfya;\n  assign w_1zsfya = a_pqxvg8 ^ b_vk4nnm;\n  assign y_xy083v = a_pqxvg8 ? w_1zsfya : b_vk4nnm;\n  assign y_lvu5vw = a_3f34av & b_6xbf4x;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 582, "label": "comb_loop", "template_id": "loop_1", "code": "module m_5vnkxz(output a_btgyep, output b_ab7yst);\n  wire w_u15e4b;\n  assign w_u15e4b = a_lwkwk4 ^ b_o4smxe;\n  assign y_ku6m5v = a_lwkwk4 ? w_u15e4b : b_o4smxe;\n  wire x_h4sps2;\n  assign x_h4sps2 = a_btgyep;\n  assign a_btgyep = b_ab7yst;\n  assign b_ab7yst = x_h4sps2;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 583, "label": "width_mismatch", "template_id": "width_1", "code": "module m_00jrtx(input [7:0] a_jxjyxc, output [0:0] y_vgmaj9);\n  wire w_0gm6z9;\n  assign w_0gm6z9 = a_1a9kbd ^ b_j2yltf;\n  assign y_ghcciq = a_1a9kbd ? w_0gm6z9 : b_j2yltf;\n  wire p_ivd1hh;\n  assign p_ivd1hh = a_jxjyxc[0];\n  assign y_vgmaj9 = {p_ivd1hh, a_jxjyxc[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_vgmaj9'."}
{"id": 584, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_x6aan0(input a_td6ak8, input b_3wdqci, input c_3zmdfe, output y_czqtzh);\n  wire w_98rq1z;\n  assign w_98rq1z = a_uayf2i ^ b_bw4dfa;\n  assign y_ia9xj3 = a_uayf2i ? w_98rq1z : b_bw4dfa;\n  wire t_z4r7qi;\n  assign t_z4r7qi = a_td6ak8 & b_3wdqci;\n  assign t_z4r7qi = (c_3zmdfe) ? a_td6ak8 : b_3wdqci;\n  assign y_czqtzh = t_z4r7qi;\nendmodule\n", "log": "Error: net 't_z4r7qi' is assigned from more than one source."}
{"id": 585, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_2c3531(input a_nm06wk, input b_125vbh, input c_qknpgt, output y_lh0ujx);\n  wire w_pnbl80;\n  assign w_pnbl80 = a_wb7zy8 ^ b_frvaab;\n  assign y_dyeos9 = a_wb7zy8 ? w_pnbl80 : b_frvaab;\n  wire t_lyb21n;\n  assign t_lyb21n = a_nm06wk & b_125vbh;\n  assign t_lyb21n = c_qknpgt;\n  assign y_lh0ujx = t_lyb21n;\nendmodule\n", "log": "Error: net 't_lyb21n' is assigned from more than one source."}
{"id": 586, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_tt9p9g(input a_bior68, b_kr52gd output y_jg88iz); assign y_jg88iz = a_bior68 & b_kr52gd endmodule", "log": "Error: parse failed near port list."}
{"id": 587, "label": "unused_signal", "template_id": "unused_1", "code": "module m_fba8fk(input a_mn1gr0, input b_13uito, output y_8dptec);\n  wire w_i8sbjb;\n  assign w_i8sbjb = a_763q7p ^ b_xgn0eq;\n  assign y_5i8e4n = a_763q7p ? w_i8sbjb : b_xgn0eq;\n  wire t_sgahvt;\n  assign t_sgahvt = a_mn1gr0 | b_13uito;\n  assign y_8dptec = a_mn1gr0 & b_13uito;\nendmodule\n", "log": "Warning: declaration 't_sgahvt' does not affect outputs."}
{"id": 588, "label": "missing_default", "template_id": "case_0", "code": "module m_mo9rc6(input [1:0] sel_s9hvfy, output reg y_v7qy9j);\n  wire w_ilnkkb;\n  assign w_ilnkkb = a_2f7q57 ^ b_pje96x;\n  assign y_7ry9yd = a_2f7q57 ? w_ilnkkb : b_pje96x;\n  always @(*) begin\n    case(sel_s9hvfy)\n      2'b00: y_v7qy9j = 1'b0;\n      2'b01: y_v7qy9j = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 589, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_0glupt(input a_2kstso, input b_88n61w, input c_k2t15t, output y_gx1mo4);\n  wire w_abi9d8;\n  assign w_abi9d8 = a_ov6zmw ^ b_dqmzu1;\n  assign y_d39mnt = a_ov6zmw ? w_abi9d8 : b_dqmzu1;\n  wire t_ppjnfd;\n  assign t_ppjnfd = a_2kstso & b_88n61w;\n  assign t_ppjnfd = (c_k2t15t) ? a_2kstso : b_88n61w;\n  assign y_gx1mo4 = t_ppjnfd;\nendmodule\n", "log": "Error: net 't_ppjnfd' is assigned from more than one source."}
{"id": 590, "label": "missing_default", "template_id": "case_0", "code": "module m_k46edt(input [1:0] sel_vhpm3d, output reg y_mwm0dp);\n  wire w_vcz7ug;\n  assign w_vcz7ug = a_wti3qh ^ b_0ivg1a;\n  assign y_ir0zk2 = a_wti3qh ? w_vcz7ug : b_0ivg1a;\n  always @(*) begin\n    case(sel_vhpm3d)\n      2'b00: y_mwm0dp = 1'b0;\n      2'b01: y_mwm0dp = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 591, "label": "latch_inference", "template_id": "latch_1", "code": "module m_b5vfij(input en_atj16r, input d_vd6dwb, output reg q_64687a);\n  wire w_yzn71e;\n  assign w_yzn71e = a_saadzi ^ b_sn4idf;\n  assign y_3apenl = a_saadzi ? w_yzn71e : b_sn4idf;\n  always @(*) begin\n    if (en_atj16r) q_64687a = d_vd6dwb;\n    // other path leaves q_64687a unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_64687a' may not be assigned on all control paths."}
{"id": 592, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_iac5u3(a_07lioi, b_xj1ym9, y_qc0pmt) input a_07lioi, b_xj1ym9; output y_qc0pmt assign y_qc0pmt = a_07lioi | b_xj1ym9; endmodule", "log": "Error: expected ';' before statement."}
{"id": 593, "label": "width_mismatch", "template_id": "width_1", "code": "module m_kdf654(input [4:0] a_t2ty01, output [1:0] y_nysads);\n  wire w_8usvmb;\n  assign w_8usvmb = a_xpt7ay ^ b_z08n5k;\n  assign y_7pcnyt = a_xpt7ay ? w_8usvmb : b_z08n5k;\n  wire p_om1sbj;\n  assign p_om1sbj = a_t2ty01[0];\n  assign y_nysads = {p_om1sbj, a_t2ty01[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_nysads'."}
{"id": 594, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_lvvvac(a_gdnt2s, b_lka9jb, y_06h0dr) input a_gdnt2s, b_lka9jb; output y_06h0dr assign y_06h0dr = a_gdnt2s | b_lka9jb; endmodule", "log": "Error: expected ';' before statement."}
{"id": 595, "label": "unused_signal", "template_id": "unused_0", "code": "module m_xnfzwd(input a_q4bqx9, input b_x91wgw, output y_su7xkd);\n  wire w_rctp07;\n  assign w_rctp07 = a_37yuvb ^ b_1t2efv;\n  assign y_gstalm = a_37yuvb ? w_rctp07 : b_1t2efv;\n  wire t_3l6jkz;\n  assign y_su7xkd = a_q4bqx9 & b_x91wgw;\nendmodule\n", "log": "Warning: declaration 't_3l6jkz' does not affect outputs."}
{"id": 596, "label": "missing_default", "template_id": "case_0", "code": "module m_svuedq(input [1:0] sel_bn19sy, output reg y_f498u3);\n  wire w_mgok1e;\n  assign w_mgok1e = a_zx3s4d ^ b_b0ag15;\n  assign y_6ixakn = a_zx3s4d ? w_mgok1e : b_b0ag15;\n  always @(*) begin\n    case(sel_bn19sy)\n      2'b00: y_f498u3 = 1'b0;\n      2'b01: y_f498u3 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 597, "label": "missing_default", "template_id": "case_1", "code": "module m_dnc2n4(input [1:0] sel_jpa2rv, output reg y_nvhb37);\n  wire w_jdeuqh;\n  assign w_jdeuqh = a_tyvii8 ^ b_gse3oc;\n  assign y_i86sct = a_tyvii8 ? w_jdeuqh : b_gse3oc;\n  always @(*) begin\n    case(sel_jpa2rv)\n      2'b00: y_nvhb37 = 1'b0;\n      2'b01: y_nvhb37 = 1'b1;\n      2'b10: y_nvhb37 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 598, "label": "comb_loop", "template_id": "loop_0", "code": "module m_vm81cj(output a_gboxjd, output b_l5rdzv);\n  wire w_foth9q;\n  assign w_foth9q = a_byre14 ^ b_alz3nl;\n  assign y_h48xba = a_byre14 ? w_foth9q : b_alz3nl;\n  assign a_gboxjd = b_l5rdzv;\n  assign b_l5rdzv = a_gboxjd;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 599, "label": "unused_signal", "template_id": "unused_0", "code": "module m_u560sb(input a_awwad9, input b_gp7958, output y_xt13d1);\n  wire w_1ru0nf;\n  assign w_1ru0nf = a_99ec1n ^ b_bzvxrk;\n  assign y_aqi803 = a_99ec1n ? w_1ru0nf : b_bzvxrk;\n  wire t_5b7yxw;\n  assign y_xt13d1 = a_awwad9 & b_gp7958;\nendmodule\n", "log": "Warning: declaration 't_5b7yxw' does not affect outputs."}
{"id": 600, "label": "latch_inference", "template_id": "latch_1", "code": "module m_7e4atj(input en_fwh79l, input d_u14549, output reg q_g01tro);\n  wire w_2twf1t;\n  assign w_2twf1t = a_esnw6k ^ b_nkt3ir;\n  assign y_wwgeoz = a_esnw6k ? w_2twf1t : b_nkt3ir;\n  always @(*) begin\n    if (en_fwh79l) q_g01tro = d_u14549;\n    // other path leaves q_g01tro unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_g01tro' may not be assigned on all control paths."}
{"id": 601, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_crlkqj(input a_epvcx3, input b_49ugsg, input c_gar32w, output y_vkb6wu);\n  wire w_9zcjel;\n  assign w_9zcjel = a_x6rmon ^ b_3ziuj4;\n  assign y_r430zd = a_x6rmon ? w_9zcjel : b_3ziuj4;\n  wire t_ic40de;\n  assign t_ic40de = a_epvcx3 & b_49ugsg;\n  assign t_ic40de = c_gar32w;\n  assign y_vkb6wu = t_ic40de;\nendmodule\n", "log": "Error: net 't_ic40de' is assigned from more than one source."}
{"id": 602, "label": "width_mismatch", "template_id": "width_1", "code": "module m_qcsxfe(input [7:0] a_0popgt, output [2:0] y_n05zh1);\n  wire w_syibmr;\n  assign w_syibmr = a_m99cm3 ^ b_xpqfh9;\n  assign y_dfbna9 = a_m99cm3 ? w_syibmr : b_xpqfh9;\n  wire p_wa5dkd;\n  assign p_wa5dkd = a_0popgt[0];\n  assign y_n05zh1 = {p_wa5dkd, a_0popgt[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_n05zh1'."}
{"id": 603, "label": "comb_loop", "template_id": "loop_1", "code": "module m_if8r43(output a_h3s1hh, output b_mjbs2q);\n  wire w_92yzb9;\n  assign w_92yzb9 = a_sk0lob ^ b_j64y4s;\n  assign y_tkkts1 = a_sk0lob ? w_92yzb9 : b_j64y4s;\n  wire x_qzo9wl;\n  assign x_qzo9wl = a_h3s1hh;\n  assign a_h3s1hh = b_mjbs2q;\n  assign b_mjbs2q = x_qzo9wl;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 604, "label": "clean", "template_id": "clean_0", "code": "module m_6ms2k3(input a_mnsx3s, input b_msxeyc, output y_ma7k9g);\n  wire w_d9pjki;\n  assign w_d9pjki = a_8ko4zf ^ b_nt2ddo;\n  assign y_xbpwo3 = a_8ko4zf ? w_d9pjki : b_nt2ddo;\n  assign y_ma7k9g = a_mnsx3s & b_msxeyc;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 605, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_3zmth4(a_4g3g3p, b_hwbara, y_j1stgt) input a_4g3g3p, b_hwbara; output y_j1stgt assign y_j1stgt = a_4g3g3p | b_hwbara; endmodule", "log": "Error: expected ';' before statement."}
{"id": 606, "label": "missing_default", "template_id": "case_1", "code": "module m_ow0z3g(input [1:0] sel_tfjq0p, output reg y_rlyynk);\n  wire w_uvgk4a;\n  assign w_uvgk4a = a_u0lyle ^ b_oagvq8;\n  assign y_xlreoj = a_u0lyle ? w_uvgk4a : b_oagvq8;\n  always @(*) begin\n    case(sel_tfjq0p)\n      2'b00: y_rlyynk = 1'b0;\n      2'b01: y_rlyynk = 1'b1;\n      2'b10: y_rlyynk = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 607, "label": "width_mismatch", "template_id": "width_0", "code": "module m_y2iho1(input [15:0] a_g6eya5, output [0:0] y_onngz5);\n  wire w_gaehg6;\n  assign w_gaehg6 = a_63eozn ^ b_f614fb;\n  assign y_6a2uzf = a_63eozn ? w_gaehg6 : b_f614fb;\n  assign y_onngz5 = a_g6eya5;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_onngz5'."}
{"id": 608, "label": "latch_inference", "template_id": "latch_0", "code": "module m_vr0cj2(input en_142zgp, input d_vqrxd2, output reg q_d8ix2j);\n  wire w_dmxbmh;\n  assign w_dmxbmh = a_vkfimd ^ b_2toe8f;\n  assign y_06j2qa = a_vkfimd ? w_dmxbmh : b_2toe8f;\n  always @(*) begin\n    if (en_142zgp) q_d8ix2j = d_vqrxd2;\n  end\nendmodule\n", "log": "Warning: signal 'q_d8ix2j' may not be assigned on all control paths."}
{"id": 609, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_y3pwj5(input a_9km6vs, input b_xrd5pm, input c_uhv4wy, output y_jnlolo);\n  wire w_cr6fcd;\n  assign w_cr6fcd = a_vzv07c ^ b_omgz1q;\n  assign y_lq4xyv = a_vzv07c ? w_cr6fcd : b_omgz1q;\n  wire t_44050q;\n  assign t_44050q = a_9km6vs & b_xrd5pm;\n  assign t_44050q = c_uhv4wy;\n  assign y_jnlolo = t_44050q;\nendmodule\n", "log": "Error: net 't_44050q' is assigned from more than one source."}
{"id": 610, "label": "width_mismatch", "template_id": "width_1", "code": "module m_05rams(input [15:0] a_ja5dj3, output [2:0] y_bxkfyd);\n  wire w_5jx0rr;\n  assign w_5jx0rr = a_ptkgkp ^ b_6ccx1p;\n  assign y_vircww = a_ptkgkp ? w_5jx0rr : b_6ccx1p;\n  wire p_tba2vu;\n  assign p_tba2vu = a_ja5dj3[0];\n  assign y_bxkfyd = {p_tba2vu, a_ja5dj3[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_bxkfyd'."}
{"id": 611, "label": "clean", "template_id": "clean_0", "code": "module m_fnuv3a(input a_cxoq3q, input b_x2b5jw, output y_brf1ge);\n  wire w_pycea9;\n  assign w_pycea9 = a_eh2c46 ^ b_yod476;\n  assign y_feba3r = a_eh2c46 ? w_pycea9 : b_yod476;\n  assign y_brf1ge = a_cxoq3q & b_x2b5jw;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 612, "label": "clean", "template_id": "clean_0", "code": "module m_oz207i(input a_xo4ohm, input b_763994, output y_3te88v);\n  wire w_rs2bgu;\n  assign w_rs2bgu = a_yizw5b ^ b_uu4zva;\n  assign y_tcv2xb = a_yizw5b ? w_rs2bgu : b_uu4zva;\n  assign y_3te88v = a_xo4ohm & b_763994;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 613, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_mmkf9n(input clk_at8jnt, input d_peotza, output reg q_3sfc0v);\n  wire w_cxd8rd;\n  assign w_cxd8rd = a_xp9mtx ^ b_vojqcn;\n  assign y_ctghzb = a_xp9mtx ? w_cxd8rd : b_vojqcn;\n  always @(posedge clk_at8jnt) begin\n    q_3sfc0v = d_peotza;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_3sfc0v'."}
{"id": 614, "label": "unused_signal", "template_id": "unused_0", "code": "module m_cepe8t(input a_353de3, input b_fviidg, output y_34i6cn);\n  wire w_kclmhr;\n  assign w_kclmhr = a_go597p ^ b_6n9twy;\n  assign y_4gjcex = a_go597p ? w_kclmhr : b_6n9twy;\n  wire t_459u0t;\n  assign y_34i6cn = a_353de3 & b_fviidg;\nendmodule\n", "log": "Warning: declaration 't_459u0t' does not affect outputs."}
{"id": 615, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_ad710k(input clk_si3h8y, input d_wwqohd, output reg q_ngux36);\n  wire w_8g4tft;\n  assign w_8g4tft = a_pt89sa ^ b_3zdhgk;\n  assign y_5v08qc = a_pt89sa ? w_8g4tft : b_3zdhgk;\n  always @(posedge clk_si3h8y) begin\n    q_ngux36 = d_wwqohd;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_ngux36'."}
{"id": 616, "label": "clean", "template_id": "clean_0", "code": "module m_5hf3sk(input a_zq2cb4, input b_m24a9f, output y_sf2snq);\n  wire w_ltzt0q;\n  assign w_ltzt0q = a_z2uvfg ^ b_cymoeu;\n  assign y_80fkhk = a_z2uvfg ? w_ltzt0q : b_cymoeu;\n  assign y_sf2snq = a_zq2cb4 & b_m24a9f;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 617, "label": "unused_signal", "template_id": "unused_0", "code": "module m_o0rm50(input a_sq37vo, input b_r7fgrc, output y_mm5ch1);\n  wire w_ssb3q4;\n  assign w_ssb3q4 = a_lwm4nh ^ b_rxw0zi;\n  assign y_uav4d6 = a_lwm4nh ? w_ssb3q4 : b_rxw0zi;\n  wire t_z5njfq;\n  assign y_mm5ch1 = a_sq37vo & b_r7fgrc;\nendmodule\n", "log": "Warning: declaration 't_z5njfq' does not affect outputs."}
{"id": 618, "label": "latch_inference", "template_id": "latch_1", "code": "module m_wdnxml(input en_d01sw5, input d_ceqs2g, output reg q_76wcf6);\n  wire w_yzrjus;\n  assign w_yzrjus = a_ffe48x ^ b_ntv3zb;\n  assign y_hwnlth = a_ffe48x ? w_yzrjus : b_ntv3zb;\n  always @(*) begin\n    if (en_d01sw5) q_76wcf6 = d_ceqs2g;\n    // other path leaves q_76wcf6 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_76wcf6' may not be assigned on all control paths."}
{"id": 619, "label": "latch_inference", "template_id": "latch_0", "code": "module m_x3uy5b(input en_f6ma7u, input d_1vvk90, output reg q_dwo884);\n  wire w_h3vqrp;\n  assign w_h3vqrp = a_uy7l2i ^ b_kt9un3;\n  assign y_y1mr9i = a_uy7l2i ? w_h3vqrp : b_kt9un3;\n  always @(*) begin\n    if (en_f6ma7u) q_dwo884 = d_1vvk90;\n  end\nendmodule\n", "log": "Warning: signal 'q_dwo884' may not be assigned on all control paths."}
{"id": 620, "label": "latch_inference", "template_id": "latch_1", "code": "module m_4rzlak(input en_nx577m, input d_gnxpql, output reg q_r8g60v);\n  wire w_df6nar;\n  assign w_df6nar = a_f908fn ^ b_22aq44;\n  assign y_9im2g0 = a_f908fn ? w_df6nar : b_22aq44;\n  always @(*) begin\n    if (en_nx577m) q_r8g60v = d_gnxpql;\n    // other path leaves q_r8g60v unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_r8g60v' may not be assigned on all control paths."}
{"id": 621, "label": "latch_inference", "template_id": "latch_0", "code": "module m_w72y82(input en_864347, input d_5f1odm, output reg q_h9p80l);\n  wire w_h0dz8r;\n  assign w_h0dz8r = a_lwgbto ^ b_h33cwu;\n  assign y_erdgqk = a_lwgbto ? w_h0dz8r : b_h33cwu;\n  always @(*) begin\n    if (en_864347) q_h9p80l = d_5f1odm;\n  end\nendmodule\n", "log": "Warning: signal 'q_h9p80l' may not be assigned on all control paths."}
{"id": 622, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_atyjpv(input a_n1okzf, input b_yqry67, input c_0jxw5s, output y_1vmf45);\n  wire w_wfu2dv;\n  assign w_wfu2dv = a_w8wqad ^ b_i4eesd;\n  assign y_idid5v = a_w8wqad ? w_wfu2dv : b_i4eesd;\n  wire t_5fg3r6;\n  assign t_5fg3r6 = a_n1okzf & b_yqry67;\n  assign t_5fg3r6 = c_0jxw5s;\n  assign y_1vmf45 = t_5fg3r6;\nendmodule\n", "log": "Error: net 't_5fg3r6' is assigned from more than one source."}
{"id": 623, "label": "comb_loop", "template_id": "loop_0", "code": "module m_3lxdhg(output a_e15pum, output b_akldr0);\n  wire w_ab4jhn;\n  assign w_ab4jhn = a_mtzu8g ^ b_ef8ty2;\n  assign y_0z758q = a_mtzu8g ? w_ab4jhn : b_ef8ty2;\n  assign a_e15pum = b_akldr0;\n  assign b_akldr0 = a_e15pum;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 624, "label": "width_mismatch", "template_id": "width_1", "code": "module m_pd6shz(input [7:0] a_ck0nje, output [2:0] y_gvhoe0);\n  wire w_85y5xc;\n  assign w_85y5xc = a_cszl3w ^ b_noo7e1;\n  assign y_cxhcd8 = a_cszl3w ? w_85y5xc : b_noo7e1;\n  wire p_ih4kl2;\n  assign p_ih4kl2 = a_ck0nje[0];\n  assign y_gvhoe0 = {p_ih4kl2, a_ck0nje[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_gvhoe0'."}
{"id": 625, "label": "unused_signal", "template_id": "unused_1", "code": "module m_ae4i50(input a_a6kls8, input b_faa36z, output y_7kok4b);\n  wire w_vjrvsb;\n  assign w_vjrvsb = a_ed4d7z ^ b_whbl5r;\n  assign y_axnlj4 = a_ed4d7z ? w_vjrvsb : b_whbl5r;\n  wire t_06pv0y;\n  assign t_06pv0y = a_a6kls8 | b_faa36z;\n  assign y_7kok4b = a_a6kls8 & b_faa36z;\nendmodule\n", "log": "Warning: declaration 't_06pv0y' does not affect outputs."}
{"id": 626, "label": "clean", "template_id": "clean_0", "code": "module m_ce22x2(input a_h85cuj, input b_vdfw9l, output y_j5p209);\n  wire w_pksjla;\n  assign w_pksjla = a_yw35kg ^ b_5qzgri;\n  assign y_dcjsup = a_yw35kg ? w_pksjla : b_5qzgri;\n  assign y_j5p209 = a_h85cuj & b_vdfw9l;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 627, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_q573nk(input clk_tqrbq3, input d_nwt23r, output reg q_s0trh8);\n  wire w_9ldfhn;\n  assign w_9ldfhn = a_63mu4u ^ b_7atgfl;\n  assign y_tnprgr = a_63mu4u ? w_9ldfhn : b_7atgfl;\n  always @(posedge clk_tqrbq3) begin\n    q_s0trh8 = d_nwt23r;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_s0trh8'."}
{"id": 628, "label": "unused_signal", "template_id": "unused_1", "code": "module m_9m77dp(input a_mua7ri, input b_06uwyj, output y_0gd373);\n  wire w_iev76x;\n  assign w_iev76x = a_kqqc64 ^ b_r1avue;\n  assign y_fxf69m = a_kqqc64 ? w_iev76x : b_r1avue;\n  wire t_h106id;\n  assign t_h106id = a_mua7ri | b_06uwyj;\n  assign y_0gd373 = a_mua7ri & b_06uwyj;\nendmodule\n", "log": "Warning: declaration 't_h106id' does not affect outputs."}
{"id": 629, "label": "unused_signal", "template_id": "unused_0", "code": "module m_qxwk46(input a_6yxt4y, input b_9wh4x9, output y_2pgmpa);\n  wire w_3p1uxw;\n  assign w_3p1uxw = a_qfq3h6 ^ b_zwq8mu;\n  assign y_wwda65 = a_qfq3h6 ? w_3p1uxw : b_zwq8mu;\n  wire t_m92yfo;\n  assign y_2pgmpa = a_6yxt4y & b_9wh4x9;\nendmodule\n", "log": "Warning: declaration 't_m92yfo' does not affect outputs."}
{"id": 630, "label": "unused_signal", "template_id": "unused_0", "code": "module m_wvlk4r(input a_lcuzdh, input b_2q8lx9, output y_5txp5y);\n  wire w_7a6q6q;\n  assign w_7a6q6q = a_2xuo66 ^ b_bzwm7h;\n  assign y_8agw63 = a_2xuo66 ? w_7a6q6q : b_bzwm7h;\n  wire t_jaz7ot;\n  assign y_5txp5y = a_lcuzdh & b_2q8lx9;\nendmodule\n", "log": "Warning: declaration 't_jaz7ot' does not affect outputs."}
{"id": 631, "label": "latch_inference", "template_id": "latch_1", "code": "module m_v45gi3(input en_n94i6n, input d_j0klyg, output reg q_8w1esf);\n  wire w_nvfd6n;\n  assign w_nvfd6n = a_u2am59 ^ b_5gsm01;\n  assign y_zxxu8e = a_u2am59 ? w_nvfd6n : b_5gsm01;\n  always @(*) begin\n    if (en_n94i6n) q_8w1esf = d_j0klyg;\n    // other path leaves q_8w1esf unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_8w1esf' may not be assigned on all control paths."}
{"id": 632, "label": "comb_loop", "template_id": "loop_0", "code": "module m_kda0uz(output a_0t47b3, output b_i5ps3s);\n  wire w_tnw7g7;\n  assign w_tnw7g7 = a_lhz3dw ^ b_555vq8;\n  assign y_6meg9p = a_lhz3dw ? w_tnw7g7 : b_555vq8;\n  assign a_0t47b3 = b_i5ps3s;\n  assign b_i5ps3s = a_0t47b3;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 633, "label": "clean", "template_id": "clean_0", "code": "module m_qf9412(input a_zq2rt5, input b_h1yj0e, output y_h93pd3);\n  wire w_xyyx49;\n  assign w_xyyx49 = a_1yf03c ^ b_rxoz0v;\n  assign y_7d3kbc = a_1yf03c ? w_xyyx49 : b_rxoz0v;\n  assign y_h93pd3 = a_zq2rt5 & b_h1yj0e;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 634, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_tgfnqw(input a_nw0pqy, input b_40qt2x, input c_bdhw1m, output y_kr5i4m);\n  wire w_rfkmfa;\n  assign w_rfkmfa = a_snx0ke ^ b_spz5bk;\n  assign y_ykxcks = a_snx0ke ? w_rfkmfa : b_spz5bk;\n  wire t_b80fxc;\n  assign t_b80fxc = a_nw0pqy & b_40qt2x;\n  assign t_b80fxc = c_bdhw1m;\n  assign y_kr5i4m = t_b80fxc;\nendmodule\n", "log": "Error: net 't_b80fxc' is assigned from more than one source."}
{"id": 635, "label": "width_mismatch", "template_id": "width_0", "code": "module m_9awvm8(input [7:0] a_e5wrhy, output [2:0] y_8fxoiw);\n  wire w_v7yx6s;\n  assign w_v7yx6s = a_uk5bcl ^ b_hdjozb;\n  assign y_oinzl4 = a_uk5bcl ? w_v7yx6s : b_hdjozb;\n  assign y_8fxoiw = a_e5wrhy;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_8fxoiw'."}
{"id": 636, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_o648yt(input a_xg7cio, input b_1umxkp, input c_dz3m09, output y_jiqp0f);\n  wire w_h5b1vq;\n  assign w_h5b1vq = a_2m903u ^ b_91lw9t;\n  assign y_ulmfqe = a_2m903u ? w_h5b1vq : b_91lw9t;\n  wire t_i5t8m3;\n  assign t_i5t8m3 = a_xg7cio & b_1umxkp;\n  assign t_i5t8m3 = c_dz3m09;\n  assign y_jiqp0f = t_i5t8m3;\nendmodule\n", "log": "Error: net 't_i5t8m3' is assigned from more than one source."}
{"id": 637, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_1io26p(input a_rxtrxa, input b_8qps8r, input c_6gzix6, output y_6ukswv);\n  wire w_o7tti1;\n  assign w_o7tti1 = a_g1lbui ^ b_0hpxxe;\n  assign y_35rrah = a_g1lbui ? w_o7tti1 : b_0hpxxe;\n  wire t_9jfy6c;\n  assign t_9jfy6c = a_rxtrxa & b_8qps8r;\n  assign t_9jfy6c = c_6gzix6;\n  assign y_6ukswv = t_9jfy6c;\nendmodule\n", "log": "Error: net 't_9jfy6c' is assigned from more than one source."}
{"id": 638, "label": "latch_inference", "template_id": "latch_0", "code": "module m_02yguw(input en_kwy95g, input d_h2shxn, output reg q_8yqthf);\n  wire w_79qdfa;\n  assign w_79qdfa = a_fziazn ^ b_rvwfsn;\n  assign y_s2x58w = a_fziazn ? w_79qdfa : b_rvwfsn;\n  always @(*) begin\n    if (en_kwy95g) q_8yqthf = d_h2shxn;\n  end\nendmodule\n", "log": "Warning: signal 'q_8yqthf' may not be assigned on all control paths."}
{"id": 639, "label": "latch_inference", "template_id": "latch_1", "code": "module m_zycxkz(input en_3jqy2t, input d_67g45y, output reg q_lggiaq);\n  wire w_xpvdtb;\n  assign w_xpvdtb = a_nviwjm ^ b_z13ze4;\n  assign y_qdsuuj = a_nviwjm ? w_xpvdtb : b_z13ze4;\n  always @(*) begin\n    if (en_3jqy2t) q_lggiaq = d_67g45y;\n    // other path leaves q_lggiaq unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_lggiaq' may not be assigned on all control paths."}
{"id": 640, "label": "clean", "template_id": "clean_0", "code": "module m_05hfs9(input a_78f8cc, input b_pf3l9r, output y_hfc4va);\n  wire w_tptemq;\n  assign w_tptemq = a_2b819q ^ b_k94c0d;\n  assign y_27vadq = a_2b819q ? w_tptemq : b_k94c0d;\n  assign y_hfc4va = a_78f8cc & b_pf3l9r;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 641, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_f6hdxm(input clk_am3uqu, input d_6hekkf, output reg q_zwtxao);\n  wire w_arz7z6;\n  assign w_arz7z6 = a_kyw0a6 ^ b_qb837b;\n  assign y_9va6ke = a_kyw0a6 ? w_arz7z6 : b_qb837b;\n  always @(posedge clk_am3uqu) begin\n    q_zwtxao = d_6hekkf;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_zwtxao'."}
{"id": 642, "label": "unused_signal", "template_id": "unused_0", "code": "module m_shfv39(input a_hpbgth, input b_gg4h9l, output y_fds384);\n  wire w_0oujrd;\n  assign w_0oujrd = a_s2i7tt ^ b_9qe177;\n  assign y_cvoq1c = a_s2i7tt ? w_0oujrd : b_9qe177;\n  wire t_gqxytp;\n  assign y_fds384 = a_hpbgth & b_gg4h9l;\nendmodule\n", "log": "Warning: declaration 't_gqxytp' does not affect outputs."}
{"id": 643, "label": "clean", "template_id": "clean_0", "code": "module m_yjdc5h(input a_x6rtsw, input b_v2przp, output y_tyduvo);\n  wire w_kfyju9;\n  assign w_kfyju9 = a_hcl2f9 ^ b_mn3fvl;\n  assign y_rt12c3 = a_hcl2f9 ? w_kfyju9 : b_mn3fvl;\n  assign y_tyduvo = a_x6rtsw & b_v2przp;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 644, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_w1ish0(input a_j400no, input b_a4p0tk, input c_a05okq, output y_wop8q9);\n  wire w_0ueiap;\n  assign w_0ueiap = a_7lufc7 ^ b_0sc0lf;\n  assign y_893j51 = a_7lufc7 ? w_0ueiap : b_0sc0lf;\n  wire t_fpphy6;\n  assign t_fpphy6 = a_j400no & b_a4p0tk;\n  assign t_fpphy6 = (c_a05okq) ? a_j400no : b_a4p0tk;\n  assign y_wop8q9 = t_fpphy6;\nendmodule\n", "log": "Error: net 't_fpphy6' is assigned from more than one source."}
{"id": 645, "label": "unused_signal", "template_id": "unused_0", "code": "module m_usqkz6(input a_bpp4q4, input b_gjh1vk, output y_g3gzii);\n  wire w_63ei2i;\n  assign w_63ei2i = a_6ls7xf ^ b_4y8klx;\n  assign y_lcbx5k = a_6ls7xf ? w_63ei2i : b_4y8klx;\n  wire t_a4ckb3;\n  assign y_g3gzii = a_bpp4q4 & b_gjh1vk;\nendmodule\n", "log": "Warning: declaration 't_a4ckb3' does not affect outputs."}
{"id": 646, "label": "unused_signal", "template_id": "unused_0", "code": "module m_w35ayi(input a_00riel, input b_golutr, output y_0o6d6x);\n  wire w_3513k2;\n  assign w_3513k2 = a_tr9tku ^ b_ofnhxc;\n  assign y_6pnu8y = a_tr9tku ? w_3513k2 : b_ofnhxc;\n  wire t_3ai7qr;\n  assign y_0o6d6x = a_00riel & b_golutr;\nendmodule\n", "log": "Warning: declaration 't_3ai7qr' does not affect outputs."}
{"id": 647, "label": "clean", "template_id": "clean_0", "code": "module m_pvahl4(input a_o373zu, input b_h2age1, output y_yvp6w7);\n  wire w_86p8gl;\n  assign w_86p8gl = a_t9wd0k ^ b_s2jttk;\n  assign y_kee9b6 = a_t9wd0k ? w_86p8gl : b_s2jttk;\n  assign y_yvp6w7 = a_o373zu & b_h2age1;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 648, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_gwh5pp(input a_bf1igz, b_iylqrq output y_0dca8p); assign y_0dca8p = a_bf1igz & b_iylqrq endmodule", "log": "Error: parse failed near port list."}
{"id": 649, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_ttmsqc(input clk_m2g5fd, input d_7xwkr7, output reg q_qiwuc0);\n  wire w_499ton;\n  assign w_499ton = a_512zut ^ b_zv7278;\n  assign y_c6i8dw = a_512zut ? w_499ton : b_zv7278;\n  always @(posedge clk_m2g5fd) begin\n    q_qiwuc0 = d_7xwkr7;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_qiwuc0'."}
{"id": 650, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_g5v369(input clk_4vb2zw, input d_vqu6y9, output reg q_2ihkd0);\n  wire w_km0z1o;\n  assign w_km0z1o = a_hy62b6 ^ b_f9z6mt;\n  assign y_c5l4bi = a_hy62b6 ? w_km0z1o : b_f9z6mt;\n  always @(posedge clk_4vb2zw) begin\n    q_2ihkd0 = d_vqu6y9;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_2ihkd0'."}
{"id": 651, "label": "comb_loop", "template_id": "loop_1", "code": "module m_fnmcvj(output a_iswajl, output b_atmhbh);\n  wire w_vk3r94;\n  assign w_vk3r94 = a_zbftb4 ^ b_mo7cbi;\n  assign y_5mnigq = a_zbftb4 ? w_vk3r94 : b_mo7cbi;\n  wire x_ii07as;\n  assign x_ii07as = a_iswajl;\n  assign a_iswajl = b_atmhbh;\n  assign b_atmhbh = x_ii07as;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 652, "label": "width_mismatch", "template_id": "width_1", "code": "module m_iobi7p(input [15:0] a_pu3xrt, output [1:0] y_tb3qn6);\n  wire w_gne9wx;\n  assign w_gne9wx = a_6y91k0 ^ b_rom8f9;\n  assign y_33rb8b = a_6y91k0 ? w_gne9wx : b_rom8f9;\n  wire p_cdp88j;\n  assign p_cdp88j = a_pu3xrt[0];\n  assign y_tb3qn6 = {p_cdp88j, a_pu3xrt[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_tb3qn6'."}
{"id": 653, "label": "width_mismatch", "template_id": "width_0", "code": "module m_38y3kx(input [4:0] a_w5e68w, output [3:0] y_st278e);\n  wire w_78x2lu;\n  assign w_78x2lu = a_bpmw1p ^ b_hmu2vu;\n  assign y_sve1fo = a_bpmw1p ? w_78x2lu : b_hmu2vu;\n  assign y_st278e = a_w5e68w;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_st278e'."}
{"id": 654, "label": "latch_inference", "template_id": "latch_0", "code": "module m_vh8rvt(input en_ce170p, input d_jnd6p4, output reg q_4gkeiv);\n  wire w_4ajxpy;\n  assign w_4ajxpy = a_893b5g ^ b_ijylwl;\n  assign y_tkq2b2 = a_893b5g ? w_4ajxpy : b_ijylwl;\n  always @(*) begin\n    if (en_ce170p) q_4gkeiv = d_jnd6p4;\n  end\nendmodule\n", "log": "Warning: signal 'q_4gkeiv' may not be assigned on all control paths."}
{"id": 655, "label": "width_mismatch", "template_id": "width_0", "code": "module m_185xwn(input [2:0] a_irzxsw, output [0:0] y_r2r62w);\n  wire w_sko0mm;\n  assign w_sko0mm = a_keu5jn ^ b_k2ayna;\n  assign y_vt3g9m = a_keu5jn ? w_sko0mm : b_k2ayna;\n  assign y_r2r62w = a_irzxsw;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_r2r62w'."}
{"id": 656, "label": "comb_loop", "template_id": "loop_1", "code": "module m_8a5dtp(output a_haybqw, output b_lf6prx);\n  wire w_wwlvwd;\n  assign w_wwlvwd = a_72hmdj ^ b_c3k48i;\n  assign y_09ven6 = a_72hmdj ? w_wwlvwd : b_c3k48i;\n  wire x_c5foea;\n  assign x_c5foea = a_haybqw;\n  assign a_haybqw = b_lf6prx;\n  assign b_lf6prx = x_c5foea;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 657, "label": "clean", "template_id": "clean_0", "code": "module m_u4z769(input a_1xxzj2, input b_xgbwiq, output y_bp4mti);\n  wire w_65syan;\n  assign w_65syan = a_v5d3jq ^ b_c9x4r5;\n  assign y_mkxdzm = a_v5d3jq ? w_65syan : b_c9x4r5;\n  assign y_bp4mti = a_1xxzj2 & b_xgbwiq;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 658, "label": "clean", "template_id": "clean_0", "code": "module m_xhzm4e(input a_ccsljh, input b_k2qe4w, output y_q3k7xl);\n  wire w_0mpfg1;\n  assign w_0mpfg1 = a_7cqkix ^ b_73suxr;\n  assign y_9llf4u = a_7cqkix ? w_0mpfg1 : b_73suxr;\n  assign y_q3k7xl = a_ccsljh & b_k2qe4w;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 659, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_yzrx2l(input clk_advjos, input d_pyky46, output reg q_r7ngim);\n  wire w_mh4ovq;\n  assign w_mh4ovq = a_d4rr4t ^ b_8swwjj;\n  assign y_lrtcvx = a_d4rr4t ? w_mh4ovq : b_8swwjj;\n  always @(posedge clk_advjos) begin\n    q_r7ngim = d_pyky46;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_r7ngim'."}
{"id": 660, "label": "clean", "template_id": "clean_0", "code": "module m_z1h3k6(input a_hvw1pl, input b_h6vnx7, output y_wl61v0);\n  wire w_8sbfsc;\n  assign w_8sbfsc = a_7v4j1x ^ b_o0geqg;\n  assign y_v4a9gu = a_7v4j1x ? w_8sbfsc : b_o0geqg;\n  assign y_wl61v0 = a_hvw1pl & b_h6vnx7;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 661, "label": "clean", "template_id": "clean_0", "code": "module m_pcxzwg(input a_kwpgtq, input b_qc2lyo, output y_yn9fs9);\n  wire w_nvmpcw;\n  assign w_nvmpcw = a_rh355p ^ b_dkajmm;\n  assign y_takrr1 = a_rh355p ? w_nvmpcw : b_dkajmm;\n  assign y_yn9fs9 = a_kwpgtq & b_qc2lyo;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 662, "label": "clean", "template_id": "clean_0", "code": "module m_emfif7(input a_cnyy86, input b_sq19xl, output y_y110fe);\n  wire w_ozopb2;\n  assign w_ozopb2 = a_x49wtu ^ b_4sgchl;\n  assign y_evrhlz = a_x49wtu ? w_ozopb2 : b_4sgchl;\n  assign y_y110fe = a_cnyy86 & b_sq19xl;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 663, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_h3pjph(input clk_ljdfi8, input d_tk75u1, output reg q_siwc1x);\n  wire w_tcef2g;\n  assign w_tcef2g = a_tdnx63 ^ b_7i9cjz;\n  assign y_pxusl4 = a_tdnx63 ? w_tcef2g : b_7i9cjz;\n  always @(posedge clk_ljdfi8) begin\n    q_siwc1x = d_tk75u1;\n    q_siwc1x = q_siwc1x;\n    // extra ops using tmp_fpl3yf\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_siwc1x'."}
{"id": 664, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_1gp5br(input clk_e1aipt, input d_j44evo, output reg q_fhkx9l);\n  wire w_kyqv10;\n  assign w_kyqv10 = a_s0g9cw ^ b_zeq7im;\n  assign y_0hc9bh = a_s0g9cw ? w_kyqv10 : b_zeq7im;\n  always @(posedge clk_e1aipt) begin\n    q_fhkx9l = d_j44evo;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_fhkx9l'."}
{"id": 665, "label": "width_mismatch", "template_id": "width_1", "code": "module m_vbj438(input [4:0] a_0p1xp4, output [3:0] y_e8haj0);\n  wire w_wbuwa9;\n  assign w_wbuwa9 = a_eaekqi ^ b_dj9q1p;\n  assign y_t9239k = a_eaekqi ? w_wbuwa9 : b_dj9q1p;\n  wire p_llceha;\n  assign p_llceha = a_0p1xp4[0];\n  assign y_e8haj0 = {p_llceha, a_0p1xp4[2:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_e8haj0'."}
{"id": 666, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_k5vpy0(input clk_i2x15l, input d_v3ijdj, output reg q_9hrnbi);\n  wire w_xgq9sd;\n  assign w_xgq9sd = a_cw0hll ^ b_nx343s;\n  assign y_0szrlw = a_cw0hll ? w_xgq9sd : b_nx343s;\n  always @(posedge clk_i2x15l) begin\n    q_9hrnbi = d_v3ijdj;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_9hrnbi'."}
{"id": 667, "label": "unused_signal", "template_id": "unused_0", "code": "module m_eihiap(input a_5kklaq, input b_4varzp, output y_47zjeg);\n  wire w_tcqf38;\n  assign w_tcqf38 = a_tljm11 ^ b_y5x2hg;\n  assign y_dcdirp = a_tljm11 ? w_tcqf38 : b_y5x2hg;\n  wire t_sxa6pj;\n  assign y_47zjeg = a_5kklaq & b_4varzp;\nendmodule\n", "log": "Warning: declaration 't_sxa6pj' does not affect outputs."}
{"id": 668, "label": "clean", "template_id": "clean_0", "code": "module m_9dp3qr(input a_uhg6z1, input b_krsm2e, output y_j0l202);\n  wire w_294c2f;\n  assign w_294c2f = a_rb8hzk ^ b_22hfcv;\n  assign y_tsc16c = a_rb8hzk ? w_294c2f : b_22hfcv;\n  assign y_j0l202 = a_uhg6z1 & b_krsm2e;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 669, "label": "comb_loop", "template_id": "loop_0", "code": "module m_xzp9ty(output a_rgdqkm, output b_b9pcea);\n  wire w_d6nw64;\n  assign w_d6nw64 = a_styoaz ^ b_ygtflc;\n  assign y_ipzzvo = a_styoaz ? w_d6nw64 : b_ygtflc;\n  assign a_rgdqkm = b_b9pcea;\n  assign b_b9pcea = a_rgdqkm;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 670, "label": "width_mismatch", "template_id": "width_0", "code": "module m_v9ky59(input [3:0] a_kzv8qf, output [2:0] y_o15une);\n  wire w_amna9y;\n  assign w_amna9y = a_gsgcuu ^ b_tate24;\n  assign y_yjevqa = a_gsgcuu ? w_amna9y : b_tate24;\n  assign y_o15une = a_kzv8qf;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_o15une'."}
{"id": 671, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_2f582y(input clk_7gd34r, input d_lugc85, output reg q_lghbhu);\n  wire w_cf4l5s;\n  assign w_cf4l5s = a_daw07u ^ b_p18qou;\n  assign y_vetfr0 = a_daw07u ? w_cf4l5s : b_p18qou;\n  always @(posedge clk_7gd34r) begin\n    q_lghbhu = d_lugc85;\n    q_lghbhu = q_lghbhu;\n    // extra ops using tmp_r01qqs\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_lghbhu'."}
{"id": 672, "label": "latch_inference", "template_id": "latch_1", "code": "module m_5kx9mg(input en_pi99tv, input d_f1gjlu, output reg q_y36799);\n  wire w_2vflg0;\n  assign w_2vflg0 = a_ygcawf ^ b_zt6109;\n  assign y_da2u4g = a_ygcawf ? w_2vflg0 : b_zt6109;\n  always @(*) begin\n    if (en_pi99tv) q_y36799 = d_f1gjlu;\n    // other path leaves q_y36799 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_y36799' may not be assigned on all control paths."}
{"id": 673, "label": "clean", "template_id": "clean_0", "code": "module m_mmg3wj(input a_upmtcb, input b_1i5omr, output y_frmxy8);\n  wire w_vgl4rz;\n  assign w_vgl4rz = a_pz3iya ^ b_yzxlqo;\n  assign y_y4puxp = a_pz3iya ? w_vgl4rz : b_yzxlqo;\n  assign y_frmxy8 = a_upmtcb & b_1i5omr;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 674, "label": "unused_signal", "template_id": "unused_1", "code": "module m_3w3cjy(input a_0zpyph, input b_sqze0d, output y_q49rbm);\n  wire w_y1biei;\n  assign w_y1biei = a_r5rtm6 ^ b_gizi1l;\n  assign y_4l4ug6 = a_r5rtm6 ? w_y1biei : b_gizi1l;\n  wire t_y577fs;\n  assign t_y577fs = a_0zpyph | b_sqze0d;\n  assign y_q49rbm = a_0zpyph & b_sqze0d;\nendmodule\n", "log": "Warning: declaration 't_y577fs' does not affect outputs."}
{"id": 675, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_5t3p75(input clk_rz3qjo, input d_v7idq1, output reg q_9n5mfh);\n  wire w_sjl744;\n  assign w_sjl744 = a_6niyzd ^ b_yb5p7n;\n  assign y_um7j83 = a_6niyzd ? w_sjl744 : b_yb5p7n;\n  always @(posedge clk_rz3qjo) begin\n    q_9n5mfh = d_v7idq1;\n    q_9n5mfh = q_9n5mfh;\n    // extra ops using tmp_p36bf1\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_9n5mfh'."}
{"id": 676, "label": "missing_default", "template_id": "case_0", "code": "module m_bgcmpm(input [1:0] sel_cpewi3, output reg y_uff069);\n  wire w_7vkwiu;\n  assign w_7vkwiu = a_4izk8k ^ b_8txckv;\n  assign y_qmvu5i = a_4izk8k ? w_7vkwiu : b_8txckv;\n  always @(*) begin\n    case(sel_cpewi3)\n      2'b00: y_uff069 = 1'b0;\n      2'b01: y_uff069 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 677, "label": "latch_inference", "template_id": "latch_0", "code": "module m_9ceksd(input en_gbu59g, input d_p9koa2, output reg q_ihb2nl);\n  wire w_gftbu0;\n  assign w_gftbu0 = a_0nmubj ^ b_tppov3;\n  assign y_0fben3 = a_0nmubj ? w_gftbu0 : b_tppov3;\n  always @(*) begin\n    if (en_gbu59g) q_ihb2nl = d_p9koa2;\n  end\nendmodule\n", "log": "Warning: signal 'q_ihb2nl' may not be assigned on all control paths."}
{"id": 678, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_yzzx68(a_45mmbi, b_ny8oki, y_sifdj3) input a_45mmbi, b_ny8oki; output y_sifdj3 assign y_sifdj3 = a_45mmbi | b_ny8oki; endmodule", "log": "Error: expected ';' before statement."}
{"id": 679, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_jnf4xk(input a_4567ey, input b_k65uhw, input c_8w6pti, output y_pzklj2);\n  wire w_rq3eao;\n  assign w_rq3eao = a_c1cgo4 ^ b_rf7uyw;\n  assign y_yioo7u = a_c1cgo4 ? w_rq3eao : b_rf7uyw;\n  wire t_0k1hvk;\n  assign t_0k1hvk = a_4567ey & b_k65uhw;\n  assign t_0k1hvk = (c_8w6pti) ? a_4567ey : b_k65uhw;\n  assign y_pzklj2 = t_0k1hvk;\nendmodule\n", "log": "Error: net 't_0k1hvk' is assigned from more than one source."}
{"id": 680, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_zhgd9c(input a_2fwgas, input b_0a6c2f, input c_k67zo6, output y_houduv);\n  wire w_coxw76;\n  assign w_coxw76 = a_cun7pj ^ b_j581wb;\n  assign y_w1oe6s = a_cun7pj ? w_coxw76 : b_j581wb;\n  wire t_imif5o;\n  assign t_imif5o = a_2fwgas & b_0a6c2f;\n  assign t_imif5o = c_k67zo6;\n  assign y_houduv = t_imif5o;\nendmodule\n", "log": "Error: net 't_imif5o' is assigned from more than one source."}
{"id": 681, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_2xe4nt(input a_cqp5nk, b_jcpp2l output y_wl6jd2); assign y_wl6jd2 = a_cqp5nk & b_jcpp2l endmodule", "log": "Error: parse failed near port list."}
{"id": 682, "label": "clean", "template_id": "clean_0", "code": "module m_hcmy16(input a_rcio08, input b_er70ys, output y_p50ag3);\n  wire w_b58p7y;\n  assign w_b58p7y = a_sy6bpq ^ b_clj295;\n  assign y_574e37 = a_sy6bpq ? w_b58p7y : b_clj295;\n  assign y_p50ag3 = a_rcio08 & b_er70ys;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 683, "label": "unused_signal", "template_id": "unused_1", "code": "module m_eqe4bb(input a_1v558r, input b_shi3ya, output y_laad3o);\n  wire w_4ks2lg;\n  assign w_4ks2lg = a_5z5bex ^ b_mhuta4;\n  assign y_mebpvo = a_5z5bex ? w_4ks2lg : b_mhuta4;\n  wire t_t0r7w1;\n  assign t_t0r7w1 = a_1v558r | b_shi3ya;\n  assign y_laad3o = a_1v558r & b_shi3ya;\nendmodule\n", "log": "Warning: declaration 't_t0r7w1' does not affect outputs."}
{"id": 684, "label": "missing_default", "template_id": "case_0", "code": "module m_58j4wi(input [1:0] sel_li7cni, output reg y_4dmp9c);\n  wire w_ges96s;\n  assign w_ges96s = a_vy09kz ^ b_gmwv3h;\n  assign y_sraz3s = a_vy09kz ? w_ges96s : b_gmwv3h;\n  always @(*) begin\n    case(sel_li7cni)\n      2'b00: y_4dmp9c = 1'b0;\n      2'b01: y_4dmp9c = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 685, "label": "clean", "template_id": "clean_0", "code": "module m_ya300q(input a_gpkr4g, input b_0yiu9x, output y_nef05g);\n  wire w_1phfev;\n  assign w_1phfev = a_l4ln01 ^ b_zs9r2e;\n  assign y_5pit18 = a_l4ln01 ? w_1phfev : b_zs9r2e;\n  assign y_nef05g = a_gpkr4g & b_0yiu9x;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 686, "label": "clean", "template_id": "clean_0", "code": "module m_743ywb(input a_pzis8k, input b_q7pm2d, output y_op4gso);\n  wire w_vt7w1k;\n  assign w_vt7w1k = a_w187cw ^ b_afl5z9;\n  assign y_486exu = a_w187cw ? w_vt7w1k : b_afl5z9;\n  assign y_op4gso = a_pzis8k & b_q7pm2d;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 687, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_4562zl(input clk_7gxtyc, input d_o22yiq, output reg q_r4c94v);\n  wire w_5zyqan;\n  assign w_5zyqan = a_r3whpw ^ b_cedej6;\n  assign y_poda8n = a_r3whpw ? w_5zyqan : b_cedej6;\n  always @(posedge clk_7gxtyc) begin\n    q_r4c94v = d_o22yiq;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_r4c94v'."}
{"id": 688, "label": "latch_inference", "template_id": "latch_0", "code": "module m_k5z2ii(input en_91hh5b, input d_1h8bdo, output reg q_v1ihy5);\n  wire w_fy1gmw;\n  assign w_fy1gmw = a_p32rna ^ b_2vf6ov;\n  assign y_fayxo1 = a_p32rna ? w_fy1gmw : b_2vf6ov;\n  always @(*) begin\n    if (en_91hh5b) q_v1ihy5 = d_1h8bdo;\n  end\nendmodule\n", "log": "Warning: signal 'q_v1ihy5' may not be assigned on all control paths."}
{"id": 689, "label": "width_mismatch", "template_id": "width_0", "code": "module m_5mc4om(input [4:0] a_6rneuw, output [1:0] y_d0nw8l);\n  wire w_sb2uyn;\n  assign w_sb2uyn = a_slckkt ^ b_wwk2f3;\n  assign y_b03uy2 = a_slckkt ? w_sb2uyn : b_wwk2f3;\n  assign y_d0nw8l = a_6rneuw;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_d0nw8l'."}
{"id": 690, "label": "width_mismatch", "template_id": "width_1", "code": "module m_e97b0j(input [7:0] a_s5gw6e, output [0:0] y_1t7ng9);\n  wire w_r077jk;\n  assign w_r077jk = a_s3r5pm ^ b_93agee;\n  assign y_sqa6x6 = a_s3r5pm ? w_r077jk : b_93agee;\n  wire p_f194i5;\n  assign p_f194i5 = a_s5gw6e[0];\n  assign y_1t7ng9 = {p_f194i5, a_s5gw6e[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_1t7ng9'."}
{"id": 691, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_4f83ef(input a_mrkzpe, input b_osi183, input c_oyughz, output y_khviak);\n  wire w_5vdlca;\n  assign w_5vdlca = a_ibyukw ^ b_uf68q1;\n  assign y_90c2bt = a_ibyukw ? w_5vdlca : b_uf68q1;\n  wire t_ysy623;\n  assign t_ysy623 = a_mrkzpe & b_osi183;\n  assign t_ysy623 = c_oyughz;\n  assign y_khviak = t_ysy623;\nendmodule\n", "log": "Error: net 't_ysy623' is assigned from more than one source."}
{"id": 692, "label": "clean", "template_id": "clean_0", "code": "module m_5o23qm(input a_ilu9ip, input b_13tvfh, output y_h4af1w);\n  wire w_lhnj09;\n  assign w_lhnj09 = a_nmby4e ^ b_h8587n;\n  assign y_pjh0ax = a_nmby4e ? w_lhnj09 : b_h8587n;\n  assign y_h4af1w = a_ilu9ip & b_13tvfh;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 693, "label": "latch_inference", "template_id": "latch_0", "code": "module m_4baugx(input en_qw09e5, input d_lgi520, output reg q_u1oruf);\n  wire w_hqoe3o;\n  assign w_hqoe3o = a_ux7ql9 ^ b_c1cb9k;\n  assign y_vuc6ya = a_ux7ql9 ? w_hqoe3o : b_c1cb9k;\n  always @(*) begin\n    if (en_qw09e5) q_u1oruf = d_lgi520;\n  end\nendmodule\n", "log": "Warning: signal 'q_u1oruf' may not be assigned on all control paths."}
{"id": 694, "label": "comb_loop", "template_id": "loop_0", "code": "module m_fhqtri(output a_9g65b8, output b_58lniz);\n  wire w_ipzx8e;\n  assign w_ipzx8e = a_n4rp2m ^ b_o4m0dm;\n  assign y_q9fa3c = a_n4rp2m ? w_ipzx8e : b_o4m0dm;\n  assign a_9g65b8 = b_58lniz;\n  assign b_58lniz = a_9g65b8;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 695, "label": "missing_default", "template_id": "case_1", "code": "module m_ger4k3(input [1:0] sel_96uxxj, output reg y_0nzi5o);\n  wire w_r7okob;\n  assign w_r7okob = a_pcn1gf ^ b_qdagl9;\n  assign y_zymeqs = a_pcn1gf ? w_r7okob : b_qdagl9;\n  always @(*) begin\n    case(sel_96uxxj)\n      2'b00: y_0nzi5o = 1'b0;\n      2'b01: y_0nzi5o = 1'b1;\n      2'b10: y_0nzi5o = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 696, "label": "unused_signal", "template_id": "unused_0", "code": "module m_rokxr3(input a_mkbyk3, input b_jfhwpl, output y_s6khai);\n  wire w_vgcqtl;\n  assign w_vgcqtl = a_3g3fu3 ^ b_5f7at4;\n  assign y_gd56l5 = a_3g3fu3 ? w_vgcqtl : b_5f7at4;\n  wire t_d475mi;\n  assign y_s6khai = a_mkbyk3 & b_jfhwpl;\nendmodule\n", "log": "Warning: declaration 't_d475mi' does not affect outputs."}
{"id": 697, "label": "clean", "template_id": "clean_0", "code": "module m_gb4ue8(input a_8mxogp, input b_26kxxn, output y_7ew7pu);\n  wire w_8wfzq0;\n  assign w_8wfzq0 = a_oj61mb ^ b_e0hcj7;\n  assign y_f73817 = a_oj61mb ? w_8wfzq0 : b_e0hcj7;\n  assign y_7ew7pu = a_8mxogp & b_26kxxn;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 698, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_rlzvg6(input clk_rk28ne, input d_ict0sy, output reg q_2c7bsd);\n  wire w_e1jkio;\n  assign w_e1jkio = a_d3qyte ^ b_xj289r;\n  assign y_ann2eh = a_d3qyte ? w_e1jkio : b_xj289r;\n  always @(posedge clk_rk28ne) begin\n    q_2c7bsd = d_ict0sy;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_2c7bsd'."}
{"id": 699, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_yf96ui(input clk_su6gop, input d_mg3fui, output reg q_vfd5o7);\n  wire w_wfjgr5;\n  assign w_wfjgr5 = a_bkwuga ^ b_osjngy;\n  assign y_a1252l = a_bkwuga ? w_wfjgr5 : b_osjngy;\n  always @(posedge clk_su6gop) begin\n    q_vfd5o7 = d_mg3fui;\n    q_vfd5o7 = q_vfd5o7;\n    // extra ops using tmp_tk88im\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_vfd5o7'."}
{"id": 700, "label": "unused_signal", "template_id": "unused_1", "code": "module m_3w2v2o(input a_h5u2bu, input b_gc5g1b, output y_6cm7kp);\n  wire w_a67arz;\n  assign w_a67arz = a_r028m1 ^ b_y8nlye;\n  assign y_feekjl = a_r028m1 ? w_a67arz : b_y8nlye;\n  wire t_fdmwt7;\n  assign t_fdmwt7 = a_h5u2bu | b_gc5g1b;\n  assign y_6cm7kp = a_h5u2bu & b_gc5g1b;\nendmodule\n", "log": "Warning: declaration 't_fdmwt7' does not affect outputs."}
{"id": 701, "label": "clean", "template_id": "clean_0", "code": "module m_8qyqhr(input a_rm2e3o, input b_d0jl4e, output y_tg9ud1);\n  wire w_sjrvct;\n  assign w_sjrvct = a_n4hvfr ^ b_4w6v2d;\n  assign y_9wsvyq = a_n4hvfr ? w_sjrvct : b_4w6v2d;\n  assign y_tg9ud1 = a_rm2e3o & b_d0jl4e;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 702, "label": "clean", "template_id": "clean_0", "code": "module m_houbmr(input a_7a8hbx, input b_r3ubw2, output y_r0xmig);\n  wire w_0nnqa4;\n  assign w_0nnqa4 = a_llnocs ^ b_os7odj;\n  assign y_df3otu = a_llnocs ? w_0nnqa4 : b_os7odj;\n  assign y_r0xmig = a_7a8hbx & b_r3ubw2;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 703, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_fvlhu0(a_7yo0dy, b_hffayw, y_2bug5m) input a_7yo0dy, b_hffayw; output y_2bug5m assign y_2bug5m = a_7yo0dy | b_hffayw; endmodule", "log": "Error: expected ';' before statement."}
{"id": 704, "label": "missing_default", "template_id": "case_1", "code": "module m_0ybn0w(input [1:0] sel_5ev5v1, output reg y_8zfwpj);\n  wire w_zzi27p;\n  assign w_zzi27p = a_5kih1c ^ b_vtx35f;\n  assign y_76qgep = a_5kih1c ? w_zzi27p : b_vtx35f;\n  always @(*) begin\n    case(sel_5ev5v1)\n      2'b00: y_8zfwpj = 1'b0;\n      2'b01: y_8zfwpj = 1'b1;\n      2'b10: y_8zfwpj = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 705, "label": "missing_default", "template_id": "case_0", "code": "module m_tnfee0(input [1:0] sel_5fqpbg, output reg y_i4xbbb);\n  wire w_dciek7;\n  assign w_dciek7 = a_0ip9yc ^ b_x44a40;\n  assign y_zs4i1w = a_0ip9yc ? w_dciek7 : b_x44a40;\n  always @(*) begin\n    case(sel_5fqpbg)\n      2'b00: y_i4xbbb = 1'b0;\n      2'b01: y_i4xbbb = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 706, "label": "latch_inference", "template_id": "latch_0", "code": "module m_urd00b(input en_m1i3ne, input d_f6sc4p, output reg q_pdslo4);\n  wire w_w6az2y;\n  assign w_w6az2y = a_mxfuuk ^ b_hzk6w7;\n  assign y_iu3wd3 = a_mxfuuk ? w_w6az2y : b_hzk6w7;\n  always @(*) begin\n    if (en_m1i3ne) q_pdslo4 = d_f6sc4p;\n  end\nendmodule\n", "log": "Warning: signal 'q_pdslo4' may not be assigned on all control paths."}
{"id": 707, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_4grsfy(input a_c11gqk, input b_0s5m2d, input c_t35op1, output y_ouechj);\n  wire w_l7io50;\n  assign w_l7io50 = a_8sin7n ^ b_gbkft3;\n  assign y_7wbk9x = a_8sin7n ? w_l7io50 : b_gbkft3;\n  wire t_04xuhe;\n  assign t_04xuhe = a_c11gqk & b_0s5m2d;\n  assign t_04xuhe = c_t35op1;\n  assign y_ouechj = t_04xuhe;\nendmodule\n", "log": "Error: net 't_04xuhe' is assigned from more than one source."}
{"id": 708, "label": "clean", "template_id": "clean_0", "code": "module m_derrup(input a_r05375, input b_oo38jg, output y_2j16cm);\n  wire w_7j1fcl;\n  assign w_7j1fcl = a_vgfexd ^ b_mjnsoo;\n  assign y_if3jka = a_vgfexd ? w_7j1fcl : b_mjnsoo;\n  assign y_2j16cm = a_r05375 & b_oo38jg;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 709, "label": "clean", "template_id": "clean_0", "code": "module m_u9e739(input a_nyit9r, input b_z1q0bt, output y_o9gb2n);\n  wire w_m7ttj3;\n  assign w_m7ttj3 = a_0rwwck ^ b_fehvgg;\n  assign y_jfdjsm = a_0rwwck ? w_m7ttj3 : b_fehvgg;\n  assign y_o9gb2n = a_nyit9r & b_z1q0bt;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 710, "label": "clean", "template_id": "clean_0", "code": "module m_an2sew(input a_9a8m2f, input b_6tqkdr, output y_euam9w);\n  wire w_anux9o;\n  assign w_anux9o = a_oweaj6 ^ b_ydg1ps;\n  assign y_im4xam = a_oweaj6 ? w_anux9o : b_ydg1ps;\n  assign y_euam9w = a_9a8m2f & b_6tqkdr;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 711, "label": "unused_signal", "template_id": "unused_1", "code": "module m_upu0hr(input a_esu6i1, input b_yteo4g, output y_c2z4at);\n  wire w_oqq947;\n  assign w_oqq947 = a_bdw5pa ^ b_6ecfz1;\n  assign y_zzguf3 = a_bdw5pa ? w_oqq947 : b_6ecfz1;\n  wire t_bea6gn;\n  assign t_bea6gn = a_esu6i1 | b_yteo4g;\n  assign y_c2z4at = a_esu6i1 & b_yteo4g;\nendmodule\n", "log": "Warning: declaration 't_bea6gn' does not affect outputs."}
{"id": 712, "label": "clean", "template_id": "clean_0", "code": "module m_m1jjyq(input a_v8it7i, input b_i5g4jr, output y_jhbycd);\n  wire w_953ma2;\n  assign w_953ma2 = a_kwhj2e ^ b_ioz3py;\n  assign y_5n31d4 = a_kwhj2e ? w_953ma2 : b_ioz3py;\n  assign y_jhbycd = a_v8it7i & b_i5g4jr;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 713, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_68qp9a(a_hetrrb, b_t0xa5v, y_dmbo9b) input a_hetrrb, b_t0xa5v; output y_dmbo9b assign y_dmbo9b = a_hetrrb | b_t0xa5v; endmodule", "log": "Error: expected ';' before statement."}
{"id": 714, "label": "width_mismatch", "template_id": "width_1", "code": "module m_aku0v3(input [7:0] a_dyby8l, output [0:0] y_ueemph);\n  wire w_fs2a36;\n  assign w_fs2a36 = a_ozn76k ^ b_3fafsi;\n  assign y_avk6bh = a_ozn76k ? w_fs2a36 : b_3fafsi;\n  wire p_kbfvax;\n  assign p_kbfvax = a_dyby8l[0];\n  assign y_ueemph = {p_kbfvax, a_dyby8l[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_ueemph'."}
{"id": 715, "label": "comb_loop", "template_id": "loop_0", "code": "module m_oucasg(output a_1qvja9, output b_wjyiaw);\n  wire w_iyrmmr;\n  assign w_iyrmmr = a_16kc1l ^ b_zpzk1r;\n  assign y_5l0zwv = a_16kc1l ? w_iyrmmr : b_zpzk1r;\n  assign a_1qvja9 = b_wjyiaw;\n  assign b_wjyiaw = a_1qvja9;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 716, "label": "comb_loop", "template_id": "loop_1", "code": "module m_jwtwa3(output a_ske6f0, output b_6gp0am);\n  wire w_8e1lky;\n  assign w_8e1lky = a_lcyf29 ^ b_dpl79s;\n  assign y_bgsnv1 = a_lcyf29 ? w_8e1lky : b_dpl79s;\n  wire x_ddsr1n;\n  assign x_ddsr1n = a_ske6f0;\n  assign a_ske6f0 = b_6gp0am;\n  assign b_6gp0am = x_ddsr1n;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 717, "label": "clean", "template_id": "clean_0", "code": "module m_lhys3d(input a_hmphyx, input b_wm046e, output y_sgyqut);\n  wire w_w7dn00;\n  assign w_w7dn00 = a_ndgjqe ^ b_7q2pf9;\n  assign y_tnzg45 = a_ndgjqe ? w_w7dn00 : b_7q2pf9;\n  assign y_sgyqut = a_hmphyx & b_wm046e;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 718, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_ok7dtw(input clk_uqx9cc, input d_ve1g1v, output reg q_w5m0v3);\n  wire w_hktlpw;\n  assign w_hktlpw = a_33htzy ^ b_g04xc7;\n  assign y_6rtvx1 = a_33htzy ? w_hktlpw : b_g04xc7;\n  always @(posedge clk_uqx9cc) begin\n    q_w5m0v3 = d_ve1g1v;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_w5m0v3'."}
{"id": 719, "label": "comb_loop", "template_id": "loop_0", "code": "module m_wyr2mo(output a_qsybpi, output b_lwe97e);\n  wire w_3c6wdl;\n  assign w_3c6wdl = a_rm5hf2 ^ b_paaqrz;\n  assign y_lcmoqz = a_rm5hf2 ? w_3c6wdl : b_paaqrz;\n  assign a_qsybpi = b_lwe97e;\n  assign b_lwe97e = a_qsybpi;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 720, "label": "missing_default", "template_id": "case_1", "code": "module m_9c2q1g(input [1:0] sel_nvvzj7, output reg y_ycfte1);\n  wire w_ev8x63;\n  assign w_ev8x63 = a_b9vhbp ^ b_u0dytm;\n  assign y_8p0xuw = a_b9vhbp ? w_ev8x63 : b_u0dytm;\n  always @(*) begin\n    case(sel_nvvzj7)\n      2'b00: y_ycfte1 = 1'b0;\n      2'b01: y_ycfte1 = 1'b1;\n      2'b10: y_ycfte1 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 721, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_itkqsm(a_rc9r72, b_sqli9o, y_miul1l) input a_rc9r72, b_sqli9o; output y_miul1l assign y_miul1l = a_rc9r72 | b_sqli9o; endmodule", "log": "Error: expected ';' before statement."}
{"id": 722, "label": "clean", "template_id": "clean_0", "code": "module m_e0auwu(input a_noppvv, input b_bzzinh, output y_aegy11);\n  wire w_zs3thu;\n  assign w_zs3thu = a_xzsvg5 ^ b_5zmkdp;\n  assign y_s1mdbj = a_xzsvg5 ? w_zs3thu : b_5zmkdp;\n  assign y_aegy11 = a_noppvv & b_bzzinh;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 723, "label": "unused_signal", "template_id": "unused_0", "code": "module m_hegw7h(input a_1qipo5, input b_wlkufp, output y_bva4jy);\n  wire w_g72zep;\n  assign w_g72zep = a_611zkr ^ b_oz8b7h;\n  assign y_uma6c3 = a_611zkr ? w_g72zep : b_oz8b7h;\n  wire t_lchrd1;\n  assign y_bva4jy = a_1qipo5 & b_wlkufp;\nendmodule\n", "log": "Warning: declaration 't_lchrd1' does not affect outputs."}
{"id": 724, "label": "clean", "template_id": "clean_0", "code": "module m_8hadn1(input a_slsn28, input b_g3kzhj, output y_0gh51u);\n  wire w_yixr1s;\n  assign w_yixr1s = a_wsq16k ^ b_j3e4rj;\n  assign y_gf49e0 = a_wsq16k ? w_yixr1s : b_j3e4rj;\n  assign y_0gh51u = a_slsn28 & b_g3kzhj;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 725, "label": "missing_default", "template_id": "case_0", "code": "module m_b7fiwo(input [1:0] sel_vk8irx, output reg y_gn418f);\n  wire w_jr2psp;\n  assign w_jr2psp = a_i0tisg ^ b_gsdeto;\n  assign y_ky35pa = a_i0tisg ? w_jr2psp : b_gsdeto;\n  always @(*) begin\n    case(sel_vk8irx)\n      2'b00: y_gn418f = 1'b0;\n      2'b01: y_gn418f = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 726, "label": "unused_signal", "template_id": "unused_0", "code": "module m_dq0hcc(input a_ma91y8, input b_tsb78m, output y_sv3dy2);\n  wire w_5azjh2;\n  assign w_5azjh2 = a_0af3wd ^ b_6w97qg;\n  assign y_n92awm = a_0af3wd ? w_5azjh2 : b_6w97qg;\n  wire t_adhbjh;\n  assign y_sv3dy2 = a_ma91y8 & b_tsb78m;\nendmodule\n", "log": "Warning: declaration 't_adhbjh' does not affect outputs."}
{"id": 727, "label": "clean", "template_id": "clean_0", "code": "module m_0cyj0f(input a_sz7ouk, input b_0vqx8q, output y_y5eaz9);\n  wire w_tyzd6y;\n  assign w_tyzd6y = a_72vplc ^ b_bv64py;\n  assign y_7g7n0l = a_72vplc ? w_tyzd6y : b_bv64py;\n  assign y_y5eaz9 = a_sz7ouk & b_0vqx8q;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 728, "label": "clean", "template_id": "clean_0", "code": "module m_poljlf(input a_ztguhm, input b_a41lef, output y_moo3ng);\n  wire w_ezirqu;\n  assign w_ezirqu = a_7w9t1r ^ b_wwmep8;\n  assign y_5hbjt8 = a_7w9t1r ? w_ezirqu : b_wwmep8;\n  assign y_moo3ng = a_ztguhm & b_a41lef;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 729, "label": "comb_loop", "template_id": "loop_0", "code": "module m_0kjp70(output a_8ui2c3, output b_vzxy7k);\n  wire w_zxn6hj;\n  assign w_zxn6hj = a_mr9woo ^ b_k6xat9;\n  assign y_skizul = a_mr9woo ? w_zxn6hj : b_k6xat9;\n  assign a_8ui2c3 = b_vzxy7k;\n  assign b_vzxy7k = a_8ui2c3;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 730, "label": "clean", "template_id": "clean_0", "code": "module m_ethggk(input a_ve36d5, input b_zpc34k, output y_ce0sh9);\n  wire w_68a6e6;\n  assign w_68a6e6 = a_dbp3go ^ b_0g6fqg;\n  assign y_j2sjg8 = a_dbp3go ? w_68a6e6 : b_0g6fqg;\n  assign y_ce0sh9 = a_ve36d5 & b_zpc34k;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 731, "label": "latch_inference", "template_id": "latch_1", "code": "module m_u3lp3s(input en_mwrzlk, input d_dxh244, output reg q_sdifc6);\n  wire w_efeh8t;\n  assign w_efeh8t = a_yknjnx ^ b_64u2r0;\n  assign y_29j79i = a_yknjnx ? w_efeh8t : b_64u2r0;\n  always @(*) begin\n    if (en_mwrzlk) q_sdifc6 = d_dxh244;\n    // other path leaves q_sdifc6 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_sdifc6' may not be assigned on all control paths."}
{"id": 732, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_jcti1s(input a_t3hpwt, b_i7t031 output y_4mrotk); assign y_4mrotk = a_t3hpwt & b_i7t031 endmodule", "log": "Error: parse failed near port list."}
{"id": 733, "label": "clean", "template_id": "clean_0", "code": "module m_a4kv2q(input a_vhne77, input b_xigmio, output y_dl9rkr);\n  wire w_cjlubb;\n  assign w_cjlubb = a_vdawgu ^ b_qt9grb;\n  assign y_3sp6qo = a_vdawgu ? w_cjlubb : b_qt9grb;\n  assign y_dl9rkr = a_vhne77 & b_xigmio;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 734, "label": "clean", "template_id": "clean_0", "code": "module m_i8ovs0(input a_4hlt8l, input b_l7txp9, output y_ayaz6l);\n  wire w_fxvltc;\n  assign w_fxvltc = a_8v7e5w ^ b_6bfbpd;\n  assign y_p5k1zy = a_8v7e5w ? w_fxvltc : b_6bfbpd;\n  assign y_ayaz6l = a_4hlt8l & b_l7txp9;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 735, "label": "clean", "template_id": "clean_0", "code": "module m_uvw10w(input a_zud03j, input b_rwryyk, output y_1gx6c7);\n  wire w_xuv9s2;\n  assign w_xuv9s2 = a_twl6zs ^ b_xlrsjj;\n  assign y_kae8o6 = a_twl6zs ? w_xuv9s2 : b_xlrsjj;\n  assign y_1gx6c7 = a_zud03j & b_rwryyk;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 736, "label": "width_mismatch", "template_id": "width_1", "code": "module m_0wa36o(input [15:0] a_k7gw8s, output [0:0] y_cy0tna);\n  wire w_ifyyr4;\n  assign w_ifyyr4 = a_8xc2ys ^ b_04jiaf;\n  assign y_bldmwm = a_8xc2ys ? w_ifyyr4 : b_04jiaf;\n  wire p_mdqoic;\n  assign p_mdqoic = a_k7gw8s[0];\n  assign y_cy0tna = {p_mdqoic, a_k7gw8s[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_cy0tna'."}
{"id": 737, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_fahg02(input a_alyq9b, input b_ucg7bd, input c_eq9x1x, output y_mc3sxf);\n  wire w_d7cx8w;\n  assign w_d7cx8w = a_7v7jv3 ^ b_vlmlqt;\n  assign y_n29isu = a_7v7jv3 ? w_d7cx8w : b_vlmlqt;\n  wire t_whcp5x;\n  assign t_whcp5x = a_alyq9b & b_ucg7bd;\n  assign t_whcp5x = c_eq9x1x;\n  assign y_mc3sxf = t_whcp5x;\nendmodule\n", "log": "Error: net 't_whcp5x' is assigned from more than one source."}
{"id": 738, "label": "comb_loop", "template_id": "loop_0", "code": "module m_rfqrh7(output a_0ag7u0, output b_ouluez);\n  wire w_ucxaq5;\n  assign w_ucxaq5 = a_wo7gg4 ^ b_0g0qhf;\n  assign y_0b7pyy = a_wo7gg4 ? w_ucxaq5 : b_0g0qhf;\n  assign a_0ag7u0 = b_ouluez;\n  assign b_ouluez = a_0ag7u0;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 739, "label": "latch_inference", "template_id": "latch_0", "code": "module m_g2q1vn(input en_ubye7l, input d_9s5bc7, output reg q_0xer5x);\n  wire w_8gm4kc;\n  assign w_8gm4kc = a_635hf2 ^ b_2dego5;\n  assign y_h9sobe = a_635hf2 ? w_8gm4kc : b_2dego5;\n  always @(*) begin\n    if (en_ubye7l) q_0xer5x = d_9s5bc7;\n  end\nendmodule\n", "log": "Warning: signal 'q_0xer5x' may not be assigned on all control paths."}
{"id": 740, "label": "comb_loop", "template_id": "loop_1", "code": "module m_6zx3do(output a_s74too, output b_yh7ov2);\n  wire w_im7r8j;\n  assign w_im7r8j = a_n99sm8 ^ b_keidwc;\n  assign y_49k6va = a_n99sm8 ? w_im7r8j : b_keidwc;\n  wire x_i7x9ij;\n  assign x_i7x9ij = a_s74too;\n  assign a_s74too = b_yh7ov2;\n  assign b_yh7ov2 = x_i7x9ij;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 741, "label": "latch_inference", "template_id": "latch_0", "code": "module m_vjt6rt(input en_mzjaee, input d_g31bv9, output reg q_3f0kl5);\n  wire w_3ttgu3;\n  assign w_3ttgu3 = a_quu1aw ^ b_risbqf;\n  assign y_pl2t6s = a_quu1aw ? w_3ttgu3 : b_risbqf;\n  always @(*) begin\n    if (en_mzjaee) q_3f0kl5 = d_g31bv9;\n  end\nendmodule\n", "log": "Warning: signal 'q_3f0kl5' may not be assigned on all control paths."}
{"id": 742, "label": "clean", "template_id": "clean_0", "code": "module m_mkv3f7(input a_lgxbyn, input b_w6dme9, output y_f854jn);\n  wire w_7shweh;\n  assign w_7shweh = a_4r1iio ^ b_9dhcp3;\n  assign y_5cfrnu = a_4r1iio ? w_7shweh : b_9dhcp3;\n  assign y_f854jn = a_lgxbyn & b_w6dme9;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 743, "label": "latch_inference", "template_id": "latch_0", "code": "module m_zjda3w(input en_tsfuzd, input d_33uq5g, output reg q_eqdu5p);\n  wire w_x8ei0r;\n  assign w_x8ei0r = a_q17lt8 ^ b_uv23gi;\n  assign y_67il53 = a_q17lt8 ? w_x8ei0r : b_uv23gi;\n  always @(*) begin\n    if (en_tsfuzd) q_eqdu5p = d_33uq5g;\n  end\nendmodule\n", "log": "Warning: signal 'q_eqdu5p' may not be assigned on all control paths."}
{"id": 744, "label": "clean", "template_id": "clean_0", "code": "module m_ysxvzk(input a_yvwkdc, input b_3btj8p, output y_wg80cc);\n  wire w_17s8yq;\n  assign w_17s8yq = a_b1l555 ^ b_phcw1f;\n  assign y_ibz3uh = a_b1l555 ? w_17s8yq : b_phcw1f;\n  assign y_wg80cc = a_yvwkdc & b_3btj8p;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 745, "label": "unused_signal", "template_id": "unused_1", "code": "module m_m1lrkq(input a_xh4yy8, input b_b14g7i, output y_uuwh3u);\n  wire w_19gcqn;\n  assign w_19gcqn = a_lratq4 ^ b_btb6eq;\n  assign y_i489lr = a_lratq4 ? w_19gcqn : b_btb6eq;\n  wire t_39jh4j;\n  assign t_39jh4j = a_xh4yy8 | b_b14g7i;\n  assign y_uuwh3u = a_xh4yy8 & b_b14g7i;\nendmodule\n", "log": "Warning: declaration 't_39jh4j' does not affect outputs."}
{"id": 746, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_siviri(a_uwex23, b_ujmr0k, y_3hieqf) input a_uwex23, b_ujmr0k; output y_3hieqf assign y_3hieqf = a_uwex23 | b_ujmr0k; endmodule", "log": "Error: expected ';' before statement."}
{"id": 747, "label": "clean", "template_id": "clean_0", "code": "module m_1b95ju(input a_890bul, input b_lmwkgw, output y_18ci9f);\n  wire w_91288p;\n  assign w_91288p = a_cz1qye ^ b_b7xzq3;\n  assign y_viowbm = a_cz1qye ? w_91288p : b_b7xzq3;\n  assign y_18ci9f = a_890bul & b_lmwkgw;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 748, "label": "latch_inference", "template_id": "latch_1", "code": "module m_467oom(input en_1iozzd, input d_5va4h0, output reg q_fc5tmf);\n  wire w_r1qcgc;\n  assign w_r1qcgc = a_900kro ^ b_4c2sph;\n  assign y_oym6ga = a_900kro ? w_r1qcgc : b_4c2sph;\n  always @(*) begin\n    if (en_1iozzd) q_fc5tmf = d_5va4h0;\n    // other path leaves q_fc5tmf unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_fc5tmf' may not be assigned on all control paths."}
{"id": 749, "label": "clean", "template_id": "clean_0", "code": "module m_vj70rr(input a_6m7jjn, input b_4iejsa, output y_oxr0dg);\n  wire w_opr91z;\n  assign w_opr91z = a_yikbi7 ^ b_il3v73;\n  assign y_0hg81y = a_yikbi7 ? w_opr91z : b_il3v73;\n  assign y_oxr0dg = a_6m7jjn & b_4iejsa;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 750, "label": "comb_loop", "template_id": "loop_1", "code": "module m_9be4jo(output a_q1zros, output b_omirct);\n  wire w_9unz7u;\n  assign w_9unz7u = a_9e4kuv ^ b_56bglh;\n  assign y_ig87ng = a_9e4kuv ? w_9unz7u : b_56bglh;\n  wire x_tty8iy;\n  assign x_tty8iy = a_q1zros;\n  assign a_q1zros = b_omirct;\n  assign b_omirct = x_tty8iy;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 751, "label": "latch_inference", "template_id": "latch_1", "code": "module m_lf9pk0(input en_cduu7y, input d_pohdia, output reg q_avn5eh);\n  wire w_jf7gx0;\n  assign w_jf7gx0 = a_fx55ri ^ b_a0rxtm;\n  assign y_4fysaw = a_fx55ri ? w_jf7gx0 : b_a0rxtm;\n  always @(*) begin\n    if (en_cduu7y) q_avn5eh = d_pohdia;\n    // other path leaves q_avn5eh unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_avn5eh' may not be assigned on all control paths."}
{"id": 752, "label": "missing_default", "template_id": "case_1", "code": "module m_nzw9ea(input [1:0] sel_d0ke4v, output reg y_d0qs7c);\n  wire w_wtjl54;\n  assign w_wtjl54 = a_5xxqpv ^ b_bc6rmv;\n  assign y_alw4sr = a_5xxqpv ? w_wtjl54 : b_bc6rmv;\n  always @(*) begin\n    case(sel_d0ke4v)\n      2'b00: y_d0qs7c = 1'b0;\n      2'b01: y_d0qs7c = 1'b1;\n      2'b10: y_d0qs7c = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 753, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_3m9a7g(input a_jjdhfl, input b_tou42z, input c_vhrlqw, output y_5agkmg);\n  wire w_ihc2b0;\n  assign w_ihc2b0 = a_u6pt7v ^ b_tsuqto;\n  assign y_wsgzdo = a_u6pt7v ? w_ihc2b0 : b_tsuqto;\n  wire t_190x3m;\n  assign t_190x3m = a_jjdhfl & b_tou42z;\n  assign t_190x3m = c_vhrlqw;\n  assign y_5agkmg = t_190x3m;\nendmodule\n", "log": "Error: net 't_190x3m' is assigned from more than one source."}
{"id": 754, "label": "unused_signal", "template_id": "unused_0", "code": "module m_487qm8(input a_q4kq47, input b_0x5vb9, output y_apine0);\n  wire w_qtftvv;\n  assign w_qtftvv = a_j9smvz ^ b_fp0ktx;\n  assign y_qhcvh8 = a_j9smvz ? w_qtftvv : b_fp0ktx;\n  wire t_tig6do;\n  assign y_apine0 = a_q4kq47 & b_0x5vb9;\nendmodule\n", "log": "Warning: declaration 't_tig6do' does not affect outputs."}
{"id": 755, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_pmq3qv(a_xslhcz, b_4vrcd5, y_d5sr3s) input a_xslhcz, b_4vrcd5; output y_d5sr3s assign y_d5sr3s = a_xslhcz | b_4vrcd5; endmodule", "log": "Error: expected ';' before statement."}
{"id": 756, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_lulsyi(input a_r0gbef, input b_w76ar6, input c_jyncjx, output y_ykbswi);\n  wire w_wuxy5c;\n  assign w_wuxy5c = a_gtm6d9 ^ b_elqgj6;\n  assign y_fpy6jl = a_gtm6d9 ? w_wuxy5c : b_elqgj6;\n  wire t_tsa87c;\n  assign t_tsa87c = a_r0gbef & b_w76ar6;\n  assign t_tsa87c = (c_jyncjx) ? a_r0gbef : b_w76ar6;\n  assign y_ykbswi = t_tsa87c;\nendmodule\n", "log": "Error: net 't_tsa87c' is assigned from more than one source."}
{"id": 757, "label": "width_mismatch", "template_id": "width_0", "code": "module m_wfq6lc(input [3:0] a_fh66db, output [1:0] y_isyuuw);\n  wire w_80ibnr;\n  assign w_80ibnr = a_uxgcbe ^ b_gde56t;\n  assign y_lh81yv = a_uxgcbe ? w_80ibnr : b_gde56t;\n  assign y_isyuuw = a_fh66db;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_isyuuw'."}
{"id": 758, "label": "latch_inference", "template_id": "latch_1", "code": "module m_uosbfn(input en_evvowk, input d_o1e3av, output reg q_ie8ds9);\n  wire w_vfxm1f;\n  assign w_vfxm1f = a_niid5f ^ b_xxql2w;\n  assign y_3ocw75 = a_niid5f ? w_vfxm1f : b_xxql2w;\n  always @(*) begin\n    if (en_evvowk) q_ie8ds9 = d_o1e3av;\n    // other path leaves q_ie8ds9 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_ie8ds9' may not be assigned on all control paths."}
{"id": 759, "label": "comb_loop", "template_id": "loop_0", "code": "module m_wee1n2(output a_8wvdgj, output b_27a4jm);\n  wire w_wum8dq;\n  assign w_wum8dq = a_x10mry ^ b_ricpd3;\n  assign y_np1mqq = a_x10mry ? w_wum8dq : b_ricpd3;\n  assign a_8wvdgj = b_27a4jm;\n  assign b_27a4jm = a_8wvdgj;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 760, "label": "unused_signal", "template_id": "unused_1", "code": "module m_oj59wh(input a_0ri4d1, input b_cjf9sb, output y_ett6da);\n  wire w_tkqwiq;\n  assign w_tkqwiq = a_fowpnp ^ b_rx2dmo;\n  assign y_xttbrv = a_fowpnp ? w_tkqwiq : b_rx2dmo;\n  wire t_0ktf7n;\n  assign t_0ktf7n = a_0ri4d1 | b_cjf9sb;\n  assign y_ett6da = a_0ri4d1 & b_cjf9sb;\nendmodule\n", "log": "Warning: declaration 't_0ktf7n' does not affect outputs."}
{"id": 761, "label": "clean", "template_id": "clean_0", "code": "module m_ah8bv1(input a_gdgfg8, input b_rmkm7r, output y_6ph9xl);\n  wire w_xqlxwv;\n  assign w_xqlxwv = a_e4sn4b ^ b_47nzcx;\n  assign y_mui5h1 = a_e4sn4b ? w_xqlxwv : b_47nzcx;\n  assign y_6ph9xl = a_gdgfg8 & b_rmkm7r;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 762, "label": "clean", "template_id": "clean_0", "code": "module m_j5elku(input a_6xa6fz, input b_2zeprp, output y_csxpid);\n  wire w_dwhhe1;\n  assign w_dwhhe1 = a_j5p3ns ^ b_x0e6nm;\n  assign y_ckf0wv = a_j5p3ns ? w_dwhhe1 : b_x0e6nm;\n  assign y_csxpid = a_6xa6fz & b_2zeprp;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 763, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_p4m1s9(a_ahv6wk, b_2jjohb, y_i5p0jk) input a_ahv6wk, b_2jjohb; output y_i5p0jk assign y_i5p0jk = a_ahv6wk | b_2jjohb; endmodule", "log": "Error: expected ';' before statement."}
{"id": 764, "label": "width_mismatch", "template_id": "width_0", "code": "module m_6z2mty(input [15:0] a_6fe5wv, output [0:0] y_weypd4);\n  wire w_f6x7ix;\n  assign w_f6x7ix = a_na7du3 ^ b_0zjl5q;\n  assign y_8gxd0h = a_na7du3 ? w_f6x7ix : b_0zjl5q;\n  assign y_weypd4 = a_6fe5wv;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_weypd4'."}
{"id": 765, "label": "unused_signal", "template_id": "unused_1", "code": "module m_i1ikyg(input a_p2qedt, input b_huwfc2, output y_fqcb5p);\n  wire w_c0pu2g;\n  assign w_c0pu2g = a_nnw2fg ^ b_kuvgca;\n  assign y_481njs = a_nnw2fg ? w_c0pu2g : b_kuvgca;\n  wire t_1cmxuw;\n  assign t_1cmxuw = a_p2qedt | b_huwfc2;\n  assign y_fqcb5p = a_p2qedt & b_huwfc2;\nendmodule\n", "log": "Warning: declaration 't_1cmxuw' does not affect outputs."}
{"id": 766, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_yfrxmx(a_b2e1a1, b_3mu3zq, y_kaoocp) input a_b2e1a1, b_3mu3zq; output y_kaoocp assign y_kaoocp = a_b2e1a1 | b_3mu3zq; endmodule", "log": "Error: expected ';' before statement."}
{"id": 767, "label": "unused_signal", "template_id": "unused_1", "code": "module m_zuap62(input a_nw24ao, input b_eicahr, output y_5k7qdq);\n  wire w_2crxur;\n  assign w_2crxur = a_vdgmgg ^ b_7udjnq;\n  assign y_fx402i = a_vdgmgg ? w_2crxur : b_7udjnq;\n  wire t_uaxtja;\n  assign t_uaxtja = a_nw24ao | b_eicahr;\n  assign y_5k7qdq = a_nw24ao & b_eicahr;\nendmodule\n", "log": "Warning: declaration 't_uaxtja' does not affect outputs."}
{"id": 768, "label": "clean", "template_id": "clean_0", "code": "module m_xdve21(input a_8ot1xo, input b_0wu7f8, output y_m7f0kz);\n  wire w_wwu2oj;\n  assign w_wwu2oj = a_56qev0 ^ b_l35ri2;\n  assign y_8yep8n = a_56qev0 ? w_wwu2oj : b_l35ri2;\n  assign y_m7f0kz = a_8ot1xo & b_0wu7f8;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 769, "label": "clean", "template_id": "clean_0", "code": "module m_d4gnyn(input a_uk0wcx, input b_lwkva4, output y_na7rc1);\n  wire w_sxsi0o;\n  assign w_sxsi0o = a_s4o1w7 ^ b_jkcxmc;\n  assign y_7lchtj = a_s4o1w7 ? w_sxsi0o : b_jkcxmc;\n  assign y_na7rc1 = a_uk0wcx & b_lwkva4;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 770, "label": "comb_loop", "template_id": "loop_0", "code": "module m_woyavg(output a_mreys8, output b_dcpls3);\n  wire w_jljt13;\n  assign w_jljt13 = a_cu5nds ^ b_ainitz;\n  assign y_3diyz1 = a_cu5nds ? w_jljt13 : b_ainitz;\n  assign a_mreys8 = b_dcpls3;\n  assign b_dcpls3 = a_mreys8;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 771, "label": "width_mismatch", "template_id": "width_1", "code": "module m_ugp7fv(input [2:0] a_jmaur4, output [1:0] y_qqs1et);\n  wire w_sxktm3;\n  assign w_sxktm3 = a_nor4jj ^ b_ye3vay;\n  assign y_fb4eo4 = a_nor4jj ? w_sxktm3 : b_ye3vay;\n  wire p_0ax17r;\n  assign p_0ax17r = a_jmaur4[0];\n  assign y_qqs1et = {p_0ax17r, a_jmaur4[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_qqs1et'."}
{"id": 772, "label": "latch_inference", "template_id": "latch_0", "code": "module m_rwi65t(input en_p5ejsy, input d_k014oo, output reg q_fiiz4c);\n  wire w_ulj3l3;\n  assign w_ulj3l3 = a_pswnby ^ b_wbo22j;\n  assign y_08vsc0 = a_pswnby ? w_ulj3l3 : b_wbo22j;\n  always @(*) begin\n    if (en_p5ejsy) q_fiiz4c = d_k014oo;\n  end\nendmodule\n", "log": "Warning: signal 'q_fiiz4c' may not be assigned on all control paths."}
{"id": 773, "label": "width_mismatch", "template_id": "width_1", "code": "module m_wlj5m8(input [2:0] a_mpg9ap, output [1:0] y_33z9oo);\n  wire w_68istu;\n  assign w_68istu = a_n5cbk6 ^ b_im949q;\n  assign y_x96yol = a_n5cbk6 ? w_68istu : b_im949q;\n  wire p_wwyvyc;\n  assign p_wwyvyc = a_mpg9ap[0];\n  assign y_33z9oo = {p_wwyvyc, a_mpg9ap[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_33z9oo'."}
{"id": 774, "label": "clean", "template_id": "clean_0", "code": "module m_vf3isk(input a_qsn9kg, input b_gisnm7, output y_nmyox0);\n  wire w_4c46dm;\n  assign w_4c46dm = a_5ja6t8 ^ b_44sjzs;\n  assign y_zv7txm = a_5ja6t8 ? w_4c46dm : b_44sjzs;\n  assign y_nmyox0 = a_qsn9kg & b_gisnm7;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 775, "label": "unused_signal", "template_id": "unused_1", "code": "module m_c651os(input a_26rccv, input b_hcdyde, output y_j8p34z);\n  wire w_t0pf2i;\n  assign w_t0pf2i = a_ytq9ms ^ b_laq42c;\n  assign y_z4356b = a_ytq9ms ? w_t0pf2i : b_laq42c;\n  wire t_mbngmo;\n  assign t_mbngmo = a_26rccv | b_hcdyde;\n  assign y_j8p34z = a_26rccv & b_hcdyde;\nendmodule\n", "log": "Warning: declaration 't_mbngmo' does not affect outputs."}
{"id": 776, "label": "unused_signal", "template_id": "unused_0", "code": "module m_9am69g(input a_4di7sx, input b_6odmx4, output y_ybx1i0);\n  wire w_43jea9;\n  assign w_43jea9 = a_368wd4 ^ b_lci2a6;\n  assign y_nhj5ws = a_368wd4 ? w_43jea9 : b_lci2a6;\n  wire t_auavl4;\n  assign y_ybx1i0 = a_4di7sx & b_6odmx4;\nendmodule\n", "log": "Warning: declaration 't_auavl4' does not affect outputs."}
{"id": 777, "label": "clean", "template_id": "clean_0", "code": "module m_817plo(input a_0h7i6g, input b_td483v, output y_3rasd7);\n  wire w_son253;\n  assign w_son253 = a_bvxnt0 ^ b_j05un3;\n  assign y_qta4kz = a_bvxnt0 ? w_son253 : b_j05un3;\n  assign y_3rasd7 = a_0h7i6g & b_td483v;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 778, "label": "missing_default", "template_id": "case_1", "code": "module m_vrbsss(input [1:0] sel_o21p9u, output reg y_5fztli);\n  wire w_idz5p0;\n  assign w_idz5p0 = a_zxmxmt ^ b_f61up1;\n  assign y_f9gaxp = a_zxmxmt ? w_idz5p0 : b_f61up1;\n  always @(*) begin\n    case(sel_o21p9u)\n      2'b00: y_5fztli = 1'b0;\n      2'b01: y_5fztli = 1'b1;\n      2'b10: y_5fztli = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 779, "label": "width_mismatch", "template_id": "width_1", "code": "module m_by70me(input [3:0] a_of6445, output [2:0] y_2cxt2y);\n  wire w_vu9l0s;\n  assign w_vu9l0s = a_15922d ^ b_96lfqw;\n  assign y_wx9rr4 = a_15922d ? w_vu9l0s : b_96lfqw;\n  wire p_fjhvhi;\n  assign p_fjhvhi = a_of6445[0];\n  assign y_2cxt2y = {p_fjhvhi, a_of6445[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_2cxt2y'."}
{"id": 780, "label": "clean", "template_id": "clean_0", "code": "module m_3z7yk2(input a_zcpdej, input b_vpktla, output y_4o6ezc);\n  wire w_cdlxqz;\n  assign w_cdlxqz = a_ednp3h ^ b_h3q48s;\n  assign y_5yjl7f = a_ednp3h ? w_cdlxqz : b_h3q48s;\n  assign y_4o6ezc = a_zcpdej & b_vpktla;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 781, "label": "unused_signal", "template_id": "unused_1", "code": "module m_20w4hu(input a_k7xwt4, input b_tdu8gq, output y_tjvxtv);\n  wire w_qrv2xg;\n  assign w_qrv2xg = a_aeyo6s ^ b_gmgg5u;\n  assign y_0d41oo = a_aeyo6s ? w_qrv2xg : b_gmgg5u;\n  wire t_to60zr;\n  assign t_to60zr = a_k7xwt4 | b_tdu8gq;\n  assign y_tjvxtv = a_k7xwt4 & b_tdu8gq;\nendmodule\n", "log": "Warning: declaration 't_to60zr' does not affect outputs."}
{"id": 782, "label": "clean", "template_id": "clean_0", "code": "module m_nc0dwp(input a_j9mtul, input b_badm1p, output y_ephhsm);\n  wire w_oggpai;\n  assign w_oggpai = a_dq5azu ^ b_6jzfyq;\n  assign y_eflx3c = a_dq5azu ? w_oggpai : b_6jzfyq;\n  assign y_ephhsm = a_j9mtul & b_badm1p;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 783, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_qhpx86(input a_a2bc3j, input b_h9aiqr, input c_8y6hns, output y_523p9i);\n  wire w_p6e3i6;\n  assign w_p6e3i6 = a_2lkdnb ^ b_wh1diz;\n  assign y_voqkgv = a_2lkdnb ? w_p6e3i6 : b_wh1diz;\n  wire t_n89slu;\n  assign t_n89slu = a_a2bc3j & b_h9aiqr;\n  assign t_n89slu = (c_8y6hns) ? a_a2bc3j : b_h9aiqr;\n  assign y_523p9i = t_n89slu;\nendmodule\n", "log": "Error: net 't_n89slu' is assigned from more than one source."}
{"id": 784, "label": "clean", "template_id": "clean_0", "code": "module m_8qywqh(input a_j5dalf, input b_ryqi1i, output y_f2y6ib);\n  wire w_xkaiy2;\n  assign w_xkaiy2 = a_8rn36b ^ b_pl9bfp;\n  assign y_bq6nmm = a_8rn36b ? w_xkaiy2 : b_pl9bfp;\n  assign y_f2y6ib = a_j5dalf & b_ryqi1i;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 785, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_8izhix(input a_6uf38t, input b_eupndc, input c_dqi5fj, output y_nho81k);\n  wire w_fw60v8;\n  assign w_fw60v8 = a_rhks7j ^ b_9nln49;\n  assign y_rv2ahp = a_rhks7j ? w_fw60v8 : b_9nln49;\n  wire t_3lvzqw;\n  assign t_3lvzqw = a_6uf38t & b_eupndc;\n  assign t_3lvzqw = c_dqi5fj;\n  assign y_nho81k = t_3lvzqw;\nendmodule\n", "log": "Error: net 't_3lvzqw' is assigned from more than one source."}
{"id": 786, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_ggbazr(input a_ghah13, b_qcvul3 output y_kkutn2); assign y_kkutn2 = a_ghah13 & b_qcvul3 endmodule", "log": "Error: parse failed near port list."}
{"id": 787, "label": "clean", "template_id": "clean_0", "code": "module m_o5ny1o(input a_1j8s61, input b_kupsbq, output y_41tda9);\n  wire w_mhw22z;\n  assign w_mhw22z = a_cfsish ^ b_h5gs2d;\n  assign y_kaf59p = a_cfsish ? w_mhw22z : b_h5gs2d;\n  assign y_41tda9 = a_1j8s61 & b_kupsbq;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 788, "label": "comb_loop", "template_id": "loop_0", "code": "module m_t65dta(output a_hf5z0t, output b_gkxj9k);\n  wire w_jiia4e;\n  assign w_jiia4e = a_e7owjw ^ b_rd7hi1;\n  assign y_u9e0ae = a_e7owjw ? w_jiia4e : b_rd7hi1;\n  assign a_hf5z0t = b_gkxj9k;\n  assign b_gkxj9k = a_hf5z0t;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 789, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_znm1lc(input clk_k3nqhl, input d_jum1hm, output reg q_c8zflr);\n  wire w_7npmmr;\n  assign w_7npmmr = a_wluzm7 ^ b_qv1cme;\n  assign y_41fix7 = a_wluzm7 ? w_7npmmr : b_qv1cme;\n  always @(posedge clk_k3nqhl) begin\n    q_c8zflr = d_jum1hm;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_c8zflr'."}
{"id": 790, "label": "latch_inference", "template_id": "latch_0", "code": "module m_lzvzrp(input en_mwcrok, input d_hj1ss1, output reg q_86owqb);\n  wire w_tw7042;\n  assign w_tw7042 = a_04kj2e ^ b_fsg940;\n  assign y_5zujdd = a_04kj2e ? w_tw7042 : b_fsg940;\n  always @(*) begin\n    if (en_mwcrok) q_86owqb = d_hj1ss1;\n  end\nendmodule\n", "log": "Warning: signal 'q_86owqb' may not be assigned on all control paths."}
{"id": 791, "label": "clean", "template_id": "clean_0", "code": "module m_1aql3f(input a_wznl1x, input b_nb0v7b, output y_xkuh11);\n  wire w_iozqmq;\n  assign w_iozqmq = a_2lcohu ^ b_l5m6ga;\n  assign y_mui3mx = a_2lcohu ? w_iozqmq : b_l5m6ga;\n  assign y_xkuh11 = a_wznl1x & b_nb0v7b;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 792, "label": "latch_inference", "template_id": "latch_1", "code": "module m_wfbd5a(input en_ewornj, input d_c4cncz, output reg q_jvfthc);\n  wire w_6vrmbp;\n  assign w_6vrmbp = a_fg1eww ^ b_huctvm;\n  assign y_lay09t = a_fg1eww ? w_6vrmbp : b_huctvm;\n  always @(*) begin\n    if (en_ewornj) q_jvfthc = d_c4cncz;\n    // other path leaves q_jvfthc unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_jvfthc' may not be assigned on all control paths."}
{"id": 793, "label": "clean", "template_id": "clean_0", "code": "module m_uuf2rn(input a_8eod4w, input b_jk6ssk, output y_zrm4dv);\n  wire w_9rz828;\n  assign w_9rz828 = a_mi70zo ^ b_814iu1;\n  assign y_yahrpn = a_mi70zo ? w_9rz828 : b_814iu1;\n  assign y_zrm4dv = a_8eod4w & b_jk6ssk;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 794, "label": "clean", "template_id": "clean_0", "code": "module m_j1fkm8(input a_vinrlp, input b_y6ded1, output y_uu8827);\n  wire w_5450do;\n  assign w_5450do = a_t9thd6 ^ b_2q605d;\n  assign y_u2xg2g = a_t9thd6 ? w_5450do : b_2q605d;\n  assign y_uu8827 = a_vinrlp & b_y6ded1;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 795, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_i8m3s9(input a_hfvkcp, b_cv0vza output y_78gbtc); assign y_78gbtc = a_hfvkcp & b_cv0vza endmodule", "log": "Error: parse failed near port list."}
{"id": 796, "label": "comb_loop", "template_id": "loop_1", "code": "module m_0j5hqe(output a_wrcxji, output b_kg0qkt);\n  wire w_50ss06;\n  assign w_50ss06 = a_gcph29 ^ b_hmsgqy;\n  assign y_qy8j0b = a_gcph29 ? w_50ss06 : b_hmsgqy;\n  wire x_mytxc5;\n  assign x_mytxc5 = a_wrcxji;\n  assign a_wrcxji = b_kg0qkt;\n  assign b_kg0qkt = x_mytxc5;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 797, "label": "latch_inference", "template_id": "latch_1", "code": "module m_lzs5y8(input en_zz4i53, input d_c66e0r, output reg q_fyyr63);\n  wire w_ts8ewt;\n  assign w_ts8ewt = a_zj49ua ^ b_oq1a9n;\n  assign y_q9wxtd = a_zj49ua ? w_ts8ewt : b_oq1a9n;\n  always @(*) begin\n    if (en_zz4i53) q_fyyr63 = d_c66e0r;\n    // other path leaves q_fyyr63 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_fyyr63' may not be assigned on all control paths."}
{"id": 798, "label": "width_mismatch", "template_id": "width_0", "code": "module m_poj1r2(input [4:0] a_s1ejgh, output [0:0] y_dbb01o);\n  wire w_43l69m;\n  assign w_43l69m = a_8gbtwl ^ b_qfuuw9;\n  assign y_9u73il = a_8gbtwl ? w_43l69m : b_qfuuw9;\n  assign y_dbb01o = a_s1ejgh;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_dbb01o'."}
{"id": 799, "label": "width_mismatch", "template_id": "width_0", "code": "module m_vt5tga(input [2:0] a_ujrafu, output [0:0] y_xw6pzj);\n  wire w_1td1rj;\n  assign w_1td1rj = a_lw72of ^ b_2vladw;\n  assign y_s6lmwg = a_lw72of ? w_1td1rj : b_2vladw;\n  assign y_xw6pzj = a_ujrafu;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_xw6pzj'."}
{"id": 800, "label": "comb_loop", "template_id": "loop_0", "code": "module m_bz6boq(output a_cwc48f, output b_u16tkl);\n  wire w_og969x;\n  assign w_og969x = a_fz22su ^ b_nj6va1;\n  assign y_n3nopv = a_fz22su ? w_og969x : b_nj6va1;\n  assign a_cwc48f = b_u16tkl;\n  assign b_u16tkl = a_cwc48f;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 801, "label": "clean", "template_id": "clean_0", "code": "module m_krgzw4(input a_nhcn87, input b_vx0prz, output y_wgy98t);\n  wire w_ktbtkw;\n  assign w_ktbtkw = a_oqm33r ^ b_85apne;\n  assign y_yoa5dj = a_oqm33r ? w_ktbtkw : b_85apne;\n  assign y_wgy98t = a_nhcn87 & b_vx0prz;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 802, "label": "clean", "template_id": "clean_0", "code": "module m_4vr6pb(input a_i8p9ae, input b_g6gst4, output y_7b4lm2);\n  wire w_ghniz9;\n  assign w_ghniz9 = a_7x3h45 ^ b_4rc28b;\n  assign y_d47mfi = a_7x3h45 ? w_ghniz9 : b_4rc28b;\n  assign y_7b4lm2 = a_i8p9ae & b_g6gst4;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 803, "label": "unused_signal", "template_id": "unused_1", "code": "module m_woqntf(input a_k03foy, input b_a9snr2, output y_ul8fq7);\n  wire w_mf04ay;\n  assign w_mf04ay = a_pxeipt ^ b_f01cvm;\n  assign y_t8gzit = a_pxeipt ? w_mf04ay : b_f01cvm;\n  wire t_shbdat;\n  assign t_shbdat = a_k03foy | b_a9snr2;\n  assign y_ul8fq7 = a_k03foy & b_a9snr2;\nendmodule\n", "log": "Warning: declaration 't_shbdat' does not affect outputs."}
{"id": 804, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_sgv9y3(input a_xeqmf8, b_d3guu3 output y_k8s6db); assign y_k8s6db = a_xeqmf8 & b_d3guu3 endmodule", "log": "Error: parse failed near port list."}
{"id": 805, "label": "width_mismatch", "template_id": "width_1", "code": "module m_rskdz4(input [4:0] a_gcnz9n, output [0:0] y_b5v538);\n  wire w_f60ctc;\n  assign w_f60ctc = a_a98fgj ^ b_pc1mns;\n  assign y_n9hbai = a_a98fgj ? w_f60ctc : b_pc1mns;\n  wire p_1i2pwy;\n  assign p_1i2pwy = a_gcnz9n[0];\n  assign y_b5v538 = {p_1i2pwy, a_gcnz9n[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_b5v538'."}
{"id": 806, "label": "clean", "template_id": "clean_0", "code": "module m_xkjz71(input a_jgqjt3, input b_1jwxlf, output y_slic36);\n  wire w_d5zr3a;\n  assign w_d5zr3a = a_mjhrrs ^ b_mrce9x;\n  assign y_c6rhm4 = a_mjhrrs ? w_d5zr3a : b_mrce9x;\n  assign y_slic36 = a_jgqjt3 & b_1jwxlf;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 807, "label": "missing_default", "template_id": "case_1", "code": "module m_28ko0f(input [1:0] sel_9szan7, output reg y_o3ds44);\n  wire w_0dn7kc;\n  assign w_0dn7kc = a_i6wbrd ^ b_5qm0dp;\n  assign y_lqlhdz = a_i6wbrd ? w_0dn7kc : b_5qm0dp;\n  always @(*) begin\n    case(sel_9szan7)\n      2'b00: y_o3ds44 = 1'b0;\n      2'b01: y_o3ds44 = 1'b1;\n      2'b10: y_o3ds44 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 808, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_zy83ax(a_2dcam3, b_ihevmg, y_na1ptk) input a_2dcam3, b_ihevmg; output y_na1ptk assign y_na1ptk = a_2dcam3 | b_ihevmg; endmodule", "log": "Error: expected ';' before statement."}
{"id": 809, "label": "latch_inference", "template_id": "latch_0", "code": "module m_ckktez(input en_efh24a, input d_sx24ua, output reg q_lcel21);\n  wire w_4yrp3x;\n  assign w_4yrp3x = a_vmcgwg ^ b_wjp9oo;\n  assign y_8v7sn9 = a_vmcgwg ? w_4yrp3x : b_wjp9oo;\n  always @(*) begin\n    if (en_efh24a) q_lcel21 = d_sx24ua;\n  end\nendmodule\n", "log": "Warning: signal 'q_lcel21' may not be assigned on all control paths."}
{"id": 810, "label": "comb_loop", "template_id": "loop_1", "code": "module m_mszt11(output a_i0wzl4, output b_agfobg);\n  wire w_b2z2ey;\n  assign w_b2z2ey = a_s750zp ^ b_qrbn3w;\n  assign y_k04x6r = a_s750zp ? w_b2z2ey : b_qrbn3w;\n  wire x_fhlevj;\n  assign x_fhlevj = a_i0wzl4;\n  assign a_i0wzl4 = b_agfobg;\n  assign b_agfobg = x_fhlevj;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 811, "label": "clean", "template_id": "clean_0", "code": "module m_5euo8b(input a_blp4lc, input b_5phbr1, output y_88gm7j);\n  wire w_w1i5t0;\n  assign w_w1i5t0 = a_ywkcqz ^ b_6qektj;\n  assign y_pfu88p = a_ywkcqz ? w_w1i5t0 : b_6qektj;\n  assign y_88gm7j = a_blp4lc & b_5phbr1;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 812, "label": "latch_inference", "template_id": "latch_1", "code": "module m_eh6ib6(input en_oewbgp, input d_kbjgw5, output reg q_75fnie);\n  wire w_fu7056;\n  assign w_fu7056 = a_jphmeh ^ b_joh2y8;\n  assign y_f23g6m = a_jphmeh ? w_fu7056 : b_joh2y8;\n  always @(*) begin\n    if (en_oewbgp) q_75fnie = d_kbjgw5;\n    // other path leaves q_75fnie unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_75fnie' may not be assigned on all control paths."}
{"id": 813, "label": "missing_default", "template_id": "case_1", "code": "module m_7vk373(input [1:0] sel_kqbgku, output reg y_pjcdig);\n  wire w_wiknms;\n  assign w_wiknms = a_wmfotx ^ b_16t1su;\n  assign y_yaf1pp = a_wmfotx ? w_wiknms : b_16t1su;\n  always @(*) begin\n    case(sel_kqbgku)\n      2'b00: y_pjcdig = 1'b0;\n      2'b01: y_pjcdig = 1'b1;\n      2'b10: y_pjcdig = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 814, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_9c6xzb(input clk_vs4kob, input d_v8uhup, output reg q_a9jc3e);\n  wire w_ikkpz7;\n  assign w_ikkpz7 = a_z9hlux ^ b_9fjy0b;\n  assign y_op0p4g = a_z9hlux ? w_ikkpz7 : b_9fjy0b;\n  always @(posedge clk_vs4kob) begin\n    q_a9jc3e = d_v8uhup;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_a9jc3e'."}
{"id": 815, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_maqewg(input a_0pxzms, input b_b025a1, input c_oyv1ha, output y_5os9aq);\n  wire w_9pi3yj;\n  assign w_9pi3yj = a_f2z4a2 ^ b_pvnay2;\n  assign y_a5ndzv = a_f2z4a2 ? w_9pi3yj : b_pvnay2;\n  wire t_0r4n9x;\n  assign t_0r4n9x = a_0pxzms & b_b025a1;\n  assign t_0r4n9x = (c_oyv1ha) ? a_0pxzms : b_b025a1;\n  assign y_5os9aq = t_0r4n9x;\nendmodule\n", "log": "Error: net 't_0r4n9x' is assigned from more than one source."}
{"id": 816, "label": "latch_inference", "template_id": "latch_1", "code": "module m_afdo62(input en_jgq974, input d_bqsjqw, output reg q_5pm353);\n  wire w_ygve1a;\n  assign w_ygve1a = a_166kkd ^ b_rxwsb4;\n  assign y_u7lvfz = a_166kkd ? w_ygve1a : b_rxwsb4;\n  always @(*) begin\n    if (en_jgq974) q_5pm353 = d_bqsjqw;\n    // other path leaves q_5pm353 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_5pm353' may not be assigned on all control paths."}
{"id": 817, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_u1ly23(input a_g1r5th, input b_4mj3uc, input c_6gb0c7, output y_7m8zp1);\n  wire w_b3up6b;\n  assign w_b3up6b = a_qcc0g2 ^ b_pqyze3;\n  assign y_v21v3b = a_qcc0g2 ? w_b3up6b : b_pqyze3;\n  wire t_oun4xu;\n  assign t_oun4xu = a_g1r5th & b_4mj3uc;\n  assign t_oun4xu = c_6gb0c7;\n  assign y_7m8zp1 = t_oun4xu;\nendmodule\n", "log": "Error: net 't_oun4xu' is assigned from more than one source."}
{"id": 818, "label": "width_mismatch", "template_id": "width_0", "code": "module m_mgu5c5(input [4:0] a_hbzg7j, output [2:0] y_emwjo3);\n  wire w_qwaoqp;\n  assign w_qwaoqp = a_e86u2o ^ b_f57qxg;\n  assign y_htnqzj = a_e86u2o ? w_qwaoqp : b_f57qxg;\n  assign y_emwjo3 = a_hbzg7j;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_emwjo3'."}
{"id": 819, "label": "width_mismatch", "template_id": "width_1", "code": "module m_8prh1v(input [2:0] a_q8aidm, output [0:0] y_4ze2zi);\n  wire w_hmsxun;\n  assign w_hmsxun = a_58vko4 ^ b_l1rvkh;\n  assign y_kl9row = a_58vko4 ? w_hmsxun : b_l1rvkh;\n  wire p_9t92ib;\n  assign p_9t92ib = a_q8aidm[0];\n  assign y_4ze2zi = {p_9t92ib, a_q8aidm[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_4ze2zi'."}
{"id": 820, "label": "clean", "template_id": "clean_0", "code": "module m_ss6muz(input a_p5k7pv, input b_jx6r6g, output y_ejvmf5);\n  wire w_bopr43;\n  assign w_bopr43 = a_zgzg1i ^ b_h9nn9b;\n  assign y_0pqdh4 = a_zgzg1i ? w_bopr43 : b_h9nn9b;\n  assign y_ejvmf5 = a_p5k7pv & b_jx6r6g;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 821, "label": "latch_inference", "template_id": "latch_1", "code": "module m_pv0kip(input en_uvij3m, input d_7uqm97, output reg q_uiuwji);\n  wire w_1cn4jf;\n  assign w_1cn4jf = a_autldf ^ b_f3ye0z;\n  assign y_n2f3os = a_autldf ? w_1cn4jf : b_f3ye0z;\n  always @(*) begin\n    if (en_uvij3m) q_uiuwji = d_7uqm97;\n    // other path leaves q_uiuwji unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_uiuwji' may not be assigned on all control paths."}
{"id": 822, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_wyr9iz(input clk_w9mftm, input d_7sw8sg, output reg q_qjbzba);\n  wire w_dxc7mi;\n  assign w_dxc7mi = a_7xu0pn ^ b_plbvpf;\n  assign y_juxwuo = a_7xu0pn ? w_dxc7mi : b_plbvpf;\n  always @(posedge clk_w9mftm) begin\n    q_qjbzba = d_7sw8sg;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_qjbzba'."}
{"id": 823, "label": "clean", "template_id": "clean_0", "code": "module m_tu7o53(input a_2bc8n7, input b_hl9ct3, output y_rlinw8);\n  wire w_ktzc21;\n  assign w_ktzc21 = a_ypvept ^ b_vjg0lm;\n  assign y_hbpd7x = a_ypvept ? w_ktzc21 : b_vjg0lm;\n  assign y_rlinw8 = a_2bc8n7 & b_hl9ct3;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 824, "label": "width_mismatch", "template_id": "width_0", "code": "module m_mzqpdz(input [3:0] a_9fcdlz, output [2:0] y_5axhso);\n  wire w_1y9qoi;\n  assign w_1y9qoi = a_h6hwds ^ b_yc0rui;\n  assign y_btri6x = a_h6hwds ? w_1y9qoi : b_yc0rui;\n  assign y_5axhso = a_9fcdlz;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_5axhso'."}
{"id": 825, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_mntpux(input clk_i6ph3v, input d_a4tjo8, output reg q_pctuyg);\n  wire w_5vbsrc;\n  assign w_5vbsrc = a_hkt8hh ^ b_2e4r6i;\n  assign y_8h4ko3 = a_hkt8hh ? w_5vbsrc : b_2e4r6i;\n  always @(posedge clk_i6ph3v) begin\n    q_pctuyg = d_a4tjo8;\n    q_pctuyg = q_pctuyg;\n    // extra ops using tmp_xyd1oa\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_pctuyg'."}
{"id": 826, "label": "latch_inference", "template_id": "latch_0", "code": "module m_7ffrr3(input en_hklaz8, input d_dvo4r9, output reg q_13w60l);\n  wire w_3vrbve;\n  assign w_3vrbve = a_lmjhya ^ b_5u7pya;\n  assign y_lwmj61 = a_lmjhya ? w_3vrbve : b_5u7pya;\n  always @(*) begin\n    if (en_hklaz8) q_13w60l = d_dvo4r9;\n  end\nendmodule\n", "log": "Warning: signal 'q_13w60l' may not be assigned on all control paths."}
{"id": 827, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_ngw7zb(input a_ij9tyl, input b_mcpsvp, input c_c27oke, output y_mdcaan);\n  wire w_3grl3z;\n  assign w_3grl3z = a_3xa6j9 ^ b_auffp9;\n  assign y_dbhxib = a_3xa6j9 ? w_3grl3z : b_auffp9;\n  wire t_jbtjco;\n  assign t_jbtjco = a_ij9tyl & b_mcpsvp;\n  assign t_jbtjco = c_c27oke;\n  assign y_mdcaan = t_jbtjco;\nendmodule\n", "log": "Error: net 't_jbtjco' is assigned from more than one source."}
{"id": 828, "label": "clean", "template_id": "clean_0", "code": "module m_f8l7ie(input a_ilqewf, input b_oq4o61, output y_dvjdbc);\n  wire w_13xqrc;\n  assign w_13xqrc = a_6kb94e ^ b_sojqrt;\n  assign y_r9q893 = a_6kb94e ? w_13xqrc : b_sojqrt;\n  assign y_dvjdbc = a_ilqewf & b_oq4o61;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 829, "label": "unused_signal", "template_id": "unused_1", "code": "module m_lyadu3(input a_tqe35h, input b_eoystg, output y_1q8uir);\n  wire w_7vmwtu;\n  assign w_7vmwtu = a_yrwbqc ^ b_nt9vbz;\n  assign y_izui8a = a_yrwbqc ? w_7vmwtu : b_nt9vbz;\n  wire t_xckp9x;\n  assign t_xckp9x = a_tqe35h | b_eoystg;\n  assign y_1q8uir = a_tqe35h & b_eoystg;\nendmodule\n", "log": "Warning: declaration 't_xckp9x' does not affect outputs."}
{"id": 830, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_qeyhmc(input a_41m72x, b_1koj2e output y_w6b8w2); assign y_w6b8w2 = a_41m72x & b_1koj2e endmodule", "log": "Error: parse failed near port list."}
{"id": 831, "label": "comb_loop", "template_id": "loop_0", "code": "module m_dkwq64(output a_x4zlmh, output b_qkxi1o);\n  wire w_34t9hy;\n  assign w_34t9hy = a_hx3gxc ^ b_6stfax;\n  assign y_boz26d = a_hx3gxc ? w_34t9hy : b_6stfax;\n  assign a_x4zlmh = b_qkxi1o;\n  assign b_qkxi1o = a_x4zlmh;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 832, "label": "missing_default", "template_id": "case_0", "code": "module m_elmuj6(input [1:0] sel_0t68g7, output reg y_36tdny);\n  wire w_1cahq6;\n  assign w_1cahq6 = a_awfedq ^ b_4wpzpg;\n  assign y_xysvhb = a_awfedq ? w_1cahq6 : b_4wpzpg;\n  always @(*) begin\n    case(sel_0t68g7)\n      2'b00: y_36tdny = 1'b0;\n      2'b01: y_36tdny = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 833, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_7q1cxr(a_ehbrlc, b_yg9bfz, y_h3cqzl) input a_ehbrlc, b_yg9bfz; output y_h3cqzl assign y_h3cqzl = a_ehbrlc | b_yg9bfz; endmodule", "log": "Error: expected ';' before statement."}
{"id": 834, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_xuf1l7(input a_edcnlz, input b_0ccf09, input c_0jfxof, output y_7h1zip);\n  wire w_n6mbz0;\n  assign w_n6mbz0 = a_kp55hg ^ b_lomj9q;\n  assign y_7fl4o2 = a_kp55hg ? w_n6mbz0 : b_lomj9q;\n  wire t_5n8vmz;\n  assign t_5n8vmz = a_edcnlz & b_0ccf09;\n  assign t_5n8vmz = (c_0jfxof) ? a_edcnlz : b_0ccf09;\n  assign y_7h1zip = t_5n8vmz;\nendmodule\n", "log": "Error: net 't_5n8vmz' is assigned from more than one source."}
{"id": 835, "label": "width_mismatch", "template_id": "width_1", "code": "module m_jdv9ti(input [7:0] a_3yzm6h, output [1:0] y_70lh15);\n  wire w_5uw76p;\n  assign w_5uw76p = a_u10oc5 ^ b_6pgc4h;\n  assign y_xh71bv = a_u10oc5 ? w_5uw76p : b_6pgc4h;\n  wire p_15cait;\n  assign p_15cait = a_3yzm6h[0];\n  assign y_70lh15 = {p_15cait, a_3yzm6h[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_70lh15'."}
{"id": 836, "label": "clean", "template_id": "clean_0", "code": "module m_rcrxgu(input a_dn4lsj, input b_jslo8a, output y_u72r2l);\n  wire w_hiam67;\n  assign w_hiam67 = a_n64mnv ^ b_ahjodx;\n  assign y_e2dj0o = a_n64mnv ? w_hiam67 : b_ahjodx;\n  assign y_u72r2l = a_dn4lsj & b_jslo8a;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 837, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_8p3fbt(a_bm66vg, b_tnqpdx, y_e441r6) input a_bm66vg, b_tnqpdx; output y_e441r6 assign y_e441r6 = a_bm66vg | b_tnqpdx; endmodule", "log": "Error: expected ';' before statement."}
{"id": 838, "label": "comb_loop", "template_id": "loop_1", "code": "module m_cw5mit(output a_1racuo, output b_msmkz9);\n  wire w_xiyskj;\n  assign w_xiyskj = a_p7h8wh ^ b_giotp2;\n  assign y_51ejz9 = a_p7h8wh ? w_xiyskj : b_giotp2;\n  wire x_z26cvz;\n  assign x_z26cvz = a_1racuo;\n  assign a_1racuo = b_msmkz9;\n  assign b_msmkz9 = x_z26cvz;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 839, "label": "comb_loop", "template_id": "loop_1", "code": "module m_xlc9rq(output a_wvuyry, output b_sq2ja4);\n  wire w_2wrqhg;\n  assign w_2wrqhg = a_oq4c23 ^ b_iwdf65;\n  assign y_dyodji = a_oq4c23 ? w_2wrqhg : b_iwdf65;\n  wire x_knz800;\n  assign x_knz800 = a_wvuyry;\n  assign a_wvuyry = b_sq2ja4;\n  assign b_sq2ja4 = x_knz800;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 840, "label": "unused_signal", "template_id": "unused_1", "code": "module m_uf6wyi(input a_vfasyx, input b_6pciur, output y_5ypcxy);\n  wire w_71tbn2;\n  assign w_71tbn2 = a_2mcy47 ^ b_xeamwc;\n  assign y_pjytgf = a_2mcy47 ? w_71tbn2 : b_xeamwc;\n  wire t_1lbmbo;\n  assign t_1lbmbo = a_vfasyx | b_6pciur;\n  assign y_5ypcxy = a_vfasyx & b_6pciur;\nendmodule\n", "log": "Warning: declaration 't_1lbmbo' does not affect outputs."}
{"id": 841, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_ghv4rs(input a_37ib1d, input b_d4vk11, input c_zhcbhf, output y_3b2pp5);\n  wire w_xbmg4r;\n  assign w_xbmg4r = a_85647s ^ b_gtpbrn;\n  assign y_2kvyhz = a_85647s ? w_xbmg4r : b_gtpbrn;\n  wire t_m0nlvz;\n  assign t_m0nlvz = a_37ib1d & b_d4vk11;\n  assign t_m0nlvz = c_zhcbhf;\n  assign y_3b2pp5 = t_m0nlvz;\nendmodule\n", "log": "Error: net 't_m0nlvz' is assigned from more than one source."}
{"id": 842, "label": "clean", "template_id": "clean_0", "code": "module m_rxf6ms(input a_wx3rde, input b_vnpe6s, output y_8uhdsm);\n  wire w_hyg9mk;\n  assign w_hyg9mk = a_lcmrek ^ b_kfdlpd;\n  assign y_03croa = a_lcmrek ? w_hyg9mk : b_kfdlpd;\n  assign y_8uhdsm = a_wx3rde & b_vnpe6s;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 843, "label": "comb_loop", "template_id": "loop_0", "code": "module m_ankxiz(output a_6vq1x5, output b_wyqwx9);\n  wire w_q4xhrc;\n  assign w_q4xhrc = a_2w8o48 ^ b_kk3qfe;\n  assign y_1b0r2m = a_2w8o48 ? w_q4xhrc : b_kk3qfe;\n  assign a_6vq1x5 = b_wyqwx9;\n  assign b_wyqwx9 = a_6vq1x5;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 844, "label": "missing_default", "template_id": "case_1", "code": "module m_eseldj(input [1:0] sel_8vwip2, output reg y_u8nalt);\n  wire w_jy1a8p;\n  assign w_jy1a8p = a_yedo2b ^ b_6nqe3j;\n  assign y_6e4rnc = a_yedo2b ? w_jy1a8p : b_6nqe3j;\n  always @(*) begin\n    case(sel_8vwip2)\n      2'b00: y_u8nalt = 1'b0;\n      2'b01: y_u8nalt = 1'b1;\n      2'b10: y_u8nalt = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 845, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_78qd5t(input a_2h3lm0, input b_2lypjc, input c_z6x4dj, output y_5xonfz);\n  wire w_55geyi;\n  assign w_55geyi = a_pf9fvc ^ b_vi34mz;\n  assign y_f5sops = a_pf9fvc ? w_55geyi : b_vi34mz;\n  wire t_889wym;\n  assign t_889wym = a_2h3lm0 & b_2lypjc;\n  assign t_889wym = c_z6x4dj;\n  assign y_5xonfz = t_889wym;\nendmodule\n", "log": "Error: net 't_889wym' is assigned from more than one source."}
{"id": 846, "label": "comb_loop", "template_id": "loop_1", "code": "module m_dz9fdc(output a_gil27p, output b_1e9l7w);\n  wire w_1k2x3r;\n  assign w_1k2x3r = a_dvakbs ^ b_ntdfzy;\n  assign y_vyr2re = a_dvakbs ? w_1k2x3r : b_ntdfzy;\n  wire x_c1b9zm;\n  assign x_c1b9zm = a_gil27p;\n  assign a_gil27p = b_1e9l7w;\n  assign b_1e9l7w = x_c1b9zm;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 847, "label": "missing_default", "template_id": "case_0", "code": "module m_fhe6uy(input [1:0] sel_2vo4hm, output reg y_m2p1dy);\n  wire w_z8uuox;\n  assign w_z8uuox = a_oafx8t ^ b_mtsp12;\n  assign y_g78te2 = a_oafx8t ? w_z8uuox : b_mtsp12;\n  always @(*) begin\n    case(sel_2vo4hm)\n      2'b00: y_m2p1dy = 1'b0;\n      2'b01: y_m2p1dy = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 848, "label": "comb_loop", "template_id": "loop_1", "code": "module m_siyzdh(output a_ngizd1, output b_8wfukh);\n  wire w_jcsc27;\n  assign w_jcsc27 = a_89tdsx ^ b_km6o0b;\n  assign y_mn3ri8 = a_89tdsx ? w_jcsc27 : b_km6o0b;\n  wire x_svtvxt;\n  assign x_svtvxt = a_ngizd1;\n  assign a_ngizd1 = b_8wfukh;\n  assign b_8wfukh = x_svtvxt;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 849, "label": "clean", "template_id": "clean_0", "code": "module m_7ry2uu(input a_sffh50, input b_iqey1a, output y_3m4s5s);\n  wire w_4a7x48;\n  assign w_4a7x48 = a_i7yyix ^ b_rd2zwd;\n  assign y_kodzw4 = a_i7yyix ? w_4a7x48 : b_rd2zwd;\n  assign y_3m4s5s = a_sffh50 & b_iqey1a;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 850, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_fhutmf(input a_tp0akt, input b_vuqmfz, input c_v63jzv, output y_aqsua1);\n  wire w_9lbp1g;\n  assign w_9lbp1g = a_m1nv4v ^ b_piwma6;\n  assign y_mo400o = a_m1nv4v ? w_9lbp1g : b_piwma6;\n  wire t_0mkew1;\n  assign t_0mkew1 = a_tp0akt & b_vuqmfz;\n  assign t_0mkew1 = (c_v63jzv) ? a_tp0akt : b_vuqmfz;\n  assign y_aqsua1 = t_0mkew1;\nendmodule\n", "log": "Error: net 't_0mkew1' is assigned from more than one source."}
{"id": 851, "label": "clean", "template_id": "clean_0", "code": "module m_qghe9k(input a_11g8x7, input b_ekormf, output y_jrtxud);\n  wire w_mpaghd;\n  assign w_mpaghd = a_6n9vi0 ^ b_mssvus;\n  assign y_5mwk1z = a_6n9vi0 ? w_mpaghd : b_mssvus;\n  assign y_jrtxud = a_11g8x7 & b_ekormf;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 852, "label": "clean", "template_id": "clean_0", "code": "module m_ehl3ic(input a_08d928, input b_e9fvjz, output y_7tiyfw);\n  wire w_ine5j5;\n  assign w_ine5j5 = a_qf5pxj ^ b_ht09t6;\n  assign y_9wevy1 = a_qf5pxj ? w_ine5j5 : b_ht09t6;\n  assign y_7tiyfw = a_08d928 & b_e9fvjz;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 853, "label": "clean", "template_id": "clean_0", "code": "module m_3uome9(input a_ea0su2, input b_tmsgpb, output y_msm2h5);\n  wire w_sdgs31;\n  assign w_sdgs31 = a_ub2m6l ^ b_wsqo8y;\n  assign y_kykww5 = a_ub2m6l ? w_sdgs31 : b_wsqo8y;\n  assign y_msm2h5 = a_ea0su2 & b_tmsgpb;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 854, "label": "unused_signal", "template_id": "unused_1", "code": "module m_0gt9tn(input a_r4qjc1, input b_ypi7kn, output y_msf7ph);\n  wire w_gb6p3o;\n  assign w_gb6p3o = a_eqllfg ^ b_67zau8;\n  assign y_9u4aob = a_eqllfg ? w_gb6p3o : b_67zau8;\n  wire t_tae2k3;\n  assign t_tae2k3 = a_r4qjc1 | b_ypi7kn;\n  assign y_msf7ph = a_r4qjc1 & b_ypi7kn;\nendmodule\n", "log": "Warning: declaration 't_tae2k3' does not affect outputs."}
{"id": 855, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_cv0lsg(input a_vrsvy7, input b_ihc093, input c_rec2dr, output y_d0ag09);\n  wire w_80jj6t;\n  assign w_80jj6t = a_auuwwl ^ b_e98s93;\n  assign y_iwjlad = a_auuwwl ? w_80jj6t : b_e98s93;\n  wire t_he3y7g;\n  assign t_he3y7g = a_vrsvy7 & b_ihc093;\n  assign t_he3y7g = (c_rec2dr) ? a_vrsvy7 : b_ihc093;\n  assign y_d0ag09 = t_he3y7g;\nendmodule\n", "log": "Error: net 't_he3y7g' is assigned from more than one source."}
{"id": 856, "label": "clean", "template_id": "clean_0", "code": "module m_bekko7(input a_9tqb0i, input b_rb1ab1, output y_ffj211);\n  wire w_o9jyj9;\n  assign w_o9jyj9 = a_mhgluj ^ b_rpwlze;\n  assign y_mp7yh4 = a_mhgluj ? w_o9jyj9 : b_rpwlze;\n  assign y_ffj211 = a_9tqb0i & b_rb1ab1;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 857, "label": "width_mismatch", "template_id": "width_0", "code": "module m_jmnxcz(input [4:0] a_928lyy, output [0:0] y_ygw1mc);\n  wire w_lmtzqu;\n  assign w_lmtzqu = a_6mfiue ^ b_d1r04b;\n  assign y_zfkzea = a_6mfiue ? w_lmtzqu : b_d1r04b;\n  assign y_ygw1mc = a_928lyy;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_ygw1mc'."}
{"id": 858, "label": "latch_inference", "template_id": "latch_0", "code": "module m_tjdnf2(input en_7t96ix, input d_ji3lp7, output reg q_ybtm5z);\n  wire w_jrkeos;\n  assign w_jrkeos = a_mxh3p3 ^ b_3g1ue8;\n  assign y_fukljm = a_mxh3p3 ? w_jrkeos : b_3g1ue8;\n  always @(*) begin\n    if (en_7t96ix) q_ybtm5z = d_ji3lp7;\n  end\nendmodule\n", "log": "Warning: signal 'q_ybtm5z' may not be assigned on all control paths."}
{"id": 859, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_upulal(input clk_ypjgsz, input d_s9a2hx, output reg q_o4z0jb);\n  wire w_7vgd7c;\n  assign w_7vgd7c = a_1k1v6x ^ b_hzzjug;\n  assign y_swqik7 = a_1k1v6x ? w_7vgd7c : b_hzzjug;\n  always @(posedge clk_ypjgsz) begin\n    q_o4z0jb = d_s9a2hx;\n    q_o4z0jb = q_o4z0jb;\n    // extra ops using tmp_zxm10c\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_o4z0jb'."}
{"id": 860, "label": "missing_default", "template_id": "case_0", "code": "module m_toruz5(input [1:0] sel_hkvkar, output reg y_y93x07);\n  wire w_v9t5m7;\n  assign w_v9t5m7 = a_8rarl6 ^ b_g4onsj;\n  assign y_0k1hql = a_8rarl6 ? w_v9t5m7 : b_g4onsj;\n  always @(*) begin\n    case(sel_hkvkar)\n      2'b00: y_y93x07 = 1'b0;\n      2'b01: y_y93x07 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 861, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_6h1idd(input a_oh1rmf, input b_spm2s0, input c_4kpxgf, output y_2o00ul);\n  wire w_ckil0w;\n  assign w_ckil0w = a_86r5cy ^ b_7rvfnc;\n  assign y_euaefq = a_86r5cy ? w_ckil0w : b_7rvfnc;\n  wire t_3bcvf7;\n  assign t_3bcvf7 = a_oh1rmf & b_spm2s0;\n  assign t_3bcvf7 = c_4kpxgf;\n  assign y_2o00ul = t_3bcvf7;\nendmodule\n", "log": "Error: net 't_3bcvf7' is assigned from more than one source."}
{"id": 862, "label": "latch_inference", "template_id": "latch_1", "code": "module m_tp6ik3(input en_7raj56, input d_3jvuf6, output reg q_5zs557);\n  wire w_kz7ffm;\n  assign w_kz7ffm = a_e4fyvf ^ b_z89clm;\n  assign y_uvm1w1 = a_e4fyvf ? w_kz7ffm : b_z89clm;\n  always @(*) begin\n    if (en_7raj56) q_5zs557 = d_3jvuf6;\n    // other path leaves q_5zs557 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_5zs557' may not be assigned on all control paths."}
{"id": 863, "label": "unused_signal", "template_id": "unused_1", "code": "module m_5mepj8(input a_i2ar33, input b_g42dic, output y_1a300a);\n  wire w_n1f2ep;\n  assign w_n1f2ep = a_gmm3f1 ^ b_yqvh1l;\n  assign y_3ea8px = a_gmm3f1 ? w_n1f2ep : b_yqvh1l;\n  wire t_98dpr2;\n  assign t_98dpr2 = a_i2ar33 | b_g42dic;\n  assign y_1a300a = a_i2ar33 & b_g42dic;\nendmodule\n", "log": "Warning: declaration 't_98dpr2' does not affect outputs."}
{"id": 864, "label": "clean", "template_id": "clean_0", "code": "module m_m8tap9(input a_94hsqh, input b_c50u78, output y_59qm4c);\n  wire w_0po9b2;\n  assign w_0po9b2 = a_ul1r1x ^ b_3a1ijy;\n  assign y_iy1t0r = a_ul1r1x ? w_0po9b2 : b_3a1ijy;\n  assign y_59qm4c = a_94hsqh & b_c50u78;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 865, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_wscabz(input clk_sqworv, input d_kgjnfm, output reg q_97rsjf);\n  wire w_baxg96;\n  assign w_baxg96 = a_zi585g ^ b_vzfs37;\n  assign y_v3mb7f = a_zi585g ? w_baxg96 : b_vzfs37;\n  always @(posedge clk_sqworv) begin\n    q_97rsjf = d_kgjnfm;\n    q_97rsjf = q_97rsjf;\n    // extra ops using tmp_4wwshe\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_97rsjf'."}
{"id": 866, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_8050f0(input a_uw4qlf, input b_wyfp65, input c_9we3h1, output y_xxehce);\n  wire w_73ksjq;\n  assign w_73ksjq = a_4wjrbw ^ b_wpoh1l;\n  assign y_g5xy1w = a_4wjrbw ? w_73ksjq : b_wpoh1l;\n  wire t_bgo66g;\n  assign t_bgo66g = a_uw4qlf & b_wyfp65;\n  assign t_bgo66g = (c_9we3h1) ? a_uw4qlf : b_wyfp65;\n  assign y_xxehce = t_bgo66g;\nendmodule\n", "log": "Error: net 't_bgo66g' is assigned from more than one source."}
{"id": 867, "label": "latch_inference", "template_id": "latch_0", "code": "module m_qbqxtp(input en_6l69a8, input d_dtizhr, output reg q_mp98go);\n  wire w_h5jwbz;\n  assign w_h5jwbz = a_zyewat ^ b_w4uyw3;\n  assign y_ty6sd0 = a_zyewat ? w_h5jwbz : b_w4uyw3;\n  always @(*) begin\n    if (en_6l69a8) q_mp98go = d_dtizhr;\n  end\nendmodule\n", "log": "Warning: signal 'q_mp98go' may not be assigned on all control paths."}
{"id": 868, "label": "clean", "template_id": "clean_0", "code": "module m_x1fsud(input a_ahrg13, input b_zfym7y, output y_yb3pw2);\n  wire w_aymyp9;\n  assign w_aymyp9 = a_8rzzba ^ b_gdxvqj;\n  assign y_6g0ufr = a_8rzzba ? w_aymyp9 : b_gdxvqj;\n  assign y_yb3pw2 = a_ahrg13 & b_zfym7y;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 869, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_gjhmui(a_k4uadn, b_khxsvw, y_1i7t1z) input a_k4uadn, b_khxsvw; output y_1i7t1z assign y_1i7t1z = a_k4uadn | b_khxsvw; endmodule", "log": "Error: expected ';' before statement."}
{"id": 870, "label": "clean", "template_id": "clean_0", "code": "module m_pg2j39(input a_ozg8zs, input b_r5pk4m, output y_gakp6p);\n  wire w_pj60xc;\n  assign w_pj60xc = a_cxhciw ^ b_xst6jr;\n  assign y_55v6nz = a_cxhciw ? w_pj60xc : b_xst6jr;\n  assign y_gakp6p = a_ozg8zs & b_r5pk4m;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 871, "label": "comb_loop", "template_id": "loop_1", "code": "module m_hjmbux(output a_06pchh, output b_jtg92l);\n  wire w_ef3094;\n  assign w_ef3094 = a_kov4n5 ^ b_hz0qy8;\n  assign y_52wwk2 = a_kov4n5 ? w_ef3094 : b_hz0qy8;\n  wire x_9g62wc;\n  assign x_9g62wc = a_06pchh;\n  assign a_06pchh = b_jtg92l;\n  assign b_jtg92l = x_9g62wc;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 872, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_46i11b(input a_kwnb4e, b_fzwl1c output y_f6890w); assign y_f6890w = a_kwnb4e & b_fzwl1c endmodule", "log": "Error: parse failed near port list."}
{"id": 873, "label": "width_mismatch", "template_id": "width_1", "code": "module m_oymcj8(input [4:0] a_nrk744, output [3:0] y_qeh42x);\n  wire w_z3bun7;\n  assign w_z3bun7 = a_r13osi ^ b_9zodol;\n  assign y_czf0xs = a_r13osi ? w_z3bun7 : b_9zodol;\n  wire p_mdnit9;\n  assign p_mdnit9 = a_nrk744[0];\n  assign y_qeh42x = {p_mdnit9, a_nrk744[2:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_qeh42x'."}
{"id": 874, "label": "width_mismatch", "template_id": "width_1", "code": "module m_3ltpbr(input [7:0] a_hrfs7k, output [2:0] y_3bu5fb);\n  wire w_k4si9n;\n  assign w_k4si9n = a_y7i5bx ^ b_pp19or;\n  assign y_6tw04y = a_y7i5bx ? w_k4si9n : b_pp19or;\n  wire p_v5bxg1;\n  assign p_v5bxg1 = a_hrfs7k[0];\n  assign y_3bu5fb = {p_v5bxg1, a_hrfs7k[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_3bu5fb'."}
{"id": 875, "label": "clean", "template_id": "clean_0", "code": "module m_hq5smg(input a_0idzmq, input b_obckkr, output y_kgmtl4);\n  wire w_fe0098;\n  assign w_fe0098 = a_7loe8y ^ b_oh49w3;\n  assign y_ay3u67 = a_7loe8y ? w_fe0098 : b_oh49w3;\n  assign y_kgmtl4 = a_0idzmq & b_obckkr;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 876, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_9cemgk(a_j3kz2o, b_56z889, y_hh2lqj) input a_j3kz2o, b_56z889; output y_hh2lqj assign y_hh2lqj = a_j3kz2o | b_56z889; endmodule", "log": "Error: expected ';' before statement."}
{"id": 877, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_hjqabm(input a_u5jm9u, input b_4bvs1l, input c_olwb7t, output y_ll74yi);\n  wire w_wbiocc;\n  assign w_wbiocc = a_14ndjd ^ b_gwsxc9;\n  assign y_58qqd2 = a_14ndjd ? w_wbiocc : b_gwsxc9;\n  wire t_o182ye;\n  assign t_o182ye = a_u5jm9u & b_4bvs1l;\n  assign t_o182ye = c_olwb7t;\n  assign y_ll74yi = t_o182ye;\nendmodule\n", "log": "Error: net 't_o182ye' is assigned from more than one source."}
{"id": 878, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_70lrtx(input a_ud9mr7, input b_831slx, input c_wfkqcb, output y_96b8dn);\n  wire w_s3qk3k;\n  assign w_s3qk3k = a_tny851 ^ b_uymy81;\n  assign y_4p9o82 = a_tny851 ? w_s3qk3k : b_uymy81;\n  wire t_0yjeet;\n  assign t_0yjeet = a_ud9mr7 & b_831slx;\n  assign t_0yjeet = c_wfkqcb;\n  assign y_96b8dn = t_0yjeet;\nendmodule\n", "log": "Error: net 't_0yjeet' is assigned from more than one source."}
{"id": 879, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_mfbi9d(a_2xc35h, b_tu429w, y_d9p2c6) input a_2xc35h, b_tu429w; output y_d9p2c6 assign y_d9p2c6 = a_2xc35h | b_tu429w; endmodule", "log": "Error: expected ';' before statement."}
{"id": 880, "label": "unused_signal", "template_id": "unused_1", "code": "module m_d75v6z(input a_6rrswj, input b_epoebo, output y_um4ec0);\n  wire w_2nt7a0;\n  assign w_2nt7a0 = a_bt0367 ^ b_mrvk09;\n  assign y_jgxn3j = a_bt0367 ? w_2nt7a0 : b_mrvk09;\n  wire t_p76p70;\n  assign t_p76p70 = a_6rrswj | b_epoebo;\n  assign y_um4ec0 = a_6rrswj & b_epoebo;\nendmodule\n", "log": "Warning: declaration 't_p76p70' does not affect outputs."}
{"id": 881, "label": "clean", "template_id": "clean_0", "code": "module m_koxho7(input a_as1p3h, input b_w3uz2a, output y_elton8);\n  wire w_r501xw;\n  assign w_r501xw = a_x660ql ^ b_hwdece;\n  assign y_pintf5 = a_x660ql ? w_r501xw : b_hwdece;\n  assign y_elton8 = a_as1p3h & b_w3uz2a;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 882, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_e6kuzu(input clk_4tdjhe, input d_r6b5g4, output reg q_spalxp);\n  wire w_avbcm3;\n  assign w_avbcm3 = a_bcwoco ^ b_d26pws;\n  assign y_w7mpw6 = a_bcwoco ? w_avbcm3 : b_d26pws;\n  always @(posedge clk_4tdjhe) begin\n    q_spalxp = d_r6b5g4;\n    q_spalxp = q_spalxp;\n    // extra ops using tmp_ozco8q\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_spalxp'."}
{"id": 883, "label": "unused_signal", "template_id": "unused_1", "code": "module m_936ofl(input a_i0grnp, input b_j66yg5, output y_f1z4xs);\n  wire w_etjwfi;\n  assign w_etjwfi = a_4xnq3g ^ b_3g9ofb;\n  assign y_e2582v = a_4xnq3g ? w_etjwfi : b_3g9ofb;\n  wire t_j2fjp8;\n  assign t_j2fjp8 = a_i0grnp | b_j66yg5;\n  assign y_f1z4xs = a_i0grnp & b_j66yg5;\nendmodule\n", "log": "Warning: declaration 't_j2fjp8' does not affect outputs."}
{"id": 884, "label": "unused_signal", "template_id": "unused_1", "code": "module m_kj7ukg(input a_fb3015, input b_85779s, output y_ijmbxw);\n  wire w_jc9856;\n  assign w_jc9856 = a_5lpe4i ^ b_vj00n3;\n  assign y_ieuybp = a_5lpe4i ? w_jc9856 : b_vj00n3;\n  wire t_eo344i;\n  assign t_eo344i = a_fb3015 | b_85779s;\n  assign y_ijmbxw = a_fb3015 & b_85779s;\nendmodule\n", "log": "Warning: declaration 't_eo344i' does not affect outputs."}
{"id": 885, "label": "unused_signal", "template_id": "unused_0", "code": "module m_qfisbx(input a_9eegty, input b_4eptw7, output y_z7khyq);\n  wire w_te1gvt;\n  assign w_te1gvt = a_xw3wzm ^ b_eagxpi;\n  assign y_v3jvzn = a_xw3wzm ? w_te1gvt : b_eagxpi;\n  wire t_bc9pac;\n  assign y_z7khyq = a_9eegty & b_4eptw7;\nendmodule\n", "log": "Warning: declaration 't_bc9pac' does not affect outputs."}
{"id": 886, "label": "comb_loop", "template_id": "loop_0", "code": "module m_8s4hit(output a_sogbsz, output b_ay67c6);\n  wire w_97a3ay;\n  assign w_97a3ay = a_y18e8a ^ b_7r1xyw;\n  assign y_5594w0 = a_y18e8a ? w_97a3ay : b_7r1xyw;\n  assign a_sogbsz = b_ay67c6;\n  assign b_ay67c6 = a_sogbsz;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 887, "label": "unused_signal", "template_id": "unused_0", "code": "module m_ju4dnw(input a_wn4zxl, input b_0ws2zz, output y_21dzj4);\n  wire w_zh8ze0;\n  assign w_zh8ze0 = a_i9tulz ^ b_9mmu54;\n  assign y_dgrjur = a_i9tulz ? w_zh8ze0 : b_9mmu54;\n  wire t_l5rlpz;\n  assign y_21dzj4 = a_wn4zxl & b_0ws2zz;\nendmodule\n", "log": "Warning: declaration 't_l5rlpz' does not affect outputs."}
{"id": 888, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_2dt5by(input a_7z7fv2, input b_77g3ss, input c_qjn5ci, output y_68k9er);\n  wire w_vsilc7;\n  assign w_vsilc7 = a_t88qao ^ b_cuzldk;\n  assign y_oo1oqh = a_t88qao ? w_vsilc7 : b_cuzldk;\n  wire t_4qg47t;\n  assign t_4qg47t = a_7z7fv2 & b_77g3ss;\n  assign t_4qg47t = (c_qjn5ci) ? a_7z7fv2 : b_77g3ss;\n  assign y_68k9er = t_4qg47t;\nendmodule\n", "log": "Error: net 't_4qg47t' is assigned from more than one source."}
{"id": 889, "label": "latch_inference", "template_id": "latch_0", "code": "module m_ld1917(input en_u3zdzd, input d_7q69i8, output reg q_much2y);\n  wire w_g0s9cf;\n  assign w_g0s9cf = a_v4jr5q ^ b_pvm068;\n  assign y_n0fgg5 = a_v4jr5q ? w_g0s9cf : b_pvm068;\n  always @(*) begin\n    if (en_u3zdzd) q_much2y = d_7q69i8;\n  end\nendmodule\n", "log": "Warning: signal 'q_much2y' may not be assigned on all control paths."}
{"id": 890, "label": "clean", "template_id": "clean_0", "code": "module m_3b3dh7(input a_9vzvrc, input b_kgsyym, output y_pe3b76);\n  wire w_gj9ftq;\n  assign w_gj9ftq = a_yz76d8 ^ b_rm6zuf;\n  assign y_aipg00 = a_yz76d8 ? w_gj9ftq : b_rm6zuf;\n  assign y_pe3b76 = a_9vzvrc & b_kgsyym;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 891, "label": "unused_signal", "template_id": "unused_0", "code": "module m_z56mwx(input a_14v8ug, input b_t6sbe1, output y_drrp9m);\n  wire w_8nweoq;\n  assign w_8nweoq = a_zj7hp4 ^ b_30rysu;\n  assign y_h7ycja = a_zj7hp4 ? w_8nweoq : b_30rysu;\n  wire t_j3hxor;\n  assign y_drrp9m = a_14v8ug & b_t6sbe1;\nendmodule\n", "log": "Warning: declaration 't_j3hxor' does not affect outputs."}
{"id": 892, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_t0duzj(a_o1mliu, b_xalr2s, y_p80xgv) input a_o1mliu, b_xalr2s; output y_p80xgv assign y_p80xgv = a_o1mliu | b_xalr2s; endmodule", "log": "Error: expected ';' before statement."}
{"id": 893, "label": "comb_loop", "template_id": "loop_0", "code": "module m_cv1f2w(output a_g74ucz, output b_33dc02);\n  wire w_6ym8gm;\n  assign w_6ym8gm = a_x6unjk ^ b_dns1xk;\n  assign y_a9g9w8 = a_x6unjk ? w_6ym8gm : b_dns1xk;\n  assign a_g74ucz = b_33dc02;\n  assign b_33dc02 = a_g74ucz;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 894, "label": "clean", "template_id": "clean_0", "code": "module m_1mnoly(input a_iytbpo, input b_hx2q8f, output y_dc69c3);\n  wire w_dy9cxm;\n  assign w_dy9cxm = a_4a1kiy ^ b_4pufrx;\n  assign y_a4b3tl = a_4a1kiy ? w_dy9cxm : b_4pufrx;\n  assign y_dc69c3 = a_iytbpo & b_hx2q8f;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 895, "label": "width_mismatch", "template_id": "width_1", "code": "module m_tedutc(input [15:0] a_4mc1jz, output [3:0] y_q9nobp);\n  wire w_psl0tw;\n  assign w_psl0tw = a_hgk6vt ^ b_1dok1y;\n  assign y_evzqjq = a_hgk6vt ? w_psl0tw : b_1dok1y;\n  wire p_q7rwvc;\n  assign p_q7rwvc = a_4mc1jz[0];\n  assign y_q9nobp = {p_q7rwvc, a_4mc1jz[2:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_q9nobp'."}
{"id": 896, "label": "latch_inference", "template_id": "latch_1", "code": "module m_ruwx3e(input en_xc741n, input d_6e778y, output reg q_wu3r8f);\n  wire w_4g8vsj;\n  assign w_4g8vsj = a_sson9u ^ b_bzgje1;\n  assign y_vjmfr0 = a_sson9u ? w_4g8vsj : b_bzgje1;\n  always @(*) begin\n    if (en_xc741n) q_wu3r8f = d_6e778y;\n    // other path leaves q_wu3r8f unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_wu3r8f' may not be assigned on all control paths."}
{"id": 897, "label": "clean", "template_id": "clean_0", "code": "module m_m1gznx(input a_b5jecy, input b_ygoiud, output y_1ohmr1);\n  wire w_6rlhf6;\n  assign w_6rlhf6 = a_224ptr ^ b_cfv1o0;\n  assign y_hqzrpx = a_224ptr ? w_6rlhf6 : b_cfv1o0;\n  assign y_1ohmr1 = a_b5jecy & b_ygoiud;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 898, "label": "clean", "template_id": "clean_0", "code": "module m_hiz4lc(input a_u6ucyd, input b_zojfqp, output y_612px4);\n  wire w_1cgjmi;\n  assign w_1cgjmi = a_990srp ^ b_8wrvs7;\n  assign y_69uvs7 = a_990srp ? w_1cgjmi : b_8wrvs7;\n  assign y_612px4 = a_u6ucyd & b_zojfqp;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 899, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_657y4y(input a_gx3goa, input b_lp1l14, input c_lxl9yu, output y_ggczbt);\n  wire w_6w2h7a;\n  assign w_6w2h7a = a_yt2ie1 ^ b_ssmvph;\n  assign y_jj47uh = a_yt2ie1 ? w_6w2h7a : b_ssmvph;\n  wire t_uf5xla;\n  assign t_uf5xla = a_gx3goa & b_lp1l14;\n  assign t_uf5xla = c_lxl9yu;\n  assign y_ggczbt = t_uf5xla;\nendmodule\n", "log": "Error: net 't_uf5xla' is assigned from more than one source."}
{"id": 900, "label": "comb_loop", "template_id": "loop_0", "code": "module m_np1a2d(output a_xfknpi, output b_x2eww7);\n  wire w_slnmia;\n  assign w_slnmia = a_hjychp ^ b_1agfyg;\n  assign y_6l26hw = a_hjychp ? w_slnmia : b_1agfyg;\n  assign a_xfknpi = b_x2eww7;\n  assign b_x2eww7 = a_xfknpi;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 901, "label": "unused_signal", "template_id": "unused_0", "code": "module m_y2uele(input a_gz5fjg, input b_2uuelq, output y_pxvc6g);\n  wire w_k1qnbb;\n  assign w_k1qnbb = a_p25p9k ^ b_0t2eh8;\n  assign y_jpdrww = a_p25p9k ? w_k1qnbb : b_0t2eh8;\n  wire t_b034y0;\n  assign y_pxvc6g = a_gz5fjg & b_2uuelq;\nendmodule\n", "log": "Warning: declaration 't_b034y0' does not affect outputs."}
{"id": 902, "label": "comb_loop", "template_id": "loop_0", "code": "module m_wjgvji(output a_vzt4jp, output b_9dsrnj);\n  wire w_pxzjdp;\n  assign w_pxzjdp = a_pc18h5 ^ b_hz8kqy;\n  assign y_ijj4it = a_pc18h5 ? w_pxzjdp : b_hz8kqy;\n  assign a_vzt4jp = b_9dsrnj;\n  assign b_9dsrnj = a_vzt4jp;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 903, "label": "comb_loop", "template_id": "loop_0", "code": "module m_0zjmja(output a_go2jc7, output b_jzew1s);\n  wire w_bv65k0;\n  assign w_bv65k0 = a_2j5r8m ^ b_eypi5v;\n  assign y_g8ikql = a_2j5r8m ? w_bv65k0 : b_eypi5v;\n  assign a_go2jc7 = b_jzew1s;\n  assign b_jzew1s = a_go2jc7;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 904, "label": "unused_signal", "template_id": "unused_1", "code": "module m_m7mt8c(input a_a7z5zy, input b_ctsqsm, output y_6tjhz0);\n  wire w_hjdamw;\n  assign w_hjdamw = a_jdergr ^ b_g3uylv;\n  assign y_eyrgn6 = a_jdergr ? w_hjdamw : b_g3uylv;\n  wire t_510nhm;\n  assign t_510nhm = a_a7z5zy | b_ctsqsm;\n  assign y_6tjhz0 = a_a7z5zy & b_ctsqsm;\nendmodule\n", "log": "Warning: declaration 't_510nhm' does not affect outputs."}
{"id": 905, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_bccnyo(input a_d5idz5, input b_g7h729, input c_2m9e9a, output y_p3mmxm);\n  wire w_q5hxr3;\n  assign w_q5hxr3 = a_i4ujhc ^ b_ix0xug;\n  assign y_1ulqjv = a_i4ujhc ? w_q5hxr3 : b_ix0xug;\n  wire t_j2rva5;\n  assign t_j2rva5 = a_d5idz5 & b_g7h729;\n  assign t_j2rva5 = c_2m9e9a;\n  assign y_p3mmxm = t_j2rva5;\nendmodule\n", "log": "Error: net 't_j2rva5' is assigned from more than one source."}
{"id": 906, "label": "latch_inference", "template_id": "latch_0", "code": "module m_9ot9l3(input en_cqo4z8, input d_2aoexl, output reg q_3hdq8j);\n  wire w_p5s5ro;\n  assign w_p5s5ro = a_dv50fk ^ b_2qd4y6;\n  assign y_w2sx0w = a_dv50fk ? w_p5s5ro : b_2qd4y6;\n  always @(*) begin\n    if (en_cqo4z8) q_3hdq8j = d_2aoexl;\n  end\nendmodule\n", "log": "Warning: signal 'q_3hdq8j' may not be assigned on all control paths."}
{"id": 907, "label": "unused_signal", "template_id": "unused_1", "code": "module m_vxv3zr(input a_7tc1cb, input b_izskgt, output y_cmvesi);\n  wire w_izappr;\n  assign w_izappr = a_4gozqx ^ b_lfran0;\n  assign y_go8gc2 = a_4gozqx ? w_izappr : b_lfran0;\n  wire t_qcoyhd;\n  assign t_qcoyhd = a_7tc1cb | b_izskgt;\n  assign y_cmvesi = a_7tc1cb & b_izskgt;\nendmodule\n", "log": "Warning: declaration 't_qcoyhd' does not affect outputs."}
{"id": 908, "label": "comb_loop", "template_id": "loop_1", "code": "module m_m8pfgi(output a_ccguk4, output b_gpxkej);\n  wire w_32rw05;\n  assign w_32rw05 = a_ua845g ^ b_v2top3;\n  assign y_l94gwa = a_ua845g ? w_32rw05 : b_v2top3;\n  wire x_d2fkc0;\n  assign x_d2fkc0 = a_ccguk4;\n  assign a_ccguk4 = b_gpxkej;\n  assign b_gpxkej = x_d2fkc0;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 909, "label": "clean", "template_id": "clean_0", "code": "module m_uheqsz(input a_8y1fta, input b_c6buxl, output y_w7v4l4);\n  wire w_p09r97;\n  assign w_p09r97 = a_47ngm4 ^ b_d3ti3a;\n  assign y_bogvck = a_47ngm4 ? w_p09r97 : b_d3ti3a;\n  assign y_w7v4l4 = a_8y1fta & b_c6buxl;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 910, "label": "comb_loop", "template_id": "loop_0", "code": "module m_4h8d6r(output a_uzx9kx, output b_ip3gmd);\n  wire w_ra3bx9;\n  assign w_ra3bx9 = a_m891sb ^ b_duj4az;\n  assign y_gx2ydb = a_m891sb ? w_ra3bx9 : b_duj4az;\n  assign a_uzx9kx = b_ip3gmd;\n  assign b_ip3gmd = a_uzx9kx;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 911, "label": "clean", "template_id": "clean_0", "code": "module m_wue1zv(input a_4d2st7, input b_1p4sj7, output y_cx2rfs);\n  wire w_9eqvhf;\n  assign w_9eqvhf = a_4xp36m ^ b_7y52sy;\n  assign y_esxeze = a_4xp36m ? w_9eqvhf : b_7y52sy;\n  assign y_cx2rfs = a_4d2st7 & b_1p4sj7;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 912, "label": "unused_signal", "template_id": "unused_1", "code": "module m_8la552(input a_8k0ei3, input b_btpnuq, output y_8zaesn);\n  wire w_y94dkh;\n  assign w_y94dkh = a_5rhw1q ^ b_mge3lx;\n  assign y_w844pc = a_5rhw1q ? w_y94dkh : b_mge3lx;\n  wire t_4zv3hk;\n  assign t_4zv3hk = a_8k0ei3 | b_btpnuq;\n  assign y_8zaesn = a_8k0ei3 & b_btpnuq;\nendmodule\n", "log": "Warning: declaration 't_4zv3hk' does not affect outputs."}
{"id": 913, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_rr7bes(input a_camvum, input b_d17664, input c_jj97mq, output y_6ecips);\n  wire w_dmfhuc;\n  assign w_dmfhuc = a_dx3iu0 ^ b_emdjq9;\n  assign y_xxosbl = a_dx3iu0 ? w_dmfhuc : b_emdjq9;\n  wire t_suxsrz;\n  assign t_suxsrz = a_camvum & b_d17664;\n  assign t_suxsrz = (c_jj97mq) ? a_camvum : b_d17664;\n  assign y_6ecips = t_suxsrz;\nendmodule\n", "log": "Error: net 't_suxsrz' is assigned from more than one source."}
{"id": 914, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_9mf04x(a_wl1d2s, b_pn91el, y_shiurq) input a_wl1d2s, b_pn91el; output y_shiurq assign y_shiurq = a_wl1d2s | b_pn91el; endmodule", "log": "Error: expected ';' before statement."}
{"id": 915, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_rf2bcm(input a_d2yoms, input b_nujgz3, input c_4l4ju1, output y_09maic);\n  wire w_9f8glf;\n  assign w_9f8glf = a_u1hzrp ^ b_23mfm6;\n  assign y_18761f = a_u1hzrp ? w_9f8glf : b_23mfm6;\n  wire t_8mby8k;\n  assign t_8mby8k = a_d2yoms & b_nujgz3;\n  assign t_8mby8k = (c_4l4ju1) ? a_d2yoms : b_nujgz3;\n  assign y_09maic = t_8mby8k;\nendmodule\n", "log": "Error: net 't_8mby8k' is assigned from more than one source."}
{"id": 916, "label": "comb_loop", "template_id": "loop_1", "code": "module m_syv20s(output a_b3z2pi, output b_je9ib1);\n  wire w_9pgzt8;\n  assign w_9pgzt8 = a_cls1c9 ^ b_yarsns;\n  assign y_01yvyp = a_cls1c9 ? w_9pgzt8 : b_yarsns;\n  wire x_kx5vqg;\n  assign x_kx5vqg = a_b3z2pi;\n  assign a_b3z2pi = b_je9ib1;\n  assign b_je9ib1 = x_kx5vqg;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 917, "label": "clean", "template_id": "clean_0", "code": "module m_vpzxqm(input a_5de60e, input b_8tylxt, output y_2ypjdu);\n  wire w_msbj35;\n  assign w_msbj35 = a_s6myq2 ^ b_rvvu1f;\n  assign y_po5ekl = a_s6myq2 ? w_msbj35 : b_rvvu1f;\n  assign y_2ypjdu = a_5de60e & b_8tylxt;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 918, "label": "comb_loop", "template_id": "loop_1", "code": "module m_0z9a0g(output a_xa3zfr, output b_tkok3h);\n  wire w_wbbsct;\n  assign w_wbbsct = a_8p6d8m ^ b_b501ca;\n  assign y_csx6ux = a_8p6d8m ? w_wbbsct : b_b501ca;\n  wire x_97hsjj;\n  assign x_97hsjj = a_xa3zfr;\n  assign a_xa3zfr = b_tkok3h;\n  assign b_tkok3h = x_97hsjj;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 919, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_ywch7v(input a_20vxav, input b_f7hst1, input c_eduqtu, output y_0vxhty);\n  wire w_559cdr;\n  assign w_559cdr = a_x38pwm ^ b_h7mgdj;\n  assign y_r4evhe = a_x38pwm ? w_559cdr : b_h7mgdj;\n  wire t_l81g9y;\n  assign t_l81g9y = a_20vxav & b_f7hst1;\n  assign t_l81g9y = c_eduqtu;\n  assign y_0vxhty = t_l81g9y;\nendmodule\n", "log": "Error: net 't_l81g9y' is assigned from more than one source."}
{"id": 920, "label": "clean", "template_id": "clean_0", "code": "module m_elow6y(input a_5b1yoi, input b_i8l4oe, output y_3fvpxr);\n  wire w_wqpek3;\n  assign w_wqpek3 = a_rjpjjd ^ b_qf2n8s;\n  assign y_75mev2 = a_rjpjjd ? w_wqpek3 : b_qf2n8s;\n  assign y_3fvpxr = a_5b1yoi & b_i8l4oe;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 921, "label": "width_mismatch", "template_id": "width_0", "code": "module m_51ki6o(input [7:0] a_xejwfz, output [3:0] y_lolg73);\n  wire w_5s88pv;\n  assign w_5s88pv = a_98klet ^ b_0tphdp;\n  assign y_pcguv0 = a_98klet ? w_5s88pv : b_0tphdp;\n  assign y_lolg73 = a_xejwfz;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_lolg73'."}
{"id": 922, "label": "width_mismatch", "template_id": "width_1", "code": "module m_7yz38t(input [3:0] a_zfjqqw, output [2:0] y_ms745s);\n  wire w_ojhdrq;\n  assign w_ojhdrq = a_33rtp3 ^ b_bposrg;\n  assign y_ovc3n8 = a_33rtp3 ? w_ojhdrq : b_bposrg;\n  wire p_77mipp;\n  assign p_77mipp = a_zfjqqw[0];\n  assign y_ms745s = {p_77mipp, a_zfjqqw[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_ms745s'."}
{"id": 923, "label": "clean", "template_id": "clean_0", "code": "module m_4ctiot(input a_czcf4z, input b_yclb2b, output y_vnjymf);\n  wire w_jk5ax2;\n  assign w_jk5ax2 = a_fjigo3 ^ b_yyq9d3;\n  assign y_pt15ld = a_fjigo3 ? w_jk5ax2 : b_yyq9d3;\n  assign y_vnjymf = a_czcf4z & b_yclb2b;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 924, "label": "missing_default", "template_id": "case_0", "code": "module m_0gc6cz(input [1:0] sel_krozoo, output reg y_shxds6);\n  wire w_kz9zfc;\n  assign w_kz9zfc = a_k63c4w ^ b_69e80x;\n  assign y_hf4uvj = a_k63c4w ? w_kz9zfc : b_69e80x;\n  always @(*) begin\n    case(sel_krozoo)\n      2'b00: y_shxds6 = 1'b0;\n      2'b01: y_shxds6 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 925, "label": "width_mismatch", "template_id": "width_1", "code": "module m_n4pmc3(input [4:0] a_r5hpt5, output [3:0] y_2rbjgz);\n  wire w_smuu7g;\n  assign w_smuu7g = a_yxa291 ^ b_wve0rs;\n  assign y_m0kycr = a_yxa291 ? w_smuu7g : b_wve0rs;\n  wire p_2euht3;\n  assign p_2euht3 = a_r5hpt5[0];\n  assign y_2rbjgz = {p_2euht3, a_r5hpt5[2:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_2rbjgz'."}
{"id": 926, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_475eag(input a_szidm4, input b_0xm6oe, input c_5pphjg, output y_cm4ah9);\n  wire w_bd1hw4;\n  assign w_bd1hw4 = a_tob3af ^ b_44zvow;\n  assign y_33ao4y = a_tob3af ? w_bd1hw4 : b_44zvow;\n  wire t_xlc32c;\n  assign t_xlc32c = a_szidm4 & b_0xm6oe;\n  assign t_xlc32c = (c_5pphjg) ? a_szidm4 : b_0xm6oe;\n  assign y_cm4ah9 = t_xlc32c;\nendmodule\n", "log": "Error: net 't_xlc32c' is assigned from more than one source."}
{"id": 927, "label": "clean", "template_id": "clean_0", "code": "module m_muvrhb(input a_ibuh22, input b_6p8fpw, output y_ujuv0l);\n  wire w_n897py;\n  assign w_n897py = a_cfiiy6 ^ b_f52e6n;\n  assign y_oml814 = a_cfiiy6 ? w_n897py : b_f52e6n;\n  assign y_ujuv0l = a_ibuh22 & b_6p8fpw;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 928, "label": "width_mismatch", "template_id": "width_0", "code": "module m_4udtf1(input [2:0] a_fwpl7s, output [1:0] y_45m935);\n  wire w_c8ph4j;\n  assign w_c8ph4j = a_tzip9p ^ b_925kiu;\n  assign y_8mnv5q = a_tzip9p ? w_c8ph4j : b_925kiu;\n  assign y_45m935 = a_fwpl7s;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_45m935'."}
{"id": 929, "label": "latch_inference", "template_id": "latch_1", "code": "module m_gnx71h(input en_7tx1dg, input d_fxokzq, output reg q_i5p0bx);\n  wire w_lmt8pp;\n  assign w_lmt8pp = a_pgzq9j ^ b_8b52cy;\n  assign y_udg0my = a_pgzq9j ? w_lmt8pp : b_8b52cy;\n  always @(*) begin\n    if (en_7tx1dg) q_i5p0bx = d_fxokzq;\n    // other path leaves q_i5p0bx unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_i5p0bx' may not be assigned on all control paths."}
{"id": 930, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_m8e28r(input a_3154pb, b_p9cxx7 output y_pbm5ng); assign y_pbm5ng = a_3154pb & b_p9cxx7 endmodule", "log": "Error: parse failed near port list."}
{"id": 931, "label": "width_mismatch", "template_id": "width_1", "code": "module m_f6nb3z(input [3:0] a_o0uiof, output [2:0] y_azjp67);\n  wire w_rxlz9n;\n  assign w_rxlz9n = a_csffmj ^ b_hhk61i;\n  assign y_0fg7yy = a_csffmj ? w_rxlz9n : b_hhk61i;\n  wire p_t87i9g;\n  assign p_t87i9g = a_o0uiof[0];\n  assign y_azjp67 = {p_t87i9g, a_o0uiof[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_azjp67'."}
{"id": 932, "label": "latch_inference", "template_id": "latch_0", "code": "module m_ntqcsn(input en_jx79q0, input d_ua6aeg, output reg q_mfi2y3);\n  wire w_tuc2s6;\n  assign w_tuc2s6 = a_6cbkns ^ b_qufo6x;\n  assign y_gwf2yo = a_6cbkns ? w_tuc2s6 : b_qufo6x;\n  always @(*) begin\n    if (en_jx79q0) q_mfi2y3 = d_ua6aeg;\n  end\nendmodule\n", "log": "Warning: signal 'q_mfi2y3' may not be assigned on all control paths."}
{"id": 933, "label": "unused_signal", "template_id": "unused_0", "code": "module m_j2q2bg(input a_rv0r7p, input b_3ixza8, output y_5ph20y);\n  wire w_47w1sc;\n  assign w_47w1sc = a_guaxmm ^ b_auk72y;\n  assign y_s8omq0 = a_guaxmm ? w_47w1sc : b_auk72y;\n  wire t_xnlpfi;\n  assign y_5ph20y = a_rv0r7p & b_3ixza8;\nendmodule\n", "log": "Warning: declaration 't_xnlpfi' does not affect outputs."}
{"id": 934, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_7b7gu6(input clk_5b41qy, input d_u12b6u, output reg q_lld3d1);\n  wire w_xwb8ej;\n  assign w_xwb8ej = a_7qurkp ^ b_k28a30;\n  assign y_gjopyo = a_7qurkp ? w_xwb8ej : b_k28a30;\n  always @(posedge clk_5b41qy) begin\n    q_lld3d1 = d_u12b6u;\n    q_lld3d1 = q_lld3d1;\n    // extra ops using tmp_l5f65u\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_lld3d1'."}
{"id": 935, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_siuwvj(input clk_0bq5em, input d_7jpa0f, output reg q_yljhj3);\n  wire w_nm1ina;\n  assign w_nm1ina = a_pyq0z9 ^ b_8qmysg;\n  assign y_vg6l9q = a_pyq0z9 ? w_nm1ina : b_8qmysg;\n  always @(posedge clk_0bq5em) begin\n    q_yljhj3 = d_7jpa0f;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_yljhj3'."}
{"id": 936, "label": "comb_loop", "template_id": "loop_0", "code": "module m_gyyl0c(output a_rvnvp9, output b_9tjj41);\n  wire w_aymsub;\n  assign w_aymsub = a_w6r9ne ^ b_21w2o9;\n  assign y_x1h68r = a_w6r9ne ? w_aymsub : b_21w2o9;\n  assign a_rvnvp9 = b_9tjj41;\n  assign b_9tjj41 = a_rvnvp9;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 937, "label": "clean", "template_id": "clean_0", "code": "module m_0nbfj0(input a_a2ow6p, input b_pittc7, output y_k4xv14);\n  wire w_f6ntqu;\n  assign w_f6ntqu = a_7u9c23 ^ b_oz5kfy;\n  assign y_3c3vjr = a_7u9c23 ? w_f6ntqu : b_oz5kfy;\n  assign y_k4xv14 = a_a2ow6p & b_pittc7;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 938, "label": "latch_inference", "template_id": "latch_0", "code": "module m_yafnwk(input en_yaf9u8, input d_c6q8e6, output reg q_nr36st);\n  wire w_oi9kzk;\n  assign w_oi9kzk = a_80j0ua ^ b_sjfzpa;\n  assign y_svnoa7 = a_80j0ua ? w_oi9kzk : b_sjfzpa;\n  always @(*) begin\n    if (en_yaf9u8) q_nr36st = d_c6q8e6;\n  end\nendmodule\n", "log": "Warning: signal 'q_nr36st' may not be assigned on all control paths."}
{"id": 939, "label": "comb_loop", "template_id": "loop_0", "code": "module m_rlu5pd(output a_sed2iv, output b_vhmca0);\n  wire w_ykxbs6;\n  assign w_ykxbs6 = a_45slss ^ b_f0y6x4;\n  assign y_cuc0ej = a_45slss ? w_ykxbs6 : b_f0y6x4;\n  assign a_sed2iv = b_vhmca0;\n  assign b_vhmca0 = a_sed2iv;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 940, "label": "clean", "template_id": "clean_0", "code": "module m_wftpdj(input a_sigi7w, input b_fa335h, output y_vbx64z);\n  wire w_pz3e6s;\n  assign w_pz3e6s = a_4h5ff1 ^ b_c48l2c;\n  assign y_hc3yr5 = a_4h5ff1 ? w_pz3e6s : b_c48l2c;\n  assign y_vbx64z = a_sigi7w & b_fa335h;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 941, "label": "width_mismatch", "template_id": "width_1", "code": "module m_pjdeb8(input [7:0] a_i91n85, output [0:0] y_hj8jrv);\n  wire w_ri2w1j;\n  assign w_ri2w1j = a_0pl7s7 ^ b_3o7ub2;\n  assign y_qi348h = a_0pl7s7 ? w_ri2w1j : b_3o7ub2;\n  wire p_qkl3nl;\n  assign p_qkl3nl = a_i91n85[0];\n  assign y_hj8jrv = {p_qkl3nl, a_i91n85[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_hj8jrv'."}
{"id": 942, "label": "unused_signal", "template_id": "unused_0", "code": "module m_w4skm0(input a_79kx2g, input b_0591cl, output y_hk7hx2);\n  wire w_50c8c4;\n  assign w_50c8c4 = a_o8rycm ^ b_cs22lz;\n  assign y_sh1oud = a_o8rycm ? w_50c8c4 : b_cs22lz;\n  wire t_s6loyo;\n  assign y_hk7hx2 = a_79kx2g & b_0591cl;\nendmodule\n", "log": "Warning: declaration 't_s6loyo' does not affect outputs."}
{"id": 943, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_zxzd4d(input clk_maqcrp, input d_gylfnm, output reg q_rkc3qh);\n  wire w_xbj0yy;\n  assign w_xbj0yy = a_5qjvmh ^ b_svssn5;\n  assign y_zgcfie = a_5qjvmh ? w_xbj0yy : b_svssn5;\n  always @(posedge clk_maqcrp) begin\n    q_rkc3qh = d_gylfnm;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_rkc3qh'."}
{"id": 944, "label": "unused_signal", "template_id": "unused_1", "code": "module m_qyvhni(input a_we4xov, input b_gzreyv, output y_8b7epg);\n  wire w_2tkm03;\n  assign w_2tkm03 = a_5qgzsh ^ b_vnuqdd;\n  assign y_zx6kxl = a_5qgzsh ? w_2tkm03 : b_vnuqdd;\n  wire t_h7ep6m;\n  assign t_h7ep6m = a_we4xov | b_gzreyv;\n  assign y_8b7epg = a_we4xov & b_gzreyv;\nendmodule\n", "log": "Warning: declaration 't_h7ep6m' does not affect outputs."}
{"id": 945, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_uekwuf(a_gbk89k, b_1gtvj4, y_lwmuoh) input a_gbk89k, b_1gtvj4; output y_lwmuoh assign y_lwmuoh = a_gbk89k | b_1gtvj4; endmodule", "log": "Error: expected ';' before statement."}
{"id": 946, "label": "latch_inference", "template_id": "latch_1", "code": "module m_3wuaej(input en_f2d6w3, input d_3uyyzb, output reg q_zad7es);\n  wire w_d6vaic;\n  assign w_d6vaic = a_f96iw7 ^ b_zp8xhs;\n  assign y_lb76ma = a_f96iw7 ? w_d6vaic : b_zp8xhs;\n  always @(*) begin\n    if (en_f2d6w3) q_zad7es = d_3uyyzb;\n    // other path leaves q_zad7es unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_zad7es' may not be assigned on all control paths."}
{"id": 947, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_y5pfm6(input a_g1jlq2, b_eahmau output y_244qzd); assign y_244qzd = a_g1jlq2 & b_eahmau endmodule", "log": "Error: parse failed near port list."}
{"id": 948, "label": "width_mismatch", "template_id": "width_0", "code": "module m_8klw6d(input [2:0] a_90ukml, output [1:0] y_ybvtug);\n  wire w_cx8et3;\n  assign w_cx8et3 = a_wo0wyj ^ b_0ahbw9;\n  assign y_9npiin = a_wo0wyj ? w_cx8et3 : b_0ahbw9;\n  assign y_ybvtug = a_90ukml;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_ybvtug'."}
{"id": 949, "label": "width_mismatch", "template_id": "width_1", "code": "module m_gniy6o(input [7:0] a_ni9ptx, output [2:0] y_pgiya5);\n  wire w_5dpvgo;\n  assign w_5dpvgo = a_tjwe9q ^ b_k9qbmx;\n  assign y_bxv4cq = a_tjwe9q ? w_5dpvgo : b_k9qbmx;\n  wire p_3qaway;\n  assign p_3qaway = a_ni9ptx[0];\n  assign y_pgiya5 = {p_3qaway, a_ni9ptx[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_pgiya5'."}
{"id": 950, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_b398ma(input clk_c11ei4, input d_6ukjpn, output reg q_hc6hfk);\n  wire w_d1olkk;\n  assign w_d1olkk = a_quvkcr ^ b_uzvf4w;\n  assign y_epaet5 = a_quvkcr ? w_d1olkk : b_uzvf4w;\n  always @(posedge clk_c11ei4) begin\n    q_hc6hfk = d_6ukjpn;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_hc6hfk'."}
{"id": 951, "label": "comb_loop", "template_id": "loop_0", "code": "module m_pd3852(output a_8nw57e, output b_v1r5bw);\n  wire w_h5uvn3;\n  assign w_h5uvn3 = a_3vrfid ^ b_wohkhg;\n  assign y_4i0r3d = a_3vrfid ? w_h5uvn3 : b_wohkhg;\n  assign a_8nw57e = b_v1r5bw;\n  assign b_v1r5bw = a_8nw57e;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 952, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_knndpp(input a_vpjt8k, input b_11bbn2, input c_8d8ia5, output y_prwx0t);\n  wire w_3981ps;\n  assign w_3981ps = a_wn2p1z ^ b_iplmuv;\n  assign y_otw6z0 = a_wn2p1z ? w_3981ps : b_iplmuv;\n  wire t_qfccbu;\n  assign t_qfccbu = a_vpjt8k & b_11bbn2;\n  assign t_qfccbu = (c_8d8ia5) ? a_vpjt8k : b_11bbn2;\n  assign y_prwx0t = t_qfccbu;\nendmodule\n", "log": "Error: net 't_qfccbu' is assigned from more than one source."}
{"id": 953, "label": "clean", "template_id": "clean_0", "code": "module m_jyqqz3(input a_o8uj53, input b_c5u6i7, output y_z9wjj1);\n  wire w_lv77ds;\n  assign w_lv77ds = a_1e1orc ^ b_7ky4nh;\n  assign y_eb9gaz = a_1e1orc ? w_lv77ds : b_7ky4nh;\n  assign y_z9wjj1 = a_o8uj53 & b_c5u6i7;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 954, "label": "clean", "template_id": "clean_0", "code": "module m_6dg8fz(input a_huq3pk, input b_8srrbs, output y_jm75ux);\n  wire w_o4dron;\n  assign w_o4dron = a_x95azs ^ b_1bnte3;\n  assign y_lgiw74 = a_x95azs ? w_o4dron : b_1bnte3;\n  assign y_jm75ux = a_huq3pk & b_8srrbs;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 955, "label": "clean", "template_id": "clean_0", "code": "module m_ny2kmu(input a_o3defn, input b_2lwrnq, output y_llrao3);\n  wire w_w5kvfr;\n  assign w_w5kvfr = a_60dwvk ^ b_ynu7nk;\n  assign y_bl1x9b = a_60dwvk ? w_w5kvfr : b_ynu7nk;\n  assign y_llrao3 = a_o3defn & b_2lwrnq;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 956, "label": "clean", "template_id": "clean_0", "code": "module m_5gtlxs(input a_xo0zbs, input b_fammpf, output y_l7z7dr);\n  wire w_robbc4;\n  assign w_robbc4 = a_xrqled ^ b_91uj9t;\n  assign y_glf364 = a_xrqled ? w_robbc4 : b_91uj9t;\n  assign y_l7z7dr = a_xo0zbs & b_fammpf;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 957, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_fj5dh6(input a_hyhjx3, input b_et2txm, input c_nwi4rp, output y_qxu5jd);\n  wire w_hx19e3;\n  assign w_hx19e3 = a_hsdk6c ^ b_cx8xrq;\n  assign y_qe39ak = a_hsdk6c ? w_hx19e3 : b_cx8xrq;\n  wire t_w79d0n;\n  assign t_w79d0n = a_hyhjx3 & b_et2txm;\n  assign t_w79d0n = (c_nwi4rp) ? a_hyhjx3 : b_et2txm;\n  assign y_qxu5jd = t_w79d0n;\nendmodule\n", "log": "Error: net 't_w79d0n' is assigned from more than one source."}
{"id": 958, "label": "comb_loop", "template_id": "loop_1", "code": "module m_eeosp2(output a_4838fv, output b_3ihdsx);\n  wire w_5kuouz;\n  assign w_5kuouz = a_46th4o ^ b_1km0p4;\n  assign y_wxcxfb = a_46th4o ? w_5kuouz : b_1km0p4;\n  wire x_qefrqj;\n  assign x_qefrqj = a_4838fv;\n  assign a_4838fv = b_3ihdsx;\n  assign b_3ihdsx = x_qefrqj;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 959, "label": "width_mismatch", "template_id": "width_0", "code": "module m_2oatyx(input [4:0] a_683uwz, output [2:0] y_7a6c32);\n  wire w_a70ken;\n  assign w_a70ken = a_ile748 ^ b_146493;\n  assign y_68gkwo = a_ile748 ? w_a70ken : b_146493;\n  assign y_7a6c32 = a_683uwz;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_7a6c32'."}
{"id": 960, "label": "clean", "template_id": "clean_0", "code": "module m_izc9q0(input a_bugj7c, input b_rnve80, output y_qegy3c);\n  wire w_ytwu1a;\n  assign w_ytwu1a = a_e0mtxl ^ b_ird77e;\n  assign y_8dn6oj = a_e0mtxl ? w_ytwu1a : b_ird77e;\n  assign y_qegy3c = a_bugj7c & b_rnve80;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 961, "label": "width_mismatch", "template_id": "width_0", "code": "module m_pep0aa(input [4:0] a_i5dmm2, output [3:0] y_f910ou);\n  wire w_9wwu5m;\n  assign w_9wwu5m = a_x577a6 ^ b_x6zv9b;\n  assign y_uf6rmf = a_x577a6 ? w_9wwu5m : b_x6zv9b;\n  assign y_f910ou = a_i5dmm2;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_f910ou'."}
{"id": 962, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_dawc2w(a_55dttb, b_sl7id9, y_6oqlbk) input a_55dttb, b_sl7id9; output y_6oqlbk assign y_6oqlbk = a_55dttb | b_sl7id9; endmodule", "log": "Error: expected ';' before statement."}
{"id": 963, "label": "latch_inference", "template_id": "latch_0", "code": "module m_r29e5t(input en_a8hloc, input d_oranut, output reg q_e4q1vp);\n  wire w_6auw3h;\n  assign w_6auw3h = a_5raihc ^ b_qex2px;\n  assign y_zvhgjs = a_5raihc ? w_6auw3h : b_qex2px;\n  always @(*) begin\n    if (en_a8hloc) q_e4q1vp = d_oranut;\n  end\nendmodule\n", "log": "Warning: signal 'q_e4q1vp' may not be assigned on all control paths."}
{"id": 964, "label": "latch_inference", "template_id": "latch_1", "code": "module m_kreupv(input en_9y80cl, input d_74jg5t, output reg q_8mon0b);\n  wire w_irx1ww;\n  assign w_irx1ww = a_3vn908 ^ b_6g1i5a;\n  assign y_wwmtei = a_3vn908 ? w_irx1ww : b_6g1i5a;\n  always @(*) begin\n    if (en_9y80cl) q_8mon0b = d_74jg5t;\n    // other path leaves q_8mon0b unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_8mon0b' may not be assigned on all control paths."}
{"id": 965, "label": "comb_loop", "template_id": "loop_1", "code": "module m_tqbxdt(output a_ah00eq, output b_9ebq1i);\n  wire w_l63y2g;\n  assign w_l63y2g = a_y2vqgw ^ b_fkjqfl;\n  assign y_7jiyls = a_y2vqgw ? w_l63y2g : b_fkjqfl;\n  wire x_r7ygc6;\n  assign x_r7ygc6 = a_ah00eq;\n  assign a_ah00eq = b_9ebq1i;\n  assign b_9ebq1i = x_r7ygc6;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 966, "label": "missing_default", "template_id": "case_1", "code": "module m_eoxfwn(input [1:0] sel_ood33q, output reg y_4amryo);\n  wire w_0h99aj;\n  assign w_0h99aj = a_itpkyl ^ b_834w2k;\n  assign y_sfoo8s = a_itpkyl ? w_0h99aj : b_834w2k;\n  always @(*) begin\n    case(sel_ood33q)\n      2'b00: y_4amryo = 1'b0;\n      2'b01: y_4amryo = 1'b1;\n      2'b10: y_4amryo = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 967, "label": "clean", "template_id": "clean_0", "code": "module m_h91xbi(input a_cttpem, input b_suq99h, output y_ygrsob);\n  wire w_nygcmz;\n  assign w_nygcmz = a_0ykmj1 ^ b_odvd2v;\n  assign y_xjctrp = a_0ykmj1 ? w_nygcmz : b_odvd2v;\n  assign y_ygrsob = a_cttpem & b_suq99h;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 968, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_z949a6(input a_z0gljq, input b_50cvlo, input c_71prvm, output y_jnqs3i);\n  wire w_77kteu;\n  assign w_77kteu = a_lxopcf ^ b_uzalrq;\n  assign y_7j2b9s = a_lxopcf ? w_77kteu : b_uzalrq;\n  wire t_2leubs;\n  assign t_2leubs = a_z0gljq & b_50cvlo;\n  assign t_2leubs = (c_71prvm) ? a_z0gljq : b_50cvlo;\n  assign y_jnqs3i = t_2leubs;\nendmodule\n", "log": "Error: net 't_2leubs' is assigned from more than one source."}
{"id": 969, "label": "latch_inference", "template_id": "latch_0", "code": "module m_s57ygj(input en_uxv9aj, input d_oth7q3, output reg q_1bwkjf);\n  wire w_3cgrfp;\n  assign w_3cgrfp = a_60nz1x ^ b_s7u34j;\n  assign y_xdtkfd = a_60nz1x ? w_3cgrfp : b_s7u34j;\n  always @(*) begin\n    if (en_uxv9aj) q_1bwkjf = d_oth7q3;\n  end\nendmodule\n", "log": "Warning: signal 'q_1bwkjf' may not be assigned on all control paths."}
{"id": 970, "label": "comb_loop", "template_id": "loop_1", "code": "module m_czs30r(output a_l9t0tg, output b_sautr7);\n  wire w_14h56a;\n  assign w_14h56a = a_5qrphm ^ b_3xnvso;\n  assign y_jyevyx = a_5qrphm ? w_14h56a : b_3xnvso;\n  wire x_nxnz7b;\n  assign x_nxnz7b = a_l9t0tg;\n  assign a_l9t0tg = b_sautr7;\n  assign b_sautr7 = x_nxnz7b;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 971, "label": "clean", "template_id": "clean_0", "code": "module m_09e6w5(input a_pi32vv, input b_hnj0jk, output y_vrpabc);\n  wire w_yosf9l;\n  assign w_yosf9l = a_61x4ui ^ b_udub8r;\n  assign y_y8jnus = a_61x4ui ? w_yosf9l : b_udub8r;\n  assign y_vrpabc = a_pi32vv & b_hnj0jk;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 972, "label": "unused_signal", "template_id": "unused_0", "code": "module m_e9b0jv(input a_0rp5bu, input b_y0rcvc, output y_4p24zj);\n  wire w_inuzsn;\n  assign w_inuzsn = a_8cl06p ^ b_q6aila;\n  assign y_zcaw7y = a_8cl06p ? w_inuzsn : b_q6aila;\n  wire t_3gies3;\n  assign y_4p24zj = a_0rp5bu & b_y0rcvc;\nendmodule\n", "log": "Warning: declaration 't_3gies3' does not affect outputs."}
{"id": 973, "label": "width_mismatch", "template_id": "width_0", "code": "module m_82w05i(input [7:0] a_3nojcw, output [2:0] y_kap4dp);\n  wire w_tgdhsu;\n  assign w_tgdhsu = a_taxunv ^ b_v6h6ss;\n  assign y_k3tj1x = a_taxunv ? w_tgdhsu : b_v6h6ss;\n  assign y_kap4dp = a_3nojcw;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_kap4dp'."}
{"id": 974, "label": "unused_signal", "template_id": "unused_1", "code": "module m_ijqu35(input a_l1pj97, input b_eowcd1, output y_7lui9t);\n  wire w_8oepa5;\n  assign w_8oepa5 = a_mi47h3 ^ b_y98cu7;\n  assign y_wsbhib = a_mi47h3 ? w_8oepa5 : b_y98cu7;\n  wire t_oyadrv;\n  assign t_oyadrv = a_l1pj97 | b_eowcd1;\n  assign y_7lui9t = a_l1pj97 & b_eowcd1;\nendmodule\n", "log": "Warning: declaration 't_oyadrv' does not affect outputs."}
{"id": 975, "label": "clean", "template_id": "clean_0", "code": "module m_ekvpqv(input a_h0811q, input b_0ybg8l, output y_orys9n);\n  wire w_1nr185;\n  assign w_1nr185 = a_sc40gj ^ b_nu2tuw;\n  assign y_ga1duc = a_sc40gj ? w_1nr185 : b_nu2tuw;\n  assign y_orys9n = a_h0811q & b_0ybg8l;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 976, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_ugv6kd(input a_rtiuo8, input b_l6ev6x, input c_ytyadi, output y_d2iik0);\n  wire w_imtzf1;\n  assign w_imtzf1 = a_7kjual ^ b_azvpmz;\n  assign y_v37yiy = a_7kjual ? w_imtzf1 : b_azvpmz;\n  wire t_5m9ydq;\n  assign t_5m9ydq = a_rtiuo8 & b_l6ev6x;\n  assign t_5m9ydq = c_ytyadi;\n  assign y_d2iik0 = t_5m9ydq;\nendmodule\n", "log": "Error: net 't_5m9ydq' is assigned from more than one source."}
{"id": 977, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_fkfr1k(input a_u39wfs, input b_447ulq, input c_cviewq, output y_a3jiwc);\n  wire w_5i4o1h;\n  assign w_5i4o1h = a_6yzjih ^ b_p1bvb3;\n  assign y_9casyu = a_6yzjih ? w_5i4o1h : b_p1bvb3;\n  wire t_qwe2fj;\n  assign t_qwe2fj = a_u39wfs & b_447ulq;\n  assign t_qwe2fj = c_cviewq;\n  assign y_a3jiwc = t_qwe2fj;\nendmodule\n", "log": "Error: net 't_qwe2fj' is assigned from more than one source."}
{"id": 978, "label": "clean", "template_id": "clean_0", "code": "module m_jts2j0(input a_emwlke, input b_v6dgs3, output y_di7eo5);\n  wire w_hnmi7l;\n  assign w_hnmi7l = a_jquudi ^ b_dgmd0x;\n  assign y_767ag4 = a_jquudi ? w_hnmi7l : b_dgmd0x;\n  assign y_di7eo5 = a_emwlke & b_v6dgs3;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 979, "label": "unused_signal", "template_id": "unused_1", "code": "module m_r3bpj6(input a_mixzf5, input b_zvb88b, output y_3w69qs);\n  wire w_vb3vh7;\n  assign w_vb3vh7 = a_nlppox ^ b_slr26z;\n  assign y_z6o9t7 = a_nlppox ? w_vb3vh7 : b_slr26z;\n  wire t_lp029u;\n  assign t_lp029u = a_mixzf5 | b_zvb88b;\n  assign y_3w69qs = a_mixzf5 & b_zvb88b;\nendmodule\n", "log": "Warning: declaration 't_lp029u' does not affect outputs."}
{"id": 980, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_19whir(input clk_lfcqpi, input d_v2d217, output reg q_m724hk);\n  wire w_lklj3p;\n  assign w_lklj3p = a_mv2mje ^ b_35fngp;\n  assign y_pja57h = a_mv2mje ? w_lklj3p : b_35fngp;\n  always @(posedge clk_lfcqpi) begin\n    q_m724hk = d_v2d217;\n    q_m724hk = q_m724hk;\n    // extra ops using tmp_pvd07r\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_m724hk'."}
{"id": 981, "label": "clean", "template_id": "clean_0", "code": "module m_p95628(input a_sadiir, input b_afp7nu, output y_5r5n1e);\n  wire w_jl0j9f;\n  assign w_jl0j9f = a_aadtyw ^ b_yh3985;\n  assign y_p8zp1h = a_aadtyw ? w_jl0j9f : b_yh3985;\n  assign y_5r5n1e = a_sadiir & b_afp7nu;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 982, "label": "clean", "template_id": "clean_0", "code": "module m_9ymkt5(input a_jusfvo, input b_f23msg, output y_migm85);\n  wire w_jl0i7u;\n  assign w_jl0i7u = a_ujhvm7 ^ b_rnff3l;\n  assign y_3loc1m = a_ujhvm7 ? w_jl0i7u : b_rnff3l;\n  assign y_migm85 = a_jusfvo & b_f23msg;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 983, "label": "width_mismatch", "template_id": "width_1", "code": "module m_tpknfx(input [2:0] a_320zlp, output [0:0] y_1k86pf);\n  wire w_gug7sy;\n  assign w_gug7sy = a_3zoew2 ^ b_zxtvg6;\n  assign y_ogj912 = a_3zoew2 ? w_gug7sy : b_zxtvg6;\n  wire p_ztqcel;\n  assign p_ztqcel = a_320zlp[0];\n  assign y_1k86pf = {p_ztqcel, a_320zlp[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_1k86pf'."}
{"id": 984, "label": "unused_signal", "template_id": "unused_0", "code": "module m_jhhe2z(input a_ykn8l6, input b_fvcot0, output y_jluuls);\n  wire w_y8vf4w;\n  assign w_y8vf4w = a_gg1mvd ^ b_52cxb4;\n  assign y_zg2z9i = a_gg1mvd ? w_y8vf4w : b_52cxb4;\n  wire t_ix7wud;\n  assign y_jluuls = a_ykn8l6 & b_fvcot0;\nendmodule\n", "log": "Warning: declaration 't_ix7wud' does not affect outputs."}
{"id": 985, "label": "width_mismatch", "template_id": "width_0", "code": "module m_wchrvt(input [2:0] a_syj3wa, output [0:0] y_8azhrj);\n  wire w_dr8qpq;\n  assign w_dr8qpq = a_3suj8f ^ b_b0j4mp;\n  assign y_tdr95j = a_3suj8f ? w_dr8qpq : b_b0j4mp;\n  assign y_8azhrj = a_syj3wa;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_8azhrj'."}
{"id": 986, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_jqkf1u(input clk_1btctl, input d_gzzo9a, output reg q_bbetg1);\n  wire w_gdvg4y;\n  assign w_gdvg4y = a_vvhyur ^ b_0cz0rm;\n  assign y_lxxqdk = a_vvhyur ? w_gdvg4y : b_0cz0rm;\n  always @(posedge clk_1btctl) begin\n    q_bbetg1 = d_gzzo9a;\n    q_bbetg1 = q_bbetg1;\n    // extra ops using tmp_pxqs20\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_bbetg1'."}
{"id": 987, "label": "unused_signal", "template_id": "unused_0", "code": "module m_0grm15(input a_glm24z, input b_yajzu5, output y_24ai1a);\n  wire w_mvn8ld;\n  assign w_mvn8ld = a_kwi9hg ^ b_3ccix0;\n  assign y_g3ksk2 = a_kwi9hg ? w_mvn8ld : b_3ccix0;\n  wire t_4990df;\n  assign y_24ai1a = a_glm24z & b_yajzu5;\nendmodule\n", "log": "Warning: declaration 't_4990df' does not affect outputs."}
{"id": 988, "label": "comb_loop", "template_id": "loop_1", "code": "module m_jmne9v(output a_59ko4y, output b_yt0ily);\n  wire w_fbzsc7;\n  assign w_fbzsc7 = a_00rlz9 ^ b_96usv7;\n  assign y_dwwaas = a_00rlz9 ? w_fbzsc7 : b_96usv7;\n  wire x_fu2do9;\n  assign x_fu2do9 = a_59ko4y;\n  assign a_59ko4y = b_yt0ily;\n  assign b_yt0ily = x_fu2do9;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 989, "label": "width_mismatch", "template_id": "width_1", "code": "module m_cvtrvx(input [7:0] a_ng7bqx, output [3:0] y_0j5hoi);\n  wire w_q1c4u3;\n  assign w_q1c4u3 = a_2iqo4i ^ b_527v91;\n  assign y_7hw92d = a_2iqo4i ? w_q1c4u3 : b_527v91;\n  wire p_wejg55;\n  assign p_wejg55 = a_ng7bqx[0];\n  assign y_0j5hoi = {p_wejg55, a_ng7bqx[2:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_0j5hoi'."}
{"id": 990, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_t8fs58(input a_zqtt18, b_xnb8x2 output y_ib3ow3); assign y_ib3ow3 = a_zqtt18 & b_xnb8x2 endmodule", "log": "Error: parse failed near port list."}
{"id": 991, "label": "clean", "template_id": "clean_0", "code": "module m_u5cr6h(input a_aer87b, input b_hoe3os, output y_mc0z53);\n  wire w_19q9iw;\n  assign w_19q9iw = a_4oxqae ^ b_ehbapu;\n  assign y_0e8kt8 = a_4oxqae ? w_19q9iw : b_ehbapu;\n  assign y_mc0z53 = a_aer87b & b_hoe3os;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 992, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_sps8dk(input a_wiqx8b, b_fv6xo7 output y_9dcwaz); assign y_9dcwaz = a_wiqx8b & b_fv6xo7 endmodule", "log": "Error: parse failed near port list."}
{"id": 993, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_eh8v6d(input clk_0bza2e, input d_iti5v3, output reg q_cgaq3w);\n  wire w_9nknq4;\n  assign w_9nknq4 = a_a1tlwz ^ b_h4eu4s;\n  assign y_yymrs2 = a_a1tlwz ? w_9nknq4 : b_h4eu4s;\n  always @(posedge clk_0bza2e) begin\n    q_cgaq3w = d_iti5v3;\n    q_cgaq3w = q_cgaq3w;\n    // extra ops using tmp_awpq06\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_cgaq3w'."}
{"id": 994, "label": "unused_signal", "template_id": "unused_0", "code": "module m_jjh3en(input a_f91axn, input b_3dalc3, output y_44b1vj);\n  wire w_dw8fa5;\n  assign w_dw8fa5 = a_ml1mt1 ^ b_kkmo9u;\n  assign y_q08qay = a_ml1mt1 ? w_dw8fa5 : b_kkmo9u;\n  wire t_u7by6k;\n  assign y_44b1vj = a_f91axn & b_3dalc3;\nendmodule\n", "log": "Warning: declaration 't_u7by6k' does not affect outputs."}
{"id": 995, "label": "comb_loop", "template_id": "loop_0", "code": "module m_4mbh50(output a_qudtjl, output b_z8g0hp);\n  wire w_2724rz;\n  assign w_2724rz = a_svzklk ^ b_qi5l2w;\n  assign y_7zsatn = a_svzklk ? w_2724rz : b_qi5l2w;\n  assign a_qudtjl = b_z8g0hp;\n  assign b_z8g0hp = a_qudtjl;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 996, "label": "clean", "template_id": "clean_0", "code": "module m_0vq6dc(input a_p0dghr, input b_gd44sm, output y_dx4r46);\n  wire w_jmmk2s;\n  assign w_jmmk2s = a_jz2j9b ^ b_ceccga;\n  assign y_qxbsim = a_jz2j9b ? w_jmmk2s : b_ceccga;\n  assign y_dx4r46 = a_p0dghr & b_gd44sm;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 997, "label": "missing_default", "template_id": "case_1", "code": "module m_yxalua(input [1:0] sel_1frnit, output reg y_9ctdw1);\n  wire w_q24ll5;\n  assign w_q24ll5 = a_dthkw9 ^ b_3tmmnk;\n  assign y_qpbsqr = a_dthkw9 ? w_q24ll5 : b_3tmmnk;\n  always @(*) begin\n    case(sel_1frnit)\n      2'b00: y_9ctdw1 = 1'b0;\n      2'b01: y_9ctdw1 = 1'b1;\n      2'b10: y_9ctdw1 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 998, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_p3u3uf(input a_5mgqww, input b_mc0721, input c_v4ppo6, output y_yh2n3i);\n  wire w_ig2os8;\n  assign w_ig2os8 = a_uyb7wd ^ b_stme9l;\n  assign y_7eodcg = a_uyb7wd ? w_ig2os8 : b_stme9l;\n  wire t_du3256;\n  assign t_du3256 = a_5mgqww & b_mc0721;\n  assign t_du3256 = (c_v4ppo6) ? a_5mgqww : b_mc0721;\n  assign y_yh2n3i = t_du3256;\nendmodule\n", "log": "Error: net 't_du3256' is assigned from more than one source."}
{"id": 999, "label": "missing_default", "template_id": "case_1", "code": "module m_cai20a(input [1:0] sel_wpxbqk, output reg y_1d1l2m);\n  wire w_taxfgk;\n  assign w_taxfgk = a_i2yxkz ^ b_ibi673;\n  assign y_htplb0 = a_i2yxkz ? w_taxfgk : b_ibi673;\n  always @(*) begin\n    case(sel_wpxbqk)\n      2'b00: y_1d1l2m = 1'b0;\n      2'b01: y_1d1l2m = 1'b1;\n      2'b10: y_1d1l2m = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1000, "label": "unused_signal", "template_id": "unused_1", "code": "module m_5vbqw3(input a_extzch, input b_kgmalg, output y_lil3ha);\n  wire w_v2hlht;\n  assign w_v2hlht = a_n5936y ^ b_6d16pt;\n  assign y_ptv2i7 = a_n5936y ? w_v2hlht : b_6d16pt;\n  wire t_6gdvul;\n  assign t_6gdvul = a_extzch | b_kgmalg;\n  assign y_lil3ha = a_extzch & b_kgmalg;\nendmodule\n", "log": "Warning: declaration 't_6gdvul' does not affect outputs."}
{"id": 1001, "label": "comb_loop", "template_id": "loop_0", "code": "module m_wqq4s1(output a_2k8rgz, output b_ecy8wz);\n  wire w_j954ta;\n  assign w_j954ta = a_vd0x9m ^ b_cb81eu;\n  assign y_rwf5hv = a_vd0x9m ? w_j954ta : b_cb81eu;\n  assign a_2k8rgz = b_ecy8wz;\n  assign b_ecy8wz = a_2k8rgz;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1002, "label": "clean", "template_id": "clean_0", "code": "module m_f21ooy(input a_e20atd, input b_ds7177, output y_d08d20);\n  wire w_lfo14h;\n  assign w_lfo14h = a_s0cn5m ^ b_f4uvk9;\n  assign y_cph7ey = a_s0cn5m ? w_lfo14h : b_f4uvk9;\n  assign y_d08d20 = a_e20atd & b_ds7177;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1003, "label": "width_mismatch", "template_id": "width_1", "code": "module m_tfe8q3(input [15:0] a_8h3iyy, output [1:0] y_07fr3h);\n  wire w_dkky0o;\n  assign w_dkky0o = a_5vu8qp ^ b_9ni33y;\n  assign y_6ralac = a_5vu8qp ? w_dkky0o : b_9ni33y;\n  wire p_l4h8l8;\n  assign p_l4h8l8 = a_8h3iyy[0];\n  assign y_07fr3h = {p_l4h8l8, a_8h3iyy[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_07fr3h'."}
{"id": 1004, "label": "comb_loop", "template_id": "loop_1", "code": "module m_clo3v0(output a_mtj0yl, output b_95pewr);\n  wire w_wcp7wo;\n  assign w_wcp7wo = a_zx14vv ^ b_xnt5cu;\n  assign y_ylbp0r = a_zx14vv ? w_wcp7wo : b_xnt5cu;\n  wire x_o8ciwt;\n  assign x_o8ciwt = a_mtj0yl;\n  assign a_mtj0yl = b_95pewr;\n  assign b_95pewr = x_o8ciwt;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1005, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_31hrvv(input clk_kgshkv, input d_nhfdrs, output reg q_1hdxhy);\n  wire w_9wicd5;\n  assign w_9wicd5 = a_ehrr74 ^ b_dzrfyb;\n  assign y_662enz = a_ehrr74 ? w_9wicd5 : b_dzrfyb;\n  always @(posedge clk_kgshkv) begin\n    q_1hdxhy = d_nhfdrs;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_1hdxhy'."}
{"id": 1006, "label": "unused_signal", "template_id": "unused_1", "code": "module m_8mhchr(input a_93798h, input b_o3b8hp, output y_ef3lph);\n  wire w_raiqli;\n  assign w_raiqli = a_e9f4j8 ^ b_fnyd9a;\n  assign y_lpg2no = a_e9f4j8 ? w_raiqli : b_fnyd9a;\n  wire t_qsc3ir;\n  assign t_qsc3ir = a_93798h | b_o3b8hp;\n  assign y_ef3lph = a_93798h & b_o3b8hp;\nendmodule\n", "log": "Warning: declaration 't_qsc3ir' does not affect outputs."}
{"id": 1007, "label": "latch_inference", "template_id": "latch_1", "code": "module m_xmssuk(input en_u6v79h, input d_edqhvu, output reg q_0ka6uy);\n  wire w_chompe;\n  assign w_chompe = a_q9d8h0 ^ b_7g4riv;\n  assign y_6aypqr = a_q9d8h0 ? w_chompe : b_7g4riv;\n  always @(*) begin\n    if (en_u6v79h) q_0ka6uy = d_edqhvu;\n    // other path leaves q_0ka6uy unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_0ka6uy' may not be assigned on all control paths."}
{"id": 1008, "label": "clean", "template_id": "clean_0", "code": "module m_mre4j1(input a_3v2we8, input b_s4evez, output y_2vtumj);\n  wire w_l7gyof;\n  assign w_l7gyof = a_gldeps ^ b_m8uhdx;\n  assign y_rrzogk = a_gldeps ? w_l7gyof : b_m8uhdx;\n  assign y_2vtumj = a_3v2we8 & b_s4evez;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1009, "label": "width_mismatch", "template_id": "width_0", "code": "module m_gmvty9(input [15:0] a_9ci7d4, output [3:0] y_03z4rt);\n  wire w_ipymb9;\n  assign w_ipymb9 = a_o4fkh7 ^ b_p2jp2d;\n  assign y_i7hy8j = a_o4fkh7 ? w_ipymb9 : b_p2jp2d;\n  assign y_03z4rt = a_9ci7d4;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_03z4rt'."}
{"id": 1010, "label": "width_mismatch", "template_id": "width_0", "code": "module m_uixe1l(input [3:0] a_cb2yr0, output [2:0] y_d8jrod);\n  wire w_0ac2ti;\n  assign w_0ac2ti = a_tyhhfi ^ b_qtuu9u;\n  assign y_cgj6cg = a_tyhhfi ? w_0ac2ti : b_qtuu9u;\n  assign y_d8jrod = a_cb2yr0;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_d8jrod'."}
{"id": 1011, "label": "unused_signal", "template_id": "unused_1", "code": "module m_ufl9b7(input a_5f9rqf, input b_fdzint, output y_etezhd);\n  wire w_rb6737;\n  assign w_rb6737 = a_7uasrr ^ b_sfvlur;\n  assign y_koii62 = a_7uasrr ? w_rb6737 : b_sfvlur;\n  wire t_a8ymzb;\n  assign t_a8ymzb = a_5f9rqf | b_fdzint;\n  assign y_etezhd = a_5f9rqf & b_fdzint;\nendmodule\n", "log": "Warning: declaration 't_a8ymzb' does not affect outputs."}
{"id": 1012, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_2wymy0(input a_8fl0b2, b_cxayak output y_fen6sc); assign y_fen6sc = a_8fl0b2 & b_cxayak endmodule", "log": "Error: parse failed near port list."}
{"id": 1013, "label": "width_mismatch", "template_id": "width_1", "code": "module m_opaod4(input [3:0] a_rir6l8, output [0:0] y_x3dqjn);\n  wire w_6s00pb;\n  assign w_6s00pb = a_056zcq ^ b_7w7cs5;\n  assign y_gb47ie = a_056zcq ? w_6s00pb : b_7w7cs5;\n  wire p_bcqnjy;\n  assign p_bcqnjy = a_rir6l8[0];\n  assign y_x3dqjn = {p_bcqnjy, a_rir6l8[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_x3dqjn'."}
{"id": 1014, "label": "clean", "template_id": "clean_0", "code": "module m_e4j17n(input a_ict1us, input b_ltinny, output y_e3f0ue);\n  wire w_gdtuvz;\n  assign w_gdtuvz = a_ob3g4a ^ b_s9qs0m;\n  assign y_7ptpqj = a_ob3g4a ? w_gdtuvz : b_s9qs0m;\n  assign y_e3f0ue = a_ict1us & b_ltinny;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1015, "label": "clean", "template_id": "clean_0", "code": "module m_6tzlmb(input a_xp9uik, input b_j78x16, output y_fr2qlw);\n  wire w_940ywn;\n  assign w_940ywn = a_mbm28q ^ b_y2k0fq;\n  assign y_rc2tp3 = a_mbm28q ? w_940ywn : b_y2k0fq;\n  assign y_fr2qlw = a_xp9uik & b_j78x16;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1016, "label": "latch_inference", "template_id": "latch_1", "code": "module m_oz1c0d(input en_65xrtm, input d_6mtgc5, output reg q_k1pkci);\n  wire w_trmmec;\n  assign w_trmmec = a_f00z1g ^ b_7ni6il;\n  assign y_3xkzc7 = a_f00z1g ? w_trmmec : b_7ni6il;\n  always @(*) begin\n    if (en_65xrtm) q_k1pkci = d_6mtgc5;\n    // other path leaves q_k1pkci unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_k1pkci' may not be assigned on all control paths."}
{"id": 1017, "label": "width_mismatch", "template_id": "width_0", "code": "module m_i235vd(input [7:0] a_wqfiq5, output [2:0] y_go5lj2);\n  wire w_9k005a;\n  assign w_9k005a = a_fo1qfr ^ b_rooq8s;\n  assign y_5l3wtk = a_fo1qfr ? w_9k005a : b_rooq8s;\n  assign y_go5lj2 = a_wqfiq5;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_go5lj2'."}
{"id": 1018, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_1a1iyg(input clk_7vv4d3, input d_j25gv8, output reg q_kr63ta);\n  wire w_3juxhf;\n  assign w_3juxhf = a_9d4tqa ^ b_9o8yn7;\n  assign y_zc14hb = a_9d4tqa ? w_3juxhf : b_9o8yn7;\n  always @(posedge clk_7vv4d3) begin\n    q_kr63ta = d_j25gv8;\n    q_kr63ta = q_kr63ta;\n    // extra ops using tmp_lf2itq\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_kr63ta'."}
{"id": 1019, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_svud0s(input a_rzyz6f, b_7paopm output y_3nz6hn); assign y_3nz6hn = a_rzyz6f & b_7paopm endmodule", "log": "Error: parse failed near port list."}
{"id": 1020, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_db5xhh(input clk_c7prcu, input d_2apjbb, output reg q_3274si);\n  wire w_4n76oc;\n  assign w_4n76oc = a_05n1oz ^ b_lbrxna;\n  assign y_0hpjzh = a_05n1oz ? w_4n76oc : b_lbrxna;\n  always @(posedge clk_c7prcu) begin\n    q_3274si = d_2apjbb;\n    q_3274si = q_3274si;\n    // extra ops using tmp_vah1hk\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_3274si'."}
{"id": 1021, "label": "clean", "template_id": "clean_0", "code": "module m_i8x8wi(input a_au60v6, input b_9t5ob2, output y_foo5hb);\n  wire w_oyq7dy;\n  assign w_oyq7dy = a_aqxfgk ^ b_h0jw57;\n  assign y_sn846f = a_aqxfgk ? w_oyq7dy : b_h0jw57;\n  assign y_foo5hb = a_au60v6 & b_9t5ob2;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1022, "label": "clean", "template_id": "clean_0", "code": "module m_08k3x9(input a_of7qcz, input b_0goryg, output y_oxp0tq);\n  wire w_rd51ra;\n  assign w_rd51ra = a_sv8cof ^ b_04tlew;\n  assign y_0j0wpt = a_sv8cof ? w_rd51ra : b_04tlew;\n  assign y_oxp0tq = a_of7qcz & b_0goryg;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1023, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_3mrrzq(input clk_fusadc, input d_remfav, output reg q_sbrljm);\n  wire w_43wr0h;\n  assign w_43wr0h = a_hniexo ^ b_6cpeue;\n  assign y_ccyewd = a_hniexo ? w_43wr0h : b_6cpeue;\n  always @(posedge clk_fusadc) begin\n    q_sbrljm = d_remfav;\n    q_sbrljm = q_sbrljm;\n    // extra ops using tmp_x1ipac\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_sbrljm'."}
{"id": 1024, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_iwrtpg(input a_pivijy, b_45i36j output y_6fmbqq); assign y_6fmbqq = a_pivijy & b_45i36j endmodule", "log": "Error: parse failed near port list."}
{"id": 1025, "label": "unused_signal", "template_id": "unused_0", "code": "module m_evg1iy(input a_d288vp, input b_5zwiv4, output y_8p06oi);\n  wire w_2wa3tc;\n  assign w_2wa3tc = a_bvlw9c ^ b_saj8u0;\n  assign y_tbipta = a_bvlw9c ? w_2wa3tc : b_saj8u0;\n  wire t_7s4hyp;\n  assign y_8p06oi = a_d288vp & b_5zwiv4;\nendmodule\n", "log": "Warning: declaration 't_7s4hyp' does not affect outputs."}
{"id": 1026, "label": "clean", "template_id": "clean_0", "code": "module m_xeegtp(input a_qy2evr, input b_f2dw6b, output y_h16mj4);\n  wire w_orgq0n;\n  assign w_orgq0n = a_onr7qw ^ b_ky7qw0;\n  assign y_o66gbg = a_onr7qw ? w_orgq0n : b_ky7qw0;\n  assign y_h16mj4 = a_qy2evr & b_f2dw6b;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1027, "label": "clean", "template_id": "clean_0", "code": "module m_349fim(input a_leybhy, input b_t2mtu3, output y_xtokpx);\n  wire w_br53p1;\n  assign w_br53p1 = a_wyw3bq ^ b_zrm98j;\n  assign y_n0s1ai = a_wyw3bq ? w_br53p1 : b_zrm98j;\n  assign y_xtokpx = a_leybhy & b_t2mtu3;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1028, "label": "comb_loop", "template_id": "loop_1", "code": "module m_3sr5kp(output a_2uz8sy, output b_w2qte0);\n  wire w_jby0po;\n  assign w_jby0po = a_dpkj7s ^ b_pp423u;\n  assign y_smqsf7 = a_dpkj7s ? w_jby0po : b_pp423u;\n  wire x_f0198o;\n  assign x_f0198o = a_2uz8sy;\n  assign a_2uz8sy = b_w2qte0;\n  assign b_w2qte0 = x_f0198o;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1029, "label": "clean", "template_id": "clean_0", "code": "module m_bl9esu(input a_r6t1wh, input b_59vhw2, output y_ug0m3k);\n  wire w_aiijpv;\n  assign w_aiijpv = a_wsegvn ^ b_di5nez;\n  assign y_1f9omc = a_wsegvn ? w_aiijpv : b_di5nez;\n  assign y_ug0m3k = a_r6t1wh & b_59vhw2;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1030, "label": "latch_inference", "template_id": "latch_1", "code": "module m_rlvazy(input en_rqf26e, input d_8ndpcp, output reg q_iz7km4);\n  wire w_4dt7kf;\n  assign w_4dt7kf = a_zeut7m ^ b_lfeni3;\n  assign y_t48f0w = a_zeut7m ? w_4dt7kf : b_lfeni3;\n  always @(*) begin\n    if (en_rqf26e) q_iz7km4 = d_8ndpcp;\n    // other path leaves q_iz7km4 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_iz7km4' may not be assigned on all control paths."}
{"id": 1031, "label": "width_mismatch", "template_id": "width_0", "code": "module m_shn4kh(input [15:0] a_1zayco, output [3:0] y_7ohive);\n  wire w_7vzd0a;\n  assign w_7vzd0a = a_9i096l ^ b_oztxr9;\n  assign y_si4raq = a_9i096l ? w_7vzd0a : b_oztxr9;\n  assign y_7ohive = a_1zayco;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_7ohive'."}
{"id": 1032, "label": "comb_loop", "template_id": "loop_1", "code": "module m_afiwfn(output a_o7c9uk, output b_45dgko);\n  wire w_ikiend;\n  assign w_ikiend = a_z3lhs8 ^ b_2u24wj;\n  assign y_i8v304 = a_z3lhs8 ? w_ikiend : b_2u24wj;\n  wire x_98hyic;\n  assign x_98hyic = a_o7c9uk;\n  assign a_o7c9uk = b_45dgko;\n  assign b_45dgko = x_98hyic;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1033, "label": "clean", "template_id": "clean_0", "code": "module m_c2f9lj(input a_s901k8, input b_8g80s7, output y_kpt5ur);\n  wire w_vgzvsg;\n  assign w_vgzvsg = a_up8qdt ^ b_7cj2ee;\n  assign y_icrn94 = a_up8qdt ? w_vgzvsg : b_7cj2ee;\n  assign y_kpt5ur = a_s901k8 & b_8g80s7;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1034, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_l1urju(input a_br71bs, input b_097t8u, input c_y2khhq, output y_whq94x);\n  wire w_bo8ntt;\n  assign w_bo8ntt = a_1cef78 ^ b_vmeglw;\n  assign y_5anxec = a_1cef78 ? w_bo8ntt : b_vmeglw;\n  wire t_vw8wzq;\n  assign t_vw8wzq = a_br71bs & b_097t8u;\n  assign t_vw8wzq = c_y2khhq;\n  assign y_whq94x = t_vw8wzq;\nendmodule\n", "log": "Error: net 't_vw8wzq' is assigned from more than one source."}
{"id": 1035, "label": "clean", "template_id": "clean_0", "code": "module m_mlxv3v(input a_mfpm6o, input b_4ih98x, output y_6w6scn);\n  wire w_j7xvix;\n  assign w_j7xvix = a_651zp4 ^ b_kmbc9e;\n  assign y_amjhtj = a_651zp4 ? w_j7xvix : b_kmbc9e;\n  assign y_6w6scn = a_mfpm6o & b_4ih98x;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1036, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_48ci4x(a_uz9yn3, b_ysv0ya, y_shud8a) input a_uz9yn3, b_ysv0ya; output y_shud8a assign y_shud8a = a_uz9yn3 | b_ysv0ya; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1037, "label": "clean", "template_id": "clean_0", "code": "module m_yw2jxf(input a_gdnpmc, input b_2p2c91, output y_srglts);\n  wire w_6aawnu;\n  assign w_6aawnu = a_2qvd0u ^ b_v2n0jt;\n  assign y_gz1xjt = a_2qvd0u ? w_6aawnu : b_v2n0jt;\n  assign y_srglts = a_gdnpmc & b_2p2c91;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1038, "label": "width_mismatch", "template_id": "width_0", "code": "module m_3374r4(input [3:0] a_01ckpy, output [2:0] y_4rozd0);\n  wire w_fsa31d;\n  assign w_fsa31d = a_x38if2 ^ b_yj3080;\n  assign y_ubd6s8 = a_x38if2 ? w_fsa31d : b_yj3080;\n  assign y_4rozd0 = a_01ckpy;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_4rozd0'."}
{"id": 1039, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_km4gwi(input clk_ccqt2z, input d_jccgmn, output reg q_71s0ih);\n  wire w_b5ivnf;\n  assign w_b5ivnf = a_6jmgz1 ^ b_2gjzeo;\n  assign y_6wf016 = a_6jmgz1 ? w_b5ivnf : b_2gjzeo;\n  always @(posedge clk_ccqt2z) begin\n    q_71s0ih = d_jccgmn;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_71s0ih'."}
{"id": 1040, "label": "missing_default", "template_id": "case_0", "code": "module m_8x8lg3(input [1:0] sel_gd353j, output reg y_jpjx8o);\n  wire w_wpn2dg;\n  assign w_wpn2dg = a_l7tbv8 ^ b_0y5pwh;\n  assign y_g7llb9 = a_l7tbv8 ? w_wpn2dg : b_0y5pwh;\n  always @(*) begin\n    case(sel_gd353j)\n      2'b00: y_jpjx8o = 1'b0;\n      2'b01: y_jpjx8o = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1041, "label": "width_mismatch", "template_id": "width_1", "code": "module m_xz5z50(input [3:0] a_ckyayu, output [2:0] y_soiylr);\n  wire w_bz07lr;\n  assign w_bz07lr = a_jfammc ^ b_whkgoj;\n  assign y_2uw4s6 = a_jfammc ? w_bz07lr : b_whkgoj;\n  wire p_ejeibr;\n  assign p_ejeibr = a_ckyayu[0];\n  assign y_soiylr = {p_ejeibr, a_ckyayu[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_soiylr'."}
{"id": 1042, "label": "clean", "template_id": "clean_0", "code": "module m_6o182g(input a_muyqlz, input b_10rcsz, output y_y6jq4o);\n  wire w_gxjoe2;\n  assign w_gxjoe2 = a_ov0r7q ^ b_zshufr;\n  assign y_oba19q = a_ov0r7q ? w_gxjoe2 : b_zshufr;\n  assign y_y6jq4o = a_muyqlz & b_10rcsz;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1043, "label": "unused_signal", "template_id": "unused_1", "code": "module m_qhzxym(input a_pkdya1, input b_o3ce4c, output y_m5ts7v);\n  wire w_9oh8xn;\n  assign w_9oh8xn = a_914u5i ^ b_cv5wm6;\n  assign y_a2ulha = a_914u5i ? w_9oh8xn : b_cv5wm6;\n  wire t_qc3bg4;\n  assign t_qc3bg4 = a_pkdya1 | b_o3ce4c;\n  assign y_m5ts7v = a_pkdya1 & b_o3ce4c;\nendmodule\n", "log": "Warning: declaration 't_qc3bg4' does not affect outputs."}
{"id": 1044, "label": "missing_default", "template_id": "case_1", "code": "module m_nperqd(input [1:0] sel_0hm56j, output reg y_qu7jgt);\n  wire w_eqevko;\n  assign w_eqevko = a_7yl30i ^ b_uunkwv;\n  assign y_ar5f5r = a_7yl30i ? w_eqevko : b_uunkwv;\n  always @(*) begin\n    case(sel_0hm56j)\n      2'b00: y_qu7jgt = 1'b0;\n      2'b01: y_qu7jgt = 1'b1;\n      2'b10: y_qu7jgt = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1045, "label": "latch_inference", "template_id": "latch_0", "code": "module m_ggbe92(input en_2qwbc4, input d_qv9cen, output reg q_2k9h95);\n  wire w_q3zpzm;\n  assign w_q3zpzm = a_cvoda6 ^ b_buqojp;\n  assign y_x2vz3d = a_cvoda6 ? w_q3zpzm : b_buqojp;\n  always @(*) begin\n    if (en_2qwbc4) q_2k9h95 = d_qv9cen;\n  end\nendmodule\n", "log": "Warning: signal 'q_2k9h95' may not be assigned on all control paths."}
{"id": 1046, "label": "latch_inference", "template_id": "latch_1", "code": "module m_i4hic5(input en_wuddxc, input d_39h3ga, output reg q_hnaaeh);\n  wire w_xqib23;\n  assign w_xqib23 = a_qo7ga9 ^ b_m2r5kk;\n  assign y_2fj05i = a_qo7ga9 ? w_xqib23 : b_m2r5kk;\n  always @(*) begin\n    if (en_wuddxc) q_hnaaeh = d_39h3ga;\n    // other path leaves q_hnaaeh unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_hnaaeh' may not be assigned on all control paths."}
{"id": 1047, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_3ujeyf(input a_pokmwd, input b_lunq72, input c_llt8k5, output y_32caju);\n  wire w_3hv0cx;\n  assign w_3hv0cx = a_74bsn9 ^ b_qqntkx;\n  assign y_k6kryu = a_74bsn9 ? w_3hv0cx : b_qqntkx;\n  wire t_07mc8z;\n  assign t_07mc8z = a_pokmwd & b_lunq72;\n  assign t_07mc8z = c_llt8k5;\n  assign y_32caju = t_07mc8z;\nendmodule\n", "log": "Error: net 't_07mc8z' is assigned from more than one source."}
{"id": 1048, "label": "comb_loop", "template_id": "loop_0", "code": "module m_w30pkd(output a_y3u2en, output b_oxqvvz);\n  wire w_lup0lp;\n  assign w_lup0lp = a_najwyn ^ b_9xx9jv;\n  assign y_zyr8hw = a_najwyn ? w_lup0lp : b_9xx9jv;\n  assign a_y3u2en = b_oxqvvz;\n  assign b_oxqvvz = a_y3u2en;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1049, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_7217ff(input a_ca2n3u, input b_j82ico, input c_30hzml, output y_s8d0uc);\n  wire w_oyvn1y;\n  assign w_oyvn1y = a_sw22mz ^ b_bmrrfi;\n  assign y_w112qr = a_sw22mz ? w_oyvn1y : b_bmrrfi;\n  wire t_z3h0aq;\n  assign t_z3h0aq = a_ca2n3u & b_j82ico;\n  assign t_z3h0aq = (c_30hzml) ? a_ca2n3u : b_j82ico;\n  assign y_s8d0uc = t_z3h0aq;\nendmodule\n", "log": "Error: net 't_z3h0aq' is assigned from more than one source."}
{"id": 1050, "label": "clean", "template_id": "clean_0", "code": "module m_fhcmv7(input a_al5fdm, input b_nmjsvc, output y_ifa718);\n  wire w_9l1l3e;\n  assign w_9l1l3e = a_w8wina ^ b_obl0ps;\n  assign y_5gomrw = a_w8wina ? w_9l1l3e : b_obl0ps;\n  assign y_ifa718 = a_al5fdm & b_nmjsvc;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1051, "label": "clean", "template_id": "clean_0", "code": "module m_9gc4z2(input a_yejlyr, input b_kihq0f, output y_r5loru);\n  wire w_ztc65q;\n  assign w_ztc65q = a_ca9twm ^ b_yxsxht;\n  assign y_bq322w = a_ca9twm ? w_ztc65q : b_yxsxht;\n  assign y_r5loru = a_yejlyr & b_kihq0f;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1052, "label": "clean", "template_id": "clean_0", "code": "module m_bwsc16(input a_wg21ce, input b_aqgkc5, output y_y1nqhk);\n  wire w_mw6yjl;\n  assign w_mw6yjl = a_skkyvt ^ b_xo0o4v;\n  assign y_uxftat = a_skkyvt ? w_mw6yjl : b_xo0o4v;\n  assign y_y1nqhk = a_wg21ce & b_aqgkc5;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1053, "label": "clean", "template_id": "clean_0", "code": "module m_9it2k1(input a_jwfjq7, input b_pjv498, output y_t6hwjg);\n  wire w_8j9t36;\n  assign w_8j9t36 = a_mv92jc ^ b_rrx76a;\n  assign y_8o1qri = a_mv92jc ? w_8j9t36 : b_rrx76a;\n  assign y_t6hwjg = a_jwfjq7 & b_pjv498;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1054, "label": "clean", "template_id": "clean_0", "code": "module m_n4ewx9(input a_dbh3mh, input b_drwva7, output y_uzrg2j);\n  wire w_n6w7g4;\n  assign w_n6w7g4 = a_dwf0zu ^ b_oh0rzf;\n  assign y_afoz58 = a_dwf0zu ? w_n6w7g4 : b_oh0rzf;\n  assign y_uzrg2j = a_dbh3mh & b_drwva7;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1055, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_vhy7h4(input a_gkshm3, input b_95q0l4, input c_uukgpk, output y_342bjd);\n  wire w_t0ycdi;\n  assign w_t0ycdi = a_dqe85c ^ b_gwg2km;\n  assign y_ucu5bw = a_dqe85c ? w_t0ycdi : b_gwg2km;\n  wire t_b7n3ys;\n  assign t_b7n3ys = a_gkshm3 & b_95q0l4;\n  assign t_b7n3ys = (c_uukgpk) ? a_gkshm3 : b_95q0l4;\n  assign y_342bjd = t_b7n3ys;\nendmodule\n", "log": "Error: net 't_b7n3ys' is assigned from more than one source."}
{"id": 1056, "label": "comb_loop", "template_id": "loop_1", "code": "module m_mri81h(output a_wlpc2p, output b_q5v5tb);\n  wire w_sshctj;\n  assign w_sshctj = a_takzih ^ b_d6cxf0;\n  assign y_bqav41 = a_takzih ? w_sshctj : b_d6cxf0;\n  wire x_fke7te;\n  assign x_fke7te = a_wlpc2p;\n  assign a_wlpc2p = b_q5v5tb;\n  assign b_q5v5tb = x_fke7te;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1057, "label": "clean", "template_id": "clean_0", "code": "module m_vodq5u(input a_kjtw2j, input b_2417lk, output y_a7tzbp);\n  wire w_zvzfgl;\n  assign w_zvzfgl = a_a3du5o ^ b_mdxwth;\n  assign y_g1i9xe = a_a3du5o ? w_zvzfgl : b_mdxwth;\n  assign y_a7tzbp = a_kjtw2j & b_2417lk;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1058, "label": "unused_signal", "template_id": "unused_0", "code": "module m_xuvi2c(input a_6b8mb7, input b_dan7k1, output y_a9zan7);\n  wire w_dga4gx;\n  assign w_dga4gx = a_4zw9wp ^ b_71ai7w;\n  assign y_1whyj9 = a_4zw9wp ? w_dga4gx : b_71ai7w;\n  wire t_83383q;\n  assign y_a9zan7 = a_6b8mb7 & b_dan7k1;\nendmodule\n", "log": "Warning: declaration 't_83383q' does not affect outputs."}
{"id": 1059, "label": "unused_signal", "template_id": "unused_0", "code": "module m_ciulup(input a_mihqgu, input b_yd76n8, output y_s4rl26);\n  wire w_au47r7;\n  assign w_au47r7 = a_895o7r ^ b_ii3isq;\n  assign y_synqvn = a_895o7r ? w_au47r7 : b_ii3isq;\n  wire t_73ty5w;\n  assign y_s4rl26 = a_mihqgu & b_yd76n8;\nendmodule\n", "log": "Warning: declaration 't_73ty5w' does not affect outputs."}
{"id": 1060, "label": "width_mismatch", "template_id": "width_1", "code": "module m_sz9uie(input [7:0] a_ikt828, output [3:0] y_zbfupi);\n  wire w_uk6k48;\n  assign w_uk6k48 = a_pojm8n ^ b_26v2pe;\n  assign y_ii0nd0 = a_pojm8n ? w_uk6k48 : b_26v2pe;\n  wire p_plvech;\n  assign p_plvech = a_ikt828[0];\n  assign y_zbfupi = {p_plvech, a_ikt828[2:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_zbfupi'."}
{"id": 1061, "label": "unused_signal", "template_id": "unused_1", "code": "module m_m07jsy(input a_wvgbcw, input b_j9ytk1, output y_hankvr);\n  wire w_14ep1z;\n  assign w_14ep1z = a_sl0w3q ^ b_tpgwpl;\n  assign y_txaet9 = a_sl0w3q ? w_14ep1z : b_tpgwpl;\n  wire t_jey626;\n  assign t_jey626 = a_wvgbcw | b_j9ytk1;\n  assign y_hankvr = a_wvgbcw & b_j9ytk1;\nendmodule\n", "log": "Warning: declaration 't_jey626' does not affect outputs."}
{"id": 1062, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_qmhn15(input clk_xlyb10, input d_qy8kxy, output reg q_0nxdmg);\n  wire w_wvqwt1;\n  assign w_wvqwt1 = a_z3960d ^ b_un40hw;\n  assign y_8cxhay = a_z3960d ? w_wvqwt1 : b_un40hw;\n  always @(posedge clk_xlyb10) begin\n    q_0nxdmg = d_qy8kxy;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_0nxdmg'."}
{"id": 1063, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_tzalve(input a_y39bbd, input b_po25o8, input c_gwd13m, output y_bqktm0);\n  wire w_vp3jgv;\n  assign w_vp3jgv = a_xqw9z8 ^ b_ng42df;\n  assign y_308xum = a_xqw9z8 ? w_vp3jgv : b_ng42df;\n  wire t_y9zicq;\n  assign t_y9zicq = a_y39bbd & b_po25o8;\n  assign t_y9zicq = (c_gwd13m) ? a_y39bbd : b_po25o8;\n  assign y_bqktm0 = t_y9zicq;\nendmodule\n", "log": "Error: net 't_y9zicq' is assigned from more than one source."}
{"id": 1064, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_w37073(input a_zrh07k, b_40y4du output y_xkyq5w); assign y_xkyq5w = a_zrh07k & b_40y4du endmodule", "log": "Error: parse failed near port list."}
{"id": 1065, "label": "unused_signal", "template_id": "unused_0", "code": "module m_hxk0v6(input a_ak5j2x, input b_bffoka, output y_zc6n33);\n  wire w_taauv5;\n  assign w_taauv5 = a_skcdau ^ b_j9yc4g;\n  assign y_hyru6a = a_skcdau ? w_taauv5 : b_j9yc4g;\n  wire t_pi073w;\n  assign y_zc6n33 = a_ak5j2x & b_bffoka;\nendmodule\n", "log": "Warning: declaration 't_pi073w' does not affect outputs."}
{"id": 1066, "label": "clean", "template_id": "clean_0", "code": "module m_jvb5xd(input a_zrcjjj, input b_607os6, output y_nhz5gi);\n  wire w_v145dh;\n  assign w_v145dh = a_z9nrp6 ^ b_6pyxn6;\n  assign y_wg8lpd = a_z9nrp6 ? w_v145dh : b_6pyxn6;\n  assign y_nhz5gi = a_zrcjjj & b_607os6;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1067, "label": "unused_signal", "template_id": "unused_0", "code": "module m_j17ttf(input a_03sz3t, input b_2ej0ca, output y_iblw4e);\n  wire w_tv6hfa;\n  assign w_tv6hfa = a_sttsid ^ b_sbgizh;\n  assign y_hxps54 = a_sttsid ? w_tv6hfa : b_sbgizh;\n  wire t_7pli4p;\n  assign y_iblw4e = a_03sz3t & b_2ej0ca;\nendmodule\n", "log": "Warning: declaration 't_7pli4p' does not affect outputs."}
{"id": 1068, "label": "comb_loop", "template_id": "loop_0", "code": "module m_9b5ihy(output a_mnq6jh, output b_cu5o5c);\n  wire w_la7xhe;\n  assign w_la7xhe = a_m669ju ^ b_cnjpj9;\n  assign y_cltni3 = a_m669ju ? w_la7xhe : b_cnjpj9;\n  assign a_mnq6jh = b_cu5o5c;\n  assign b_cu5o5c = a_mnq6jh;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1069, "label": "latch_inference", "template_id": "latch_0", "code": "module m_s515j6(input en_8bkjr3, input d_txed6z, output reg q_wjugy6);\n  wire w_558gah;\n  assign w_558gah = a_theu4p ^ b_xub73e;\n  assign y_6zfp8u = a_theu4p ? w_558gah : b_xub73e;\n  always @(*) begin\n    if (en_8bkjr3) q_wjugy6 = d_txed6z;\n  end\nendmodule\n", "log": "Warning: signal 'q_wjugy6' may not be assigned on all control paths."}
{"id": 1070, "label": "missing_default", "template_id": "case_1", "code": "module m_9c2hb9(input [1:0] sel_ov4a81, output reg y_hbshfk);\n  wire w_r5ygkk;\n  assign w_r5ygkk = a_lautku ^ b_8d061c;\n  assign y_3w8vq5 = a_lautku ? w_r5ygkk : b_8d061c;\n  always @(*) begin\n    case(sel_ov4a81)\n      2'b00: y_hbshfk = 1'b0;\n      2'b01: y_hbshfk = 1'b1;\n      2'b10: y_hbshfk = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1071, "label": "clean", "template_id": "clean_0", "code": "module m_2hi8an(input a_w8je0h, input b_p12kpn, output y_r7qr2q);\n  wire w_8xro8l;\n  assign w_8xro8l = a_ss4kg4 ^ b_n715ht;\n  assign y_5tj3xo = a_ss4kg4 ? w_8xro8l : b_n715ht;\n  assign y_r7qr2q = a_w8je0h & b_p12kpn;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1072, "label": "missing_default", "template_id": "case_1", "code": "module m_e7xwkl(input [1:0] sel_ay0zj6, output reg y_ebtaxk);\n  wire w_ch1bzw;\n  assign w_ch1bzw = a_a768vb ^ b_810ds4;\n  assign y_ju9841 = a_a768vb ? w_ch1bzw : b_810ds4;\n  always @(*) begin\n    case(sel_ay0zj6)\n      2'b00: y_ebtaxk = 1'b0;\n      2'b01: y_ebtaxk = 1'b1;\n      2'b10: y_ebtaxk = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1073, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_cwwh3f(input a_bq8vh4, b_85qkmm output y_2srxhn); assign y_2srxhn = a_bq8vh4 & b_85qkmm endmodule", "log": "Error: parse failed near port list."}
{"id": 1074, "label": "clean", "template_id": "clean_0", "code": "module m_8rgn9m(input a_q5j9b5, input b_gta51i, output y_7ahgj6);\n  wire w_av7wd2;\n  assign w_av7wd2 = a_tzf0xm ^ b_pv9yf8;\n  assign y_1sqns4 = a_tzf0xm ? w_av7wd2 : b_pv9yf8;\n  assign y_7ahgj6 = a_q5j9b5 & b_gta51i;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1075, "label": "clean", "template_id": "clean_0", "code": "module m_x4zeeo(input a_9z8sr3, input b_ndudjk, output y_c8nd0l);\n  wire w_a9v4v1;\n  assign w_a9v4v1 = a_sirne8 ^ b_r0x3xr;\n  assign y_2e4p4q = a_sirne8 ? w_a9v4v1 : b_r0x3xr;\n  assign y_c8nd0l = a_9z8sr3 & b_ndudjk;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1076, "label": "latch_inference", "template_id": "latch_0", "code": "module m_ss6k7n(input en_ao56hm, input d_n0j1nv, output reg q_j5apf8);\n  wire w_q8784e;\n  assign w_q8784e = a_be6tzx ^ b_hfu9s5;\n  assign y_934sj0 = a_be6tzx ? w_q8784e : b_hfu9s5;\n  always @(*) begin\n    if (en_ao56hm) q_j5apf8 = d_n0j1nv;\n  end\nendmodule\n", "log": "Warning: signal 'q_j5apf8' may not be assigned on all control paths."}
{"id": 1077, "label": "clean", "template_id": "clean_0", "code": "module m_5r784w(input a_8d7438, input b_qjcjvj, output y_s132tb);\n  wire w_am00m1;\n  assign w_am00m1 = a_kbi5bi ^ b_3nqnsz;\n  assign y_ahk6go = a_kbi5bi ? w_am00m1 : b_3nqnsz;\n  assign y_s132tb = a_8d7438 & b_qjcjvj;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1078, "label": "unused_signal", "template_id": "unused_1", "code": "module m_smlat8(input a_jycffl, input b_3gjrrl, output y_m66380);\n  wire w_mp4yn9;\n  assign w_mp4yn9 = a_727hbs ^ b_75nuf1;\n  assign y_w1jk67 = a_727hbs ? w_mp4yn9 : b_75nuf1;\n  wire t_64rq8q;\n  assign t_64rq8q = a_jycffl | b_3gjrrl;\n  assign y_m66380 = a_jycffl & b_3gjrrl;\nendmodule\n", "log": "Warning: declaration 't_64rq8q' does not affect outputs."}
{"id": 1079, "label": "latch_inference", "template_id": "latch_1", "code": "module m_qdywss(input en_wlvivn, input d_gn580p, output reg q_k677pk);\n  wire w_y1j7xp;\n  assign w_y1j7xp = a_rkukh3 ^ b_fy5n85;\n  assign y_2pdbpg = a_rkukh3 ? w_y1j7xp : b_fy5n85;\n  always @(*) begin\n    if (en_wlvivn) q_k677pk = d_gn580p;\n    // other path leaves q_k677pk unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_k677pk' may not be assigned on all control paths."}
{"id": 1080, "label": "clean", "template_id": "clean_0", "code": "module m_ndqiow(input a_jp1qxi, input b_evvigc, output y_0vofq8);\n  wire w_x0r1oj;\n  assign w_x0r1oj = a_4s1fks ^ b_z7f6sx;\n  assign y_qxvrer = a_4s1fks ? w_x0r1oj : b_z7f6sx;\n  assign y_0vofq8 = a_jp1qxi & b_evvigc;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1081, "label": "width_mismatch", "template_id": "width_0", "code": "module m_4gw0lu(input [3:0] a_6mlzdq, output [2:0] y_8nglyw);\n  wire w_s6jvvg;\n  assign w_s6jvvg = a_yandvf ^ b_cfsomh;\n  assign y_0gspaq = a_yandvf ? w_s6jvvg : b_cfsomh;\n  assign y_8nglyw = a_6mlzdq;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_8nglyw'."}
{"id": 1082, "label": "clean", "template_id": "clean_0", "code": "module m_l4jdjo(input a_t47mho, input b_pt4mzd, output y_jnhwsf);\n  wire w_w2t09l;\n  assign w_w2t09l = a_xwgs9q ^ b_arnlvz;\n  assign y_i0fftg = a_xwgs9q ? w_w2t09l : b_arnlvz;\n  assign y_jnhwsf = a_t47mho & b_pt4mzd;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1083, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_ibvhmv(input a_dropa0, input b_qf1aoq, input c_56lbut, output y_texpbv);\n  wire w_7x22sf;\n  assign w_7x22sf = a_ard3oa ^ b_fu8ren;\n  assign y_gb879i = a_ard3oa ? w_7x22sf : b_fu8ren;\n  wire t_nnkcco;\n  assign t_nnkcco = a_dropa0 & b_qf1aoq;\n  assign t_nnkcco = c_56lbut;\n  assign y_texpbv = t_nnkcco;\nendmodule\n", "log": "Error: net 't_nnkcco' is assigned from more than one source."}
{"id": 1084, "label": "unused_signal", "template_id": "unused_0", "code": "module m_p1s4ug(input a_jvfzvt, input b_1xo0o8, output y_n12ocz);\n  wire w_d42rx5;\n  assign w_d42rx5 = a_o5r9dw ^ b_5tpi3f;\n  assign y_ru7vre = a_o5r9dw ? w_d42rx5 : b_5tpi3f;\n  wire t_irchn3;\n  assign y_n12ocz = a_jvfzvt & b_1xo0o8;\nendmodule\n", "log": "Warning: declaration 't_irchn3' does not affect outputs."}
{"id": 1085, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_1phc58(a_yijiv0, b_osfc39, y_we2gb0) input a_yijiv0, b_osfc39; output y_we2gb0 assign y_we2gb0 = a_yijiv0 | b_osfc39; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1086, "label": "clean", "template_id": "clean_0", "code": "module m_9kxces(input a_j3l1n3, input b_6ggute, output y_hzp4xn);\n  wire w_0p0m4e;\n  assign w_0p0m4e = a_oplyjo ^ b_lqpmji;\n  assign y_135au3 = a_oplyjo ? w_0p0m4e : b_lqpmji;\n  assign y_hzp4xn = a_j3l1n3 & b_6ggute;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1087, "label": "missing_default", "template_id": "case_1", "code": "module m_bfu7hy(input [1:0] sel_fq0vau, output reg y_knyr8j);\n  wire w_z5r7xx;\n  assign w_z5r7xx = a_1fra4q ^ b_5kmb8r;\n  assign y_9kzjgx = a_1fra4q ? w_z5r7xx : b_5kmb8r;\n  always @(*) begin\n    case(sel_fq0vau)\n      2'b00: y_knyr8j = 1'b0;\n      2'b01: y_knyr8j = 1'b1;\n      2'b10: y_knyr8j = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1088, "label": "unused_signal", "template_id": "unused_0", "code": "module m_b8n9m9(input a_e46azk, input b_hgj7no, output y_ranfp9);\n  wire w_r63uci;\n  assign w_r63uci = a_j08jbm ^ b_jwu3l6;\n  assign y_s7co4u = a_j08jbm ? w_r63uci : b_jwu3l6;\n  wire t_i2n85c;\n  assign y_ranfp9 = a_e46azk & b_hgj7no;\nendmodule\n", "log": "Warning: declaration 't_i2n85c' does not affect outputs."}
{"id": 1089, "label": "width_mismatch", "template_id": "width_1", "code": "module m_k3d0gt(input [7:0] a_iphpcn, output [3:0] y_3n1fvu);\n  wire w_rlms0k;\n  assign w_rlms0k = a_iq4qk2 ^ b_c5wssk;\n  assign y_w4n4cj = a_iq4qk2 ? w_rlms0k : b_c5wssk;\n  wire p_lxs4bq;\n  assign p_lxs4bq = a_iphpcn[0];\n  assign y_3n1fvu = {p_lxs4bq, a_iphpcn[2:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_3n1fvu'."}
{"id": 1090, "label": "missing_default", "template_id": "case_1", "code": "module m_uylklp(input [1:0] sel_j4ysf9, output reg y_2c5yr0);\n  wire w_gmkua7;\n  assign w_gmkua7 = a_223rh2 ^ b_58n80r;\n  assign y_x4fqz6 = a_223rh2 ? w_gmkua7 : b_58n80r;\n  always @(*) begin\n    case(sel_j4ysf9)\n      2'b00: y_2c5yr0 = 1'b0;\n      2'b01: y_2c5yr0 = 1'b1;\n      2'b10: y_2c5yr0 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1091, "label": "clean", "template_id": "clean_0", "code": "module m_ep67bh(input a_b2w4r2, input b_vmreim, output y_o4sux8);\n  wire w_6gw0my;\n  assign w_6gw0my = a_lzx55z ^ b_b7vb83;\n  assign y_9svmir = a_lzx55z ? w_6gw0my : b_b7vb83;\n  assign y_o4sux8 = a_b2w4r2 & b_vmreim;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1092, "label": "clean", "template_id": "clean_0", "code": "module m_pshiwi(input a_e3gveg, input b_bi7fsh, output y_bxa6ar);\n  wire w_zpfz30;\n  assign w_zpfz30 = a_tglxgk ^ b_x4tkhz;\n  assign y_dxfo04 = a_tglxgk ? w_zpfz30 : b_x4tkhz;\n  assign y_bxa6ar = a_e3gveg & b_bi7fsh;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1093, "label": "comb_loop", "template_id": "loop_1", "code": "module m_sb5m81(output a_gsmpsh, output b_rgz9tx);\n  wire w_n5at7c;\n  assign w_n5at7c = a_ajp5cs ^ b_8j3m4r;\n  assign y_f6sju8 = a_ajp5cs ? w_n5at7c : b_8j3m4r;\n  wire x_5ilfoa;\n  assign x_5ilfoa = a_gsmpsh;\n  assign a_gsmpsh = b_rgz9tx;\n  assign b_rgz9tx = x_5ilfoa;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1094, "label": "latch_inference", "template_id": "latch_0", "code": "module m_blmj3s(input en_5ar5p8, input d_3mwxhe, output reg q_rwelbn);\n  wire w_cghzdg;\n  assign w_cghzdg = a_dkhhsw ^ b_y2dxuh;\n  assign y_noeqgp = a_dkhhsw ? w_cghzdg : b_y2dxuh;\n  always @(*) begin\n    if (en_5ar5p8) q_rwelbn = d_3mwxhe;\n  end\nendmodule\n", "log": "Warning: signal 'q_rwelbn' may not be assigned on all control paths."}
{"id": 1095, "label": "unused_signal", "template_id": "unused_0", "code": "module m_amqymw(input a_1tkh82, input b_ywzz7k, output y_esjz43);\n  wire w_vnny82;\n  assign w_vnny82 = a_vaipjf ^ b_jde84a;\n  assign y_jwi8bw = a_vaipjf ? w_vnny82 : b_jde84a;\n  wire t_prr22o;\n  assign y_esjz43 = a_1tkh82 & b_ywzz7k;\nendmodule\n", "log": "Warning: declaration 't_prr22o' does not affect outputs."}
{"id": 1096, "label": "width_mismatch", "template_id": "width_0", "code": "module m_7yvjut(input [2:0] a_0qyw5c, output [1:0] y_k3bc63);\n  wire w_wptw3j;\n  assign w_wptw3j = a_aziavl ^ b_7us5yw;\n  assign y_8b2uol = a_aziavl ? w_wptw3j : b_7us5yw;\n  assign y_k3bc63 = a_0qyw5c;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_k3bc63'."}
{"id": 1097, "label": "unused_signal", "template_id": "unused_1", "code": "module m_zwgunn(input a_e4m4jj, input b_iudrd9, output y_rgmjlm);\n  wire w_ji5w0q;\n  assign w_ji5w0q = a_zawf13 ^ b_smzjdk;\n  assign y_1hncr4 = a_zawf13 ? w_ji5w0q : b_smzjdk;\n  wire t_p20pzh;\n  assign t_p20pzh = a_e4m4jj | b_iudrd9;\n  assign y_rgmjlm = a_e4m4jj & b_iudrd9;\nendmodule\n", "log": "Warning: declaration 't_p20pzh' does not affect outputs."}
{"id": 1098, "label": "missing_default", "template_id": "case_0", "code": "module m_8r4fo7(input [1:0] sel_ure6rz, output reg y_91sufq);\n  wire w_nyevzn;\n  assign w_nyevzn = a_ciif2t ^ b_e69gkj;\n  assign y_9d1rn2 = a_ciif2t ? w_nyevzn : b_e69gkj;\n  always @(*) begin\n    case(sel_ure6rz)\n      2'b00: y_91sufq = 1'b0;\n      2'b01: y_91sufq = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1099, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_ytag48(input clk_du3pvp, input d_wyh11x, output reg q_136xx9);\n  wire w_d1rbor;\n  assign w_d1rbor = a_odwe3j ^ b_kj43b6;\n  assign y_2hr313 = a_odwe3j ? w_d1rbor : b_kj43b6;\n  always @(posedge clk_du3pvp) begin\n    q_136xx9 = d_wyh11x;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_136xx9'."}
{"id": 1100, "label": "clean", "template_id": "clean_0", "code": "module m_1vcawy(input a_ihg0gb, input b_t9ynep, output y_xen6rl);\n  wire w_iiu43b;\n  assign w_iiu43b = a_0zxekw ^ b_siyvl2;\n  assign y_1i9n46 = a_0zxekw ? w_iiu43b : b_siyvl2;\n  assign y_xen6rl = a_ihg0gb & b_t9ynep;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1101, "label": "unused_signal", "template_id": "unused_0", "code": "module m_9wnkwr(input a_q704ch, input b_ruf4sd, output y_2ledzm);\n  wire w_1udgca;\n  assign w_1udgca = a_m9odcy ^ b_5q0gm8;\n  assign y_n9euc3 = a_m9odcy ? w_1udgca : b_5q0gm8;\n  wire t_9wz6by;\n  assign y_2ledzm = a_q704ch & b_ruf4sd;\nendmodule\n", "log": "Warning: declaration 't_9wz6by' does not affect outputs."}
{"id": 1102, "label": "latch_inference", "template_id": "latch_1", "code": "module m_1yl82f(input en_6w9j4r, input d_ni86sn, output reg q_6cyws6);\n  wire w_zz2cu3;\n  assign w_zz2cu3 = a_havgem ^ b_mwoagk;\n  assign y_o0lahb = a_havgem ? w_zz2cu3 : b_mwoagk;\n  always @(*) begin\n    if (en_6w9j4r) q_6cyws6 = d_ni86sn;\n    // other path leaves q_6cyws6 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_6cyws6' may not be assigned on all control paths."}
{"id": 1103, "label": "missing_default", "template_id": "case_0", "code": "module m_uem89a(input [1:0] sel_vcbsl2, output reg y_8yeau7);\n  wire w_ag0nij;\n  assign w_ag0nij = a_vi0oib ^ b_c3vatu;\n  assign y_ymygo0 = a_vi0oib ? w_ag0nij : b_c3vatu;\n  always @(*) begin\n    case(sel_vcbsl2)\n      2'b00: y_8yeau7 = 1'b0;\n      2'b01: y_8yeau7 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1104, "label": "clean", "template_id": "clean_0", "code": "module m_q11zgn(input a_1qoxpa, input b_jtgm5p, output y_xs9fjb);\n  wire w_g39y30;\n  assign w_g39y30 = a_is1ybf ^ b_mqp6k9;\n  assign y_4we3q4 = a_is1ybf ? w_g39y30 : b_mqp6k9;\n  assign y_xs9fjb = a_1qoxpa & b_jtgm5p;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1105, "label": "latch_inference", "template_id": "latch_0", "code": "module m_mh0n4f(input en_u9jetq, input d_u8sv47, output reg q_xy1598);\n  wire w_2pxbzn;\n  assign w_2pxbzn = a_4amxj2 ^ b_uu3abr;\n  assign y_l3bmqr = a_4amxj2 ? w_2pxbzn : b_uu3abr;\n  always @(*) begin\n    if (en_u9jetq) q_xy1598 = d_u8sv47;\n  end\nendmodule\n", "log": "Warning: signal 'q_xy1598' may not be assigned on all control paths."}
{"id": 1106, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_0tqhxa(input a_z4ch5n, input b_maunz4, input c_n0ed68, output y_gei1og);\n  wire w_sxpvcq;\n  assign w_sxpvcq = a_d0v51z ^ b_cuqn57;\n  assign y_i0rm2j = a_d0v51z ? w_sxpvcq : b_cuqn57;\n  wire t_eb2f4f;\n  assign t_eb2f4f = a_z4ch5n & b_maunz4;\n  assign t_eb2f4f = (c_n0ed68) ? a_z4ch5n : b_maunz4;\n  assign y_gei1og = t_eb2f4f;\nendmodule\n", "log": "Error: net 't_eb2f4f' is assigned from more than one source."}
{"id": 1107, "label": "width_mismatch", "template_id": "width_0", "code": "module m_k0nbwn(input [3:0] a_t7gpf3, output [0:0] y_8ivr13);\n  wire w_tgc4xj;\n  assign w_tgc4xj = a_6nuf5s ^ b_hbnoxs;\n  assign y_5o3a51 = a_6nuf5s ? w_tgc4xj : b_hbnoxs;\n  assign y_8ivr13 = a_t7gpf3;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_8ivr13'."}
{"id": 1108, "label": "comb_loop", "template_id": "loop_1", "code": "module m_jxivlk(output a_hivstp, output b_her4qv);\n  wire w_tcft5d;\n  assign w_tcft5d = a_zx2rst ^ b_fwb3eb;\n  assign y_2mmlyi = a_zx2rst ? w_tcft5d : b_fwb3eb;\n  wire x_bwbklq;\n  assign x_bwbklq = a_hivstp;\n  assign a_hivstp = b_her4qv;\n  assign b_her4qv = x_bwbklq;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1109, "label": "width_mismatch", "template_id": "width_1", "code": "module m_euwkc0(input [2:0] a_31tb61, output [0:0] y_px7m1d);\n  wire w_nrdwh2;\n  assign w_nrdwh2 = a_u091hz ^ b_fvhohd;\n  assign y_va0ks3 = a_u091hz ? w_nrdwh2 : b_fvhohd;\n  wire p_ux3r91;\n  assign p_ux3r91 = a_31tb61[0];\n  assign y_px7m1d = {p_ux3r91, a_31tb61[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_px7m1d'."}
{"id": 1110, "label": "missing_default", "template_id": "case_1", "code": "module m_nk1nkb(input [1:0] sel_hd5fs0, output reg y_bd895w);\n  wire w_ormoyl;\n  assign w_ormoyl = a_xa0oqt ^ b_svfj62;\n  assign y_b4bdwm = a_xa0oqt ? w_ormoyl : b_svfj62;\n  always @(*) begin\n    case(sel_hd5fs0)\n      2'b00: y_bd895w = 1'b0;\n      2'b01: y_bd895w = 1'b1;\n      2'b10: y_bd895w = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1111, "label": "clean", "template_id": "clean_0", "code": "module m_edk827(input a_sv121f, input b_ryvbtw, output y_xku0qq);\n  wire w_fbt3dk;\n  assign w_fbt3dk = a_dc2sqo ^ b_igdvf4;\n  assign y_zgj6ii = a_dc2sqo ? w_fbt3dk : b_igdvf4;\n  assign y_xku0qq = a_sv121f & b_ryvbtw;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1112, "label": "clean", "template_id": "clean_0", "code": "module m_soplqc(input a_crvx9d, input b_zni1pd, output y_zbxuad);\n  wire w_ivla18;\n  assign w_ivla18 = a_sz2eyd ^ b_i6bw5j;\n  assign y_nl60ld = a_sz2eyd ? w_ivla18 : b_i6bw5j;\n  assign y_zbxuad = a_crvx9d & b_zni1pd;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1113, "label": "clean", "template_id": "clean_0", "code": "module m_2bclf8(input a_a3n0bm, input b_q1jmpz, output y_t5cfal);\n  wire w_sqkbw6;\n  assign w_sqkbw6 = a_kznlc9 ^ b_q4v7jw;\n  assign y_cqlr00 = a_kznlc9 ? w_sqkbw6 : b_q4v7jw;\n  assign y_t5cfal = a_a3n0bm & b_q1jmpz;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1114, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_6ujkgy(input clk_d1ep3t, input d_3xzzbg, output reg q_smer1m);\n  wire w_9wvgdl;\n  assign w_9wvgdl = a_9dg2mx ^ b_ofjo1b;\n  assign y_apm72s = a_9dg2mx ? w_9wvgdl : b_ofjo1b;\n  always @(posedge clk_d1ep3t) begin\n    q_smer1m = d_3xzzbg;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_smer1m'."}
{"id": 1115, "label": "clean", "template_id": "clean_0", "code": "module m_et4wly(input a_6ytcy3, input b_s29voj, output y_kve923);\n  wire w_fcqicl;\n  assign w_fcqicl = a_cyoh1b ^ b_aicw8r;\n  assign y_f9k526 = a_cyoh1b ? w_fcqicl : b_aicw8r;\n  assign y_kve923 = a_6ytcy3 & b_s29voj;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1116, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_fdulcn(input a_6oigjm, input b_9tv8yv, input c_5jrw64, output y_bsp8vw);\n  wire w_n9efd1;\n  assign w_n9efd1 = a_ykceup ^ b_44kowm;\n  assign y_5s2jca = a_ykceup ? w_n9efd1 : b_44kowm;\n  wire t_nbqf3f;\n  assign t_nbqf3f = a_6oigjm & b_9tv8yv;\n  assign t_nbqf3f = c_5jrw64;\n  assign y_bsp8vw = t_nbqf3f;\nendmodule\n", "log": "Error: net 't_nbqf3f' is assigned from more than one source."}
{"id": 1117, "label": "width_mismatch", "template_id": "width_1", "code": "module m_askioq(input [4:0] a_yoh08h, output [3:0] y_3mit9k);\n  wire w_s8r2vc;\n  assign w_s8r2vc = a_7odbvj ^ b_n7a66f;\n  assign y_o1jwb8 = a_7odbvj ? w_s8r2vc : b_n7a66f;\n  wire p_hj6kju;\n  assign p_hj6kju = a_yoh08h[0];\n  assign y_3mit9k = {p_hj6kju, a_yoh08h[2:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_3mit9k'."}
{"id": 1118, "label": "unused_signal", "template_id": "unused_0", "code": "module m_zed9je(input a_h5o0rk, input b_nevgpf, output y_5266m5);\n  wire w_yxr8dh;\n  assign w_yxr8dh = a_b5sekz ^ b_1t5s4y;\n  assign y_fehipm = a_b5sekz ? w_yxr8dh : b_1t5s4y;\n  wire t_l0tzl7;\n  assign y_5266m5 = a_h5o0rk & b_nevgpf;\nendmodule\n", "log": "Warning: declaration 't_l0tzl7' does not affect outputs."}
{"id": 1119, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_p2zres(input a_dgknae, input b_ge0eds, input c_rsewtj, output y_t14h7z);\n  wire w_h97dg3;\n  assign w_h97dg3 = a_p4cy52 ^ b_8htxmd;\n  assign y_wgq98a = a_p4cy52 ? w_h97dg3 : b_8htxmd;\n  wire t_8fw9y6;\n  assign t_8fw9y6 = a_dgknae & b_ge0eds;\n  assign t_8fw9y6 = (c_rsewtj) ? a_dgknae : b_ge0eds;\n  assign y_t14h7z = t_8fw9y6;\nendmodule\n", "log": "Error: net 't_8fw9y6' is assigned from more than one source."}
{"id": 1120, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_8ykhet(input clk_iiogxw, input d_q16uh4, output reg q_gj4x62);\n  wire w_a974nw;\n  assign w_a974nw = a_ehozgi ^ b_2lspdx;\n  assign y_y09jjy = a_ehozgi ? w_a974nw : b_2lspdx;\n  always @(posedge clk_iiogxw) begin\n    q_gj4x62 = d_q16uh4;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_gj4x62'."}
{"id": 1121, "label": "clean", "template_id": "clean_0", "code": "module m_gzxmet(input a_nujk2y, input b_3vlovi, output y_94p33a);\n  wire w_5dctri;\n  assign w_5dctri = a_wbvm85 ^ b_8d5j26;\n  assign y_qmq08q = a_wbvm85 ? w_5dctri : b_8d5j26;\n  assign y_94p33a = a_nujk2y & b_3vlovi;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1122, "label": "comb_loop", "template_id": "loop_1", "code": "module m_8i25pe(output a_qvpicw, output b_o7ob04);\n  wire w_fb8y3d;\n  assign w_fb8y3d = a_rdnj6r ^ b_l2kamm;\n  assign y_5jd3is = a_rdnj6r ? w_fb8y3d : b_l2kamm;\n  wire x_9ns9np;\n  assign x_9ns9np = a_qvpicw;\n  assign a_qvpicw = b_o7ob04;\n  assign b_o7ob04 = x_9ns9np;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1123, "label": "latch_inference", "template_id": "latch_0", "code": "module m_tcprof(input en_gfxqkx, input d_npu8eo, output reg q_lcn0t1);\n  wire w_hpleaf;\n  assign w_hpleaf = a_aceb3v ^ b_p2zg66;\n  assign y_yz8qew = a_aceb3v ? w_hpleaf : b_p2zg66;\n  always @(*) begin\n    if (en_gfxqkx) q_lcn0t1 = d_npu8eo;\n  end\nendmodule\n", "log": "Warning: signal 'q_lcn0t1' may not be assigned on all control paths."}
{"id": 1124, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_zfl7cz(input clk_pueg17, input d_aej8oa, output reg q_oyv4ly);\n  wire w_sd9rko;\n  assign w_sd9rko = a_cwgcnb ^ b_789uby;\n  assign y_uhp7ma = a_cwgcnb ? w_sd9rko : b_789uby;\n  always @(posedge clk_pueg17) begin\n    q_oyv4ly = d_aej8oa;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_oyv4ly'."}
{"id": 1125, "label": "missing_default", "template_id": "case_0", "code": "module m_s60vyg(input [1:0] sel_sthqtj, output reg y_8dtu8g);\n  wire w_3kaz6j;\n  assign w_3kaz6j = a_kmsrrx ^ b_a06ktn;\n  assign y_qdpqtd = a_kmsrrx ? w_3kaz6j : b_a06ktn;\n  always @(*) begin\n    case(sel_sthqtj)\n      2'b00: y_8dtu8g = 1'b0;\n      2'b01: y_8dtu8g = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1126, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_2j91sg(input a_r4dfgk, input b_jee91g, input c_47dx69, output y_f1olen);\n  wire w_i4zd5j;\n  assign w_i4zd5j = a_2l0ipo ^ b_en6qcj;\n  assign y_mc7q9v = a_2l0ipo ? w_i4zd5j : b_en6qcj;\n  wire t_kiacor;\n  assign t_kiacor = a_r4dfgk & b_jee91g;\n  assign t_kiacor = (c_47dx69) ? a_r4dfgk : b_jee91g;\n  assign y_f1olen = t_kiacor;\nendmodule\n", "log": "Error: net 't_kiacor' is assigned from more than one source."}
{"id": 1127, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_mfwrtp(input a_76wblm, input b_cfdhus, input c_vmktl1, output y_q3o6m5);\n  wire w_q5ym1b;\n  assign w_q5ym1b = a_kfbdbe ^ b_per8xz;\n  assign y_npn6cp = a_kfbdbe ? w_q5ym1b : b_per8xz;\n  wire t_efabmw;\n  assign t_efabmw = a_76wblm & b_cfdhus;\n  assign t_efabmw = c_vmktl1;\n  assign y_q3o6m5 = t_efabmw;\nendmodule\n", "log": "Error: net 't_efabmw' is assigned from more than one source."}
{"id": 1128, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_ezkbnj(input clk_lah2lj, input d_9p2ovk, output reg q_gx91an);\n  wire w_q8laco;\n  assign w_q8laco = a_01rqmz ^ b_t6qr1h;\n  assign y_2ttg5m = a_01rqmz ? w_q8laco : b_t6qr1h;\n  always @(posedge clk_lah2lj) begin\n    q_gx91an = d_9p2ovk;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_gx91an'."}
{"id": 1129, "label": "clean", "template_id": "clean_0", "code": "module m_cvv12x(input a_udmjyb, input b_cnjiv6, output y_a5xn7c);\n  wire w_ngezbc;\n  assign w_ngezbc = a_qjsqoa ^ b_43ts94;\n  assign y_c9cmav = a_qjsqoa ? w_ngezbc : b_43ts94;\n  assign y_a5xn7c = a_udmjyb & b_cnjiv6;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1130, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_c3j47a(a_qv4jbh, b_xulqck, y_5ij1iv) input a_qv4jbh, b_xulqck; output y_5ij1iv assign y_5ij1iv = a_qv4jbh | b_xulqck; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1131, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_pb4h81(input a_reg49x, input b_4nn910, input c_6t37oq, output y_bjsbox);\n  wire w_4oztk4;\n  assign w_4oztk4 = a_xp6f5r ^ b_rs8ili;\n  assign y_2rlf5i = a_xp6f5r ? w_4oztk4 : b_rs8ili;\n  wire t_hssy05;\n  assign t_hssy05 = a_reg49x & b_4nn910;\n  assign t_hssy05 = (c_6t37oq) ? a_reg49x : b_4nn910;\n  assign y_bjsbox = t_hssy05;\nendmodule\n", "log": "Error: net 't_hssy05' is assigned from more than one source."}
{"id": 1132, "label": "unused_signal", "template_id": "unused_1", "code": "module m_u162qg(input a_kpztng, input b_qb9l0w, output y_z4avyh);\n  wire w_6tz5e9;\n  assign w_6tz5e9 = a_29pjpw ^ b_bbpgsz;\n  assign y_yuocxw = a_29pjpw ? w_6tz5e9 : b_bbpgsz;\n  wire t_qsp0v9;\n  assign t_qsp0v9 = a_kpztng | b_qb9l0w;\n  assign y_z4avyh = a_kpztng & b_qb9l0w;\nendmodule\n", "log": "Warning: declaration 't_qsp0v9' does not affect outputs."}
{"id": 1133, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_yyuex9(input a_xhw5dv, input b_zp8mev, input c_6x7o2q, output y_3wose0);\n  wire w_pgou3g;\n  assign w_pgou3g = a_76f99j ^ b_x4m148;\n  assign y_v4273g = a_76f99j ? w_pgou3g : b_x4m148;\n  wire t_2rljga;\n  assign t_2rljga = a_xhw5dv & b_zp8mev;\n  assign t_2rljga = c_6x7o2q;\n  assign y_3wose0 = t_2rljga;\nendmodule\n", "log": "Error: net 't_2rljga' is assigned from more than one source."}
{"id": 1134, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_kp7gbb(input a_n13320, input b_gh6z6h, input c_02hu0a, output y_8su0vn);\n  wire w_rxueai;\n  assign w_rxueai = a_l60jab ^ b_b71tvg;\n  assign y_2p7r6g = a_l60jab ? w_rxueai : b_b71tvg;\n  wire t_lbd4mo;\n  assign t_lbd4mo = a_n13320 & b_gh6z6h;\n  assign t_lbd4mo = c_02hu0a;\n  assign y_8su0vn = t_lbd4mo;\nendmodule\n", "log": "Error: net 't_lbd4mo' is assigned from more than one source."}
{"id": 1135, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_51igz9(input clk_r96du5, input d_ei1ksy, output reg q_qe4hp4);\n  wire w_rnr8z7;\n  assign w_rnr8z7 = a_dmhewo ^ b_e9rs2q;\n  assign y_wz8zun = a_dmhewo ? w_rnr8z7 : b_e9rs2q;\n  always @(posedge clk_r96du5) begin\n    q_qe4hp4 = d_ei1ksy;\n    q_qe4hp4 = q_qe4hp4;\n    // extra ops using tmp_wmurvn\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_qe4hp4'."}
{"id": 1136, "label": "latch_inference", "template_id": "latch_1", "code": "module m_q03f0m(input en_k3nmjb, input d_xr47tw, output reg q_qfkzku);\n  wire w_69hw2b;\n  assign w_69hw2b = a_6mu9ve ^ b_0fhsxq;\n  assign y_pqjam3 = a_6mu9ve ? w_69hw2b : b_0fhsxq;\n  always @(*) begin\n    if (en_k3nmjb) q_qfkzku = d_xr47tw;\n    // other path leaves q_qfkzku unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_qfkzku' may not be assigned on all control paths."}
{"id": 1137, "label": "comb_loop", "template_id": "loop_0", "code": "module m_m2765d(output a_yx2zvn, output b_j3ecre);\n  wire w_cvuvtg;\n  assign w_cvuvtg = a_s6o1d5 ^ b_qal3g1;\n  assign y_wsew3b = a_s6o1d5 ? w_cvuvtg : b_qal3g1;\n  assign a_yx2zvn = b_j3ecre;\n  assign b_j3ecre = a_yx2zvn;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1138, "label": "width_mismatch", "template_id": "width_0", "code": "module m_wt2ix7(input [15:0] a_qu4ka4, output [0:0] y_lqqlx3);\n  wire w_4tetw9;\n  assign w_4tetw9 = a_3b419f ^ b_z89rtc;\n  assign y_5oytfy = a_3b419f ? w_4tetw9 : b_z89rtc;\n  assign y_lqqlx3 = a_qu4ka4;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_lqqlx3'."}
{"id": 1139, "label": "comb_loop", "template_id": "loop_1", "code": "module m_cpfwx0(output a_6ctozf, output b_1yixgd);\n  wire w_8dw4gz;\n  assign w_8dw4gz = a_ary8ms ^ b_iacoma;\n  assign y_dsdxx1 = a_ary8ms ? w_8dw4gz : b_iacoma;\n  wire x_wk3u38;\n  assign x_wk3u38 = a_6ctozf;\n  assign a_6ctozf = b_1yixgd;\n  assign b_1yixgd = x_wk3u38;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1140, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_sbpj69(input a_erwjmz, b_syku46 output y_sxwog1); assign y_sxwog1 = a_erwjmz & b_syku46 endmodule", "log": "Error: parse failed near port list."}
{"id": 1141, "label": "unused_signal", "template_id": "unused_0", "code": "module m_c757n4(input a_rmofit, input b_osf7fm, output y_68gsun);\n  wire w_5l35vq;\n  assign w_5l35vq = a_9vkhgd ^ b_9pazfs;\n  assign y_trm6xm = a_9vkhgd ? w_5l35vq : b_9pazfs;\n  wire t_ctxtmm;\n  assign y_68gsun = a_rmofit & b_osf7fm;\nendmodule\n", "log": "Warning: declaration 't_ctxtmm' does not affect outputs."}
{"id": 1142, "label": "width_mismatch", "template_id": "width_0", "code": "module m_l0l5g8(input [4:0] a_9jv2fa, output [1:0] y_3brwry);\n  wire w_ql1e38;\n  assign w_ql1e38 = a_wa61t2 ^ b_3grglm;\n  assign y_e3kf54 = a_wa61t2 ? w_ql1e38 : b_3grglm;\n  assign y_3brwry = a_9jv2fa;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_3brwry'."}
{"id": 1143, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_2etwme(input a_ophm6h, input b_btahfn, input c_cs90x4, output y_5i0w5e);\n  wire w_xd41af;\n  assign w_xd41af = a_mj7f4y ^ b_zjby8v;\n  assign y_eow68b = a_mj7f4y ? w_xd41af : b_zjby8v;\n  wire t_o6wgzw;\n  assign t_o6wgzw = a_ophm6h & b_btahfn;\n  assign t_o6wgzw = (c_cs90x4) ? a_ophm6h : b_btahfn;\n  assign y_5i0w5e = t_o6wgzw;\nendmodule\n", "log": "Error: net 't_o6wgzw' is assigned from more than one source."}
{"id": 1144, "label": "unused_signal", "template_id": "unused_1", "code": "module m_dgppb8(input a_jwv7e6, input b_0xoj0p, output y_kh3qe1);\n  wire w_vc8fz7;\n  assign w_vc8fz7 = a_nn44lp ^ b_ahjuql;\n  assign y_p2tdey = a_nn44lp ? w_vc8fz7 : b_ahjuql;\n  wire t_hbhcm7;\n  assign t_hbhcm7 = a_jwv7e6 | b_0xoj0p;\n  assign y_kh3qe1 = a_jwv7e6 & b_0xoj0p;\nendmodule\n", "log": "Warning: declaration 't_hbhcm7' does not affect outputs."}
{"id": 1145, "label": "comb_loop", "template_id": "loop_0", "code": "module m_wejizy(output a_hjr7p2, output b_e784vv);\n  wire w_eeyev4;\n  assign w_eeyev4 = a_jt5rx7 ^ b_rjpmb5;\n  assign y_a7cdhi = a_jt5rx7 ? w_eeyev4 : b_rjpmb5;\n  assign a_hjr7p2 = b_e784vv;\n  assign b_e784vv = a_hjr7p2;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1146, "label": "unused_signal", "template_id": "unused_0", "code": "module m_kfaos6(input a_0fzvsa, input b_2h3clk, output y_6icblx);\n  wire w_kztf0u;\n  assign w_kztf0u = a_7a948v ^ b_wc9xie;\n  assign y_axqpyw = a_7a948v ? w_kztf0u : b_wc9xie;\n  wire t_t0sosa;\n  assign y_6icblx = a_0fzvsa & b_2h3clk;\nendmodule\n", "log": "Warning: declaration 't_t0sosa' does not affect outputs."}
{"id": 1147, "label": "clean", "template_id": "clean_0", "code": "module m_jqona9(input a_jknc10, input b_a4nv7u, output y_tq4ewu);\n  wire w_de5n7m;\n  assign w_de5n7m = a_cx4dsw ^ b_ktdq9f;\n  assign y_u9l0e2 = a_cx4dsw ? w_de5n7m : b_ktdq9f;\n  assign y_tq4ewu = a_jknc10 & b_a4nv7u;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1148, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_hhdg7c(input clk_qvqv0t, input d_mq8mqi, output reg q_tvimkq);\n  wire w_gqukli;\n  assign w_gqukli = a_ce4g72 ^ b_wnbj9r;\n  assign y_dixsiy = a_ce4g72 ? w_gqukli : b_wnbj9r;\n  always @(posedge clk_qvqv0t) begin\n    q_tvimkq = d_mq8mqi;\n    q_tvimkq = q_tvimkq;\n    // extra ops using tmp_2u6xy2\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_tvimkq'."}
{"id": 1149, "label": "clean", "template_id": "clean_0", "code": "module m_sy1xtl(input a_iupofq, input b_acxn2o, output y_cvjsqa);\n  wire w_9lab7p;\n  assign w_9lab7p = a_uvwmpp ^ b_zcnh9h;\n  assign y_xb7st3 = a_uvwmpp ? w_9lab7p : b_zcnh9h;\n  assign y_cvjsqa = a_iupofq & b_acxn2o;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1150, "label": "comb_loop", "template_id": "loop_1", "code": "module m_ao35sl(output a_nn3uub, output b_oggmxj);\n  wire w_prqt7n;\n  assign w_prqt7n = a_t55gv6 ^ b_uhbg2p;\n  assign y_s1fi3n = a_t55gv6 ? w_prqt7n : b_uhbg2p;\n  wire x_2kwzc7;\n  assign x_2kwzc7 = a_nn3uub;\n  assign a_nn3uub = b_oggmxj;\n  assign b_oggmxj = x_2kwzc7;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1151, "label": "latch_inference", "template_id": "latch_0", "code": "module m_4dedzs(input en_xq7mew, input d_899p0k, output reg q_ka6yp0);\n  wire w_b04aon;\n  assign w_b04aon = a_kzhi9b ^ b_eehhd1;\n  assign y_6txsew = a_kzhi9b ? w_b04aon : b_eehhd1;\n  always @(*) begin\n    if (en_xq7mew) q_ka6yp0 = d_899p0k;\n  end\nendmodule\n", "log": "Warning: signal 'q_ka6yp0' may not be assigned on all control paths."}
{"id": 1152, "label": "width_mismatch", "template_id": "width_0", "code": "module m_va8ut9(input [3:0] a_i576yx, output [1:0] y_ax56hc);\n  wire w_a6fw19;\n  assign w_a6fw19 = a_900rj5 ^ b_fazu1g;\n  assign y_y66ryb = a_900rj5 ? w_a6fw19 : b_fazu1g;\n  assign y_ax56hc = a_i576yx;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_ax56hc'."}
{"id": 1153, "label": "missing_default", "template_id": "case_0", "code": "module m_chqx4q(input [1:0] sel_7ci9b9, output reg y_galloj);\n  wire w_3isnfw;\n  assign w_3isnfw = a_6rq4w8 ^ b_dbqg9q;\n  assign y_w6h4dr = a_6rq4w8 ? w_3isnfw : b_dbqg9q;\n  always @(*) begin\n    case(sel_7ci9b9)\n      2'b00: y_galloj = 1'b0;\n      2'b01: y_galloj = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1154, "label": "latch_inference", "template_id": "latch_1", "code": "module m_1s1i49(input en_ytu1h7, input d_4kyd8p, output reg q_afi1wm);\n  wire w_u1xqoo;\n  assign w_u1xqoo = a_2cub96 ^ b_29swcz;\n  assign y_oc8vwx = a_2cub96 ? w_u1xqoo : b_29swcz;\n  always @(*) begin\n    if (en_ytu1h7) q_afi1wm = d_4kyd8p;\n    // other path leaves q_afi1wm unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_afi1wm' may not be assigned on all control paths."}
{"id": 1155, "label": "clean", "template_id": "clean_0", "code": "module m_13rafy(input a_cxzp2c, input b_ig67hq, output y_a4sevc);\n  wire w_y60cv6;\n  assign w_y60cv6 = a_wlcru3 ^ b_gfd1du;\n  assign y_vnci0z = a_wlcru3 ? w_y60cv6 : b_gfd1du;\n  assign y_a4sevc = a_cxzp2c & b_ig67hq;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1156, "label": "missing_default", "template_id": "case_1", "code": "module m_cgdxtz(input [1:0] sel_omdi4h, output reg y_k4srsp);\n  wire w_s99nxa;\n  assign w_s99nxa = a_0paxty ^ b_i1tv6p;\n  assign y_rxfbg6 = a_0paxty ? w_s99nxa : b_i1tv6p;\n  always @(*) begin\n    case(sel_omdi4h)\n      2'b00: y_k4srsp = 1'b0;\n      2'b01: y_k4srsp = 1'b1;\n      2'b10: y_k4srsp = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1157, "label": "width_mismatch", "template_id": "width_1", "code": "module m_khtcb5(input [2:0] a_ksutab, output [1:0] y_ebdkbm);\n  wire w_322i8p;\n  assign w_322i8p = a_gfvm65 ^ b_ef00nj;\n  assign y_7ycwgi = a_gfvm65 ? w_322i8p : b_ef00nj;\n  wire p_blfxos;\n  assign p_blfxos = a_ksutab[0];\n  assign y_ebdkbm = {p_blfxos, a_ksutab[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_ebdkbm'."}
{"id": 1158, "label": "width_mismatch", "template_id": "width_1", "code": "module m_cfexz1(input [15:0] a_rufq2j, output [0:0] y_0nienv);\n  wire w_pr3hl1;\n  assign w_pr3hl1 = a_mruow4 ^ b_klgt5j;\n  assign y_z2sf1p = a_mruow4 ? w_pr3hl1 : b_klgt5j;\n  wire p_2u7muy;\n  assign p_2u7muy = a_rufq2j[0];\n  assign y_0nienv = {p_2u7muy, a_rufq2j[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_0nienv'."}
{"id": 1159, "label": "width_mismatch", "template_id": "width_1", "code": "module m_8ce36u(input [3:0] a_27mvpl, output [2:0] y_k0gq5n);\n  wire w_m0fi2x;\n  assign w_m0fi2x = a_stl776 ^ b_drh2i9;\n  assign y_b6p6zi = a_stl776 ? w_m0fi2x : b_drh2i9;\n  wire p_xv5wpb;\n  assign p_xv5wpb = a_27mvpl[0];\n  assign y_k0gq5n = {p_xv5wpb, a_27mvpl[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_k0gq5n'."}
{"id": 1160, "label": "clean", "template_id": "clean_0", "code": "module m_dz3q82(input a_c5xlw3, input b_gb7096, output y_9dlogc);\n  wire w_wk0w1p;\n  assign w_wk0w1p = a_fz2b4m ^ b_khw3u7;\n  assign y_9zwyq5 = a_fz2b4m ? w_wk0w1p : b_khw3u7;\n  assign y_9dlogc = a_c5xlw3 & b_gb7096;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1161, "label": "clean", "template_id": "clean_0", "code": "module m_jm2cbj(input a_9c8ave, input b_n1sutv, output y_95ctjj);\n  wire w_md94ta;\n  assign w_md94ta = a_7q614l ^ b_ivlko9;\n  assign y_ukgrd0 = a_7q614l ? w_md94ta : b_ivlko9;\n  assign y_95ctjj = a_9c8ave & b_n1sutv;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1162, "label": "clean", "template_id": "clean_0", "code": "module m_hwcghk(input a_sngavd, input b_e82qdc, output y_iz8jgi);\n  wire w_n18f3v;\n  assign w_n18f3v = a_es1osr ^ b_6bcxsr;\n  assign y_lq7drq = a_es1osr ? w_n18f3v : b_6bcxsr;\n  assign y_iz8jgi = a_sngavd & b_e82qdc;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1163, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_4aosv1(input a_u237p6, input b_glty23, input c_nbq1eu, output y_g1pows);\n  wire w_l1uzto;\n  assign w_l1uzto = a_2a163o ^ b_4v8rb3;\n  assign y_oav6we = a_2a163o ? w_l1uzto : b_4v8rb3;\n  wire t_gpk0e5;\n  assign t_gpk0e5 = a_u237p6 & b_glty23;\n  assign t_gpk0e5 = (c_nbq1eu) ? a_u237p6 : b_glty23;\n  assign y_g1pows = t_gpk0e5;\nendmodule\n", "log": "Error: net 't_gpk0e5' is assigned from more than one source."}
{"id": 1164, "label": "comb_loop", "template_id": "loop_0", "code": "module m_lrp667(output a_ocqex3, output b_ctws4z);\n  wire w_pe5u9l;\n  assign w_pe5u9l = a_5naeif ^ b_5p8d98;\n  assign y_qyur4k = a_5naeif ? w_pe5u9l : b_5p8d98;\n  assign a_ocqex3 = b_ctws4z;\n  assign b_ctws4z = a_ocqex3;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1165, "label": "unused_signal", "template_id": "unused_0", "code": "module m_oe4fnv(input a_s0q7dx, input b_oz3c9t, output y_6jo2zj);\n  wire w_jr8tov;\n  assign w_jr8tov = a_4rt5kt ^ b_qs2col;\n  assign y_9wn77b = a_4rt5kt ? w_jr8tov : b_qs2col;\n  wire t_fkl042;\n  assign y_6jo2zj = a_s0q7dx & b_oz3c9t;\nendmodule\n", "log": "Warning: declaration 't_fkl042' does not affect outputs."}
{"id": 1166, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_xdudhb(input a_fs2y76, input b_dla7pk, input c_psxd6f, output y_vca89p);\n  wire w_ods1iq;\n  assign w_ods1iq = a_snrrjm ^ b_mk8dor;\n  assign y_bx3vq5 = a_snrrjm ? w_ods1iq : b_mk8dor;\n  wire t_v2gsiq;\n  assign t_v2gsiq = a_fs2y76 & b_dla7pk;\n  assign t_v2gsiq = (c_psxd6f) ? a_fs2y76 : b_dla7pk;\n  assign y_vca89p = t_v2gsiq;\nendmodule\n", "log": "Error: net 't_v2gsiq' is assigned from more than one source."}
{"id": 1167, "label": "clean", "template_id": "clean_0", "code": "module m_vz14kb(input a_bgn4r1, input b_d714kp, output y_ezqkou);\n  wire w_zhy19u;\n  assign w_zhy19u = a_6ql5nj ^ b_lr20ih;\n  assign y_4md3wo = a_6ql5nj ? w_zhy19u : b_lr20ih;\n  assign y_ezqkou = a_bgn4r1 & b_d714kp;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1168, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_t2v6ga(input a_u4gp24, input b_k7m4qa, input c_vyfb72, output y_n7o6e2);\n  wire w_ddhkrg;\n  assign w_ddhkrg = a_7y516v ^ b_0dykax;\n  assign y_qdpb0d = a_7y516v ? w_ddhkrg : b_0dykax;\n  wire t_hrshf7;\n  assign t_hrshf7 = a_u4gp24 & b_k7m4qa;\n  assign t_hrshf7 = c_vyfb72;\n  assign y_n7o6e2 = t_hrshf7;\nendmodule\n", "log": "Error: net 't_hrshf7' is assigned from more than one source."}
{"id": 1169, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_0jrxut(input a_an45zc, input b_nqsam8, input c_4xeqos, output y_kclzqk);\n  wire w_1dee3f;\n  assign w_1dee3f = a_1zqh1l ^ b_9bwm92;\n  assign y_4ku88e = a_1zqh1l ? w_1dee3f : b_9bwm92;\n  wire t_nz9k9i;\n  assign t_nz9k9i = a_an45zc & b_nqsam8;\n  assign t_nz9k9i = (c_4xeqos) ? a_an45zc : b_nqsam8;\n  assign y_kclzqk = t_nz9k9i;\nendmodule\n", "log": "Error: net 't_nz9k9i' is assigned from more than one source."}
{"id": 1170, "label": "latch_inference", "template_id": "latch_1", "code": "module m_qcv9lm(input en_n4ndai, input d_7h40vv, output reg q_0ohu6l);\n  wire w_4zwled;\n  assign w_4zwled = a_jyoirv ^ b_7okxof;\n  assign y_y89f59 = a_jyoirv ? w_4zwled : b_7okxof;\n  always @(*) begin\n    if (en_n4ndai) q_0ohu6l = d_7h40vv;\n    // other path leaves q_0ohu6l unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_0ohu6l' may not be assigned on all control paths."}
{"id": 1171, "label": "unused_signal", "template_id": "unused_0", "code": "module m_3lrsov(input a_0xxotw, input b_rh7jag, output y_74jl3g);\n  wire w_mi25ji;\n  assign w_mi25ji = a_lcj4nx ^ b_w7dhyc;\n  assign y_lr1qcg = a_lcj4nx ? w_mi25ji : b_w7dhyc;\n  wire t_am286z;\n  assign y_74jl3g = a_0xxotw & b_rh7jag;\nendmodule\n", "log": "Warning: declaration 't_am286z' does not affect outputs."}
{"id": 1172, "label": "comb_loop", "template_id": "loop_1", "code": "module m_d75idt(output a_tx76wk, output b_jhjw7e);\n  wire w_ntra36;\n  assign w_ntra36 = a_abtih2 ^ b_kyjdax;\n  assign y_moi2dz = a_abtih2 ? w_ntra36 : b_kyjdax;\n  wire x_3utds5;\n  assign x_3utds5 = a_tx76wk;\n  assign a_tx76wk = b_jhjw7e;\n  assign b_jhjw7e = x_3utds5;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1173, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_dmoiyu(input a_2cmfy8, input b_wxtt5h, input c_abmg7p, output y_4dsmfi);\n  wire w_dsn997;\n  assign w_dsn997 = a_hjjg70 ^ b_wxe57k;\n  assign y_gp6zvq = a_hjjg70 ? w_dsn997 : b_wxe57k;\n  wire t_pfof77;\n  assign t_pfof77 = a_2cmfy8 & b_wxtt5h;\n  assign t_pfof77 = (c_abmg7p) ? a_2cmfy8 : b_wxtt5h;\n  assign y_4dsmfi = t_pfof77;\nendmodule\n", "log": "Error: net 't_pfof77' is assigned from more than one source."}
{"id": 1174, "label": "missing_default", "template_id": "case_1", "code": "module m_myyw5p(input [1:0] sel_zw47eu, output reg y_gp7wty);\n  wire w_ncf510;\n  assign w_ncf510 = a_o9c6i1 ^ b_e7sdst;\n  assign y_v35ja5 = a_o9c6i1 ? w_ncf510 : b_e7sdst;\n  always @(*) begin\n    case(sel_zw47eu)\n      2'b00: y_gp7wty = 1'b0;\n      2'b01: y_gp7wty = 1'b1;\n      2'b10: y_gp7wty = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1175, "label": "clean", "template_id": "clean_0", "code": "module m_b53e1o(input a_jfwolv, input b_dtu8iq, output y_1fvgxx);\n  wire w_ha6nrl;\n  assign w_ha6nrl = a_t8ykcu ^ b_zngmsq;\n  assign y_1b6a53 = a_t8ykcu ? w_ha6nrl : b_zngmsq;\n  assign y_1fvgxx = a_jfwolv & b_dtu8iq;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1176, "label": "clean", "template_id": "clean_0", "code": "module m_w1kmw0(input a_pwhiw3, input b_uyadyg, output y_vylaj4);\n  wire w_51asex;\n  assign w_51asex = a_4k8j4d ^ b_gv0u2r;\n  assign y_2fm6c9 = a_4k8j4d ? w_51asex : b_gv0u2r;\n  assign y_vylaj4 = a_pwhiw3 & b_uyadyg;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1177, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_umg3xx(input clk_o6x4bb, input d_ifjr82, output reg q_vojj33);\n  wire w_70hil1;\n  assign w_70hil1 = a_hvev1m ^ b_ob17is;\n  assign y_6hs6s4 = a_hvev1m ? w_70hil1 : b_ob17is;\n  always @(posedge clk_o6x4bb) begin\n    q_vojj33 = d_ifjr82;\n    q_vojj33 = q_vojj33;\n    // extra ops using tmp_ayscsf\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_vojj33'."}
{"id": 1178, "label": "width_mismatch", "template_id": "width_0", "code": "module m_r7owba(input [4:0] a_82lp57, output [3:0] y_0lu8dv);\n  wire w_muaadi;\n  assign w_muaadi = a_rmbrwv ^ b_dhadrm;\n  assign y_jpc9rs = a_rmbrwv ? w_muaadi : b_dhadrm;\n  assign y_0lu8dv = a_82lp57;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_0lu8dv'."}
{"id": 1179, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_ga87p2(input clk_njh9mq, input d_1ie2e2, output reg q_pgkosz);\n  wire w_c1fzck;\n  assign w_c1fzck = a_42tr07 ^ b_my7sj9;\n  assign y_kvpdbj = a_42tr07 ? w_c1fzck : b_my7sj9;\n  always @(posedge clk_njh9mq) begin\n    q_pgkosz = d_1ie2e2;\n    q_pgkosz = q_pgkosz;\n    // extra ops using tmp_escea5\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_pgkosz'."}
{"id": 1180, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_9o1q8u(a_scqlcx, b_8bll2u, y_4uk684) input a_scqlcx, b_8bll2u; output y_4uk684 assign y_4uk684 = a_scqlcx | b_8bll2u; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1181, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_0sgfch(input clk_zeh0wc, input d_jsn6wd, output reg q_upe0a3);\n  wire w_p9biu6;\n  assign w_p9biu6 = a_gl9tcy ^ b_liccks;\n  assign y_wkwxnw = a_gl9tcy ? w_p9biu6 : b_liccks;\n  always @(posedge clk_zeh0wc) begin\n    q_upe0a3 = d_jsn6wd;\n    q_upe0a3 = q_upe0a3;\n    // extra ops using tmp_ls56t9\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_upe0a3'."}
{"id": 1182, "label": "clean", "template_id": "clean_0", "code": "module m_nsi1up(input a_unq9ob, input b_xpcrho, output y_rqgu8k);\n  wire w_y1olne;\n  assign w_y1olne = a_7yowpz ^ b_630rfz;\n  assign y_3is0cc = a_7yowpz ? w_y1olne : b_630rfz;\n  assign y_rqgu8k = a_unq9ob & b_xpcrho;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1183, "label": "missing_default", "template_id": "case_1", "code": "module m_zb8udi(input [1:0] sel_kmfm4j, output reg y_bbypqq);\n  wire w_fqf1no;\n  assign w_fqf1no = a_adj6gs ^ b_8f29li;\n  assign y_224h0b = a_adj6gs ? w_fqf1no : b_8f29li;\n  always @(*) begin\n    case(sel_kmfm4j)\n      2'b00: y_bbypqq = 1'b0;\n      2'b01: y_bbypqq = 1'b1;\n      2'b10: y_bbypqq = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1184, "label": "latch_inference", "template_id": "latch_0", "code": "module m_gfj182(input en_70r0zd, input d_o7zsc2, output reg q_b0grds);\n  wire w_klgvd1;\n  assign w_klgvd1 = a_sjkhqt ^ b_ou48yq;\n  assign y_9cs2nq = a_sjkhqt ? w_klgvd1 : b_ou48yq;\n  always @(*) begin\n    if (en_70r0zd) q_b0grds = d_o7zsc2;\n  end\nendmodule\n", "log": "Warning: signal 'q_b0grds' may not be assigned on all control paths."}
{"id": 1185, "label": "clean", "template_id": "clean_0", "code": "module m_p4ku2w(input a_hx953a, input b_63fe6s, output y_e021cy);\n  wire w_h42ryh;\n  assign w_h42ryh = a_3ke1yw ^ b_08aevy;\n  assign y_1mw2du = a_3ke1yw ? w_h42ryh : b_08aevy;\n  assign y_e021cy = a_hx953a & b_63fe6s;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1186, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_ok9pn0(input clk_j9xb90, input d_lmv422, output reg q_ym6zix);\n  wire w_ezsbjx;\n  assign w_ezsbjx = a_jbdln3 ^ b_ypy8ei;\n  assign y_x8hllh = a_jbdln3 ? w_ezsbjx : b_ypy8ei;\n  always @(posedge clk_j9xb90) begin\n    q_ym6zix = d_lmv422;\n    q_ym6zix = q_ym6zix;\n    // extra ops using tmp_zks67u\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_ym6zix'."}
{"id": 1187, "label": "clean", "template_id": "clean_0", "code": "module m_t4jmla(input a_otd0x5, input b_h1spsf, output y_f9i96m);\n  wire w_mu7s4n;\n  assign w_mu7s4n = a_6liwwm ^ b_xmj0cm;\n  assign y_ydj6gn = a_6liwwm ? w_mu7s4n : b_xmj0cm;\n  assign y_f9i96m = a_otd0x5 & b_h1spsf;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1188, "label": "latch_inference", "template_id": "latch_0", "code": "module m_hj8beu(input en_eo6uym, input d_g1s5py, output reg q_1yzbq8);\n  wire w_kdfhzn;\n  assign w_kdfhzn = a_vqv4ej ^ b_2adh0w;\n  assign y_u9p7g0 = a_vqv4ej ? w_kdfhzn : b_2adh0w;\n  always @(*) begin\n    if (en_eo6uym) q_1yzbq8 = d_g1s5py;\n  end\nendmodule\n", "log": "Warning: signal 'q_1yzbq8' may not be assigned on all control paths."}
{"id": 1189, "label": "comb_loop", "template_id": "loop_1", "code": "module m_vpk114(output a_tzij2k, output b_yh0jje);\n  wire w_d9z3hd;\n  assign w_d9z3hd = a_6ndmjy ^ b_gfrupz;\n  assign y_7papou = a_6ndmjy ? w_d9z3hd : b_gfrupz;\n  wire x_dssi8a;\n  assign x_dssi8a = a_tzij2k;\n  assign a_tzij2k = b_yh0jje;\n  assign b_yh0jje = x_dssi8a;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1190, "label": "clean", "template_id": "clean_0", "code": "module m_tag4aa(input a_l2tlvc, input b_ouhtc7, output y_g4v0yh);\n  wire w_c75654;\n  assign w_c75654 = a_iifnfb ^ b_yegkbd;\n  assign y_eysxln = a_iifnfb ? w_c75654 : b_yegkbd;\n  assign y_g4v0yh = a_l2tlvc & b_ouhtc7;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1191, "label": "clean", "template_id": "clean_0", "code": "module m_embybn(input a_uqp6uy, input b_akzbwi, output y_pzdu0f);\n  wire w_zuhd98;\n  assign w_zuhd98 = a_77qyt8 ^ b_ae8wkk;\n  assign y_cf6gfu = a_77qyt8 ? w_zuhd98 : b_ae8wkk;\n  assign y_pzdu0f = a_uqp6uy & b_akzbwi;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1192, "label": "clean", "template_id": "clean_0", "code": "module m_kfomv0(input a_pmwyq6, input b_14nq0i, output y_ynhh9k);\n  wire w_t08285;\n  assign w_t08285 = a_sewmaf ^ b_6hv6aj;\n  assign y_5fiqq2 = a_sewmaf ? w_t08285 : b_6hv6aj;\n  assign y_ynhh9k = a_pmwyq6 & b_14nq0i;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1193, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_r02r6f(input a_yyunzp, input b_3vt4ri, input c_7vay60, output y_lqzrrn);\n  wire w_r9fq3u;\n  assign w_r9fq3u = a_kphp1y ^ b_3azxwt;\n  assign y_rz4yzs = a_kphp1y ? w_r9fq3u : b_3azxwt;\n  wire t_r45yly;\n  assign t_r45yly = a_yyunzp & b_3vt4ri;\n  assign t_r45yly = (c_7vay60) ? a_yyunzp : b_3vt4ri;\n  assign y_lqzrrn = t_r45yly;\nendmodule\n", "log": "Error: net 't_r45yly' is assigned from more than one source."}
{"id": 1194, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_wtvrbf(a_z1j83l, b_hogw6m, y_q6qco2) input a_z1j83l, b_hogw6m; output y_q6qco2 assign y_q6qco2 = a_z1j83l | b_hogw6m; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1195, "label": "clean", "template_id": "clean_0", "code": "module m_c6n8zg(input a_zji1ow, input b_1tcl19, output y_i5d7sl);\n  wire w_epxutg;\n  assign w_epxutg = a_27ey1l ^ b_oq06bd;\n  assign y_caamu9 = a_27ey1l ? w_epxutg : b_oq06bd;\n  assign y_i5d7sl = a_zji1ow & b_1tcl19;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1196, "label": "latch_inference", "template_id": "latch_0", "code": "module m_a3gy9l(input en_h4rv3a, input d_238ufm, output reg q_tekyox);\n  wire w_6tlfqc;\n  assign w_6tlfqc = a_ibyiig ^ b_qhf7cc;\n  assign y_o27t3a = a_ibyiig ? w_6tlfqc : b_qhf7cc;\n  always @(*) begin\n    if (en_h4rv3a) q_tekyox = d_238ufm;\n  end\nendmodule\n", "log": "Warning: signal 'q_tekyox' may not be assigned on all control paths."}
{"id": 1197, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_wvhlzo(a_fpmcup, b_knwwml, y_wg1grq) input a_fpmcup, b_knwwml; output y_wg1grq assign y_wg1grq = a_fpmcup | b_knwwml; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1198, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_dj7nz1(input clk_8v88gl, input d_p48pel, output reg q_8rqj92);\n  wire w_mynzd0;\n  assign w_mynzd0 = a_uco3o5 ^ b_aslaa0;\n  assign y_h0zolz = a_uco3o5 ? w_mynzd0 : b_aslaa0;\n  always @(posedge clk_8v88gl) begin\n    q_8rqj92 = d_p48pel;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_8rqj92'."}
{"id": 1199, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_nqci7m(a_wqy8y7, b_5d0xbd, y_vi52ym) input a_wqy8y7, b_5d0xbd; output y_vi52ym assign y_vi52ym = a_wqy8y7 | b_5d0xbd; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1200, "label": "clean", "template_id": "clean_0", "code": "module m_zi3t40(input a_kcbnqi, input b_rcyq56, output y_ypjbab);\n  wire w_nm75lt;\n  assign w_nm75lt = a_6trzmn ^ b_u1wbdg;\n  assign y_1yuw7v = a_6trzmn ? w_nm75lt : b_u1wbdg;\n  assign y_ypjbab = a_kcbnqi & b_rcyq56;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1201, "label": "clean", "template_id": "clean_0", "code": "module m_ah0di0(input a_i4hc9y, input b_8mlpui, output y_sau3lw);\n  wire w_3e760r;\n  assign w_3e760r = a_ohlmni ^ b_d8xtcx;\n  assign y_jpl4rj = a_ohlmni ? w_3e760r : b_d8xtcx;\n  assign y_sau3lw = a_i4hc9y & b_8mlpui;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1202, "label": "comb_loop", "template_id": "loop_0", "code": "module m_offa2p(output a_y5ruz8, output b_s9q1rg);\n  wire w_ezd7c7;\n  assign w_ezd7c7 = a_dh85eu ^ b_f4jjga;\n  assign y_xh5gi5 = a_dh85eu ? w_ezd7c7 : b_f4jjga;\n  assign a_y5ruz8 = b_s9q1rg;\n  assign b_s9q1rg = a_y5ruz8;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1203, "label": "clean", "template_id": "clean_0", "code": "module m_grex0d(input a_f5gv0m, input b_b94f66, output y_tjgws2);\n  wire w_021f9q;\n  assign w_021f9q = a_o1eesq ^ b_trhtsl;\n  assign y_fld523 = a_o1eesq ? w_021f9q : b_trhtsl;\n  assign y_tjgws2 = a_f5gv0m & b_b94f66;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1204, "label": "clean", "template_id": "clean_0", "code": "module m_od1ybq(input a_gv6ik1, input b_o8i34b, output y_ldi5zt);\n  wire w_a69vxv;\n  assign w_a69vxv = a_1dgqt4 ^ b_9fs14p;\n  assign y_e585em = a_1dgqt4 ? w_a69vxv : b_9fs14p;\n  assign y_ldi5zt = a_gv6ik1 & b_o8i34b;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1205, "label": "latch_inference", "template_id": "latch_1", "code": "module m_zfnzz3(input en_kkw8u8, input d_yociea, output reg q_ftaimz);\n  wire w_p0tqxa;\n  assign w_p0tqxa = a_5wr1a1 ^ b_sfecnf;\n  assign y_basuzm = a_5wr1a1 ? w_p0tqxa : b_sfecnf;\n  always @(*) begin\n    if (en_kkw8u8) q_ftaimz = d_yociea;\n    // other path leaves q_ftaimz unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_ftaimz' may not be assigned on all control paths."}
{"id": 1206, "label": "latch_inference", "template_id": "latch_0", "code": "module m_ygx540(input en_hjlwxq, input d_m4ya8c, output reg q_0d0hem);\n  wire w_jf7938;\n  assign w_jf7938 = a_tmkse5 ^ b_v92bx4;\n  assign y_msu0gc = a_tmkse5 ? w_jf7938 : b_v92bx4;\n  always @(*) begin\n    if (en_hjlwxq) q_0d0hem = d_m4ya8c;\n  end\nendmodule\n", "log": "Warning: signal 'q_0d0hem' may not be assigned on all control paths."}
{"id": 1207, "label": "width_mismatch", "template_id": "width_0", "code": "module m_3ednh1(input [3:0] a_zbxzmf, output [2:0] y_rvi4fv);\n  wire w_ifcpt0;\n  assign w_ifcpt0 = a_x4ww76 ^ b_yuz6ok;\n  assign y_1hjjp1 = a_x4ww76 ? w_ifcpt0 : b_yuz6ok;\n  assign y_rvi4fv = a_zbxzmf;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_rvi4fv'."}
{"id": 1208, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_s422kz(a_gsg19m, b_xs8n3m, y_82vf1u) input a_gsg19m, b_xs8n3m; output y_82vf1u assign y_82vf1u = a_gsg19m | b_xs8n3m; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1209, "label": "comb_loop", "template_id": "loop_1", "code": "module m_krcsx5(output a_pglv71, output b_aspsit);\n  wire w_eme1cc;\n  assign w_eme1cc = a_j2m50c ^ b_ham9aa;\n  assign y_m0c9rs = a_j2m50c ? w_eme1cc : b_ham9aa;\n  wire x_ort79o;\n  assign x_ort79o = a_pglv71;\n  assign a_pglv71 = b_aspsit;\n  assign b_aspsit = x_ort79o;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1210, "label": "clean", "template_id": "clean_0", "code": "module m_hiefdb(input a_mynsnb, input b_l5k796, output y_cyqvuo);\n  wire w_0uoqwb;\n  assign w_0uoqwb = a_xlke8g ^ b_2njexy;\n  assign y_l2at56 = a_xlke8g ? w_0uoqwb : b_2njexy;\n  assign y_cyqvuo = a_mynsnb & b_l5k796;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1211, "label": "clean", "template_id": "clean_0", "code": "module m_wtnm07(input a_y7t9si, input b_e4qfd9, output y_w5dlk7);\n  wire w_9zflg7;\n  assign w_9zflg7 = a_rfptcj ^ b_i84x4w;\n  assign y_d5umf4 = a_rfptcj ? w_9zflg7 : b_i84x4w;\n  assign y_w5dlk7 = a_y7t9si & b_e4qfd9;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1212, "label": "comb_loop", "template_id": "loop_0", "code": "module m_0qqq5b(output a_jc3da8, output b_u0ixml);\n  wire w_vmftzs;\n  assign w_vmftzs = a_hvrw3w ^ b_exj105;\n  assign y_aahbxj = a_hvrw3w ? w_vmftzs : b_exj105;\n  assign a_jc3da8 = b_u0ixml;\n  assign b_u0ixml = a_jc3da8;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1213, "label": "comb_loop", "template_id": "loop_0", "code": "module m_g6hn6t(output a_fij1ru, output b_hrv2yi);\n  wire w_oz2oq4;\n  assign w_oz2oq4 = a_fq280h ^ b_fg759o;\n  assign y_bmy6hp = a_fq280h ? w_oz2oq4 : b_fg759o;\n  assign a_fij1ru = b_hrv2yi;\n  assign b_hrv2yi = a_fij1ru;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1214, "label": "width_mismatch", "template_id": "width_0", "code": "module m_4e7j6i(input [4:0] a_u2wmq9, output [0:0] y_m940i2);\n  wire w_jvo9ni;\n  assign w_jvo9ni = a_zv74d3 ^ b_8r3uef;\n  assign y_db4z24 = a_zv74d3 ? w_jvo9ni : b_8r3uef;\n  assign y_m940i2 = a_u2wmq9;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_m940i2'."}
{"id": 1215, "label": "latch_inference", "template_id": "latch_1", "code": "module m_o0k8f7(input en_9t7d0j, input d_w5fsn8, output reg q_ol03qq);\n  wire w_t6odu9;\n  assign w_t6odu9 = a_iobcvu ^ b_smjdvx;\n  assign y_m2z0he = a_iobcvu ? w_t6odu9 : b_smjdvx;\n  always @(*) begin\n    if (en_9t7d0j) q_ol03qq = d_w5fsn8;\n    // other path leaves q_ol03qq unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_ol03qq' may not be assigned on all control paths."}
{"id": 1216, "label": "clean", "template_id": "clean_0", "code": "module m_1uc4hy(input a_0v4mux, input b_g948ci, output y_p8df5e);\n  wire w_x8ijrk;\n  assign w_x8ijrk = a_q1fukv ^ b_4w372k;\n  assign y_vpsrb9 = a_q1fukv ? w_x8ijrk : b_4w372k;\n  assign y_p8df5e = a_0v4mux & b_g948ci;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1217, "label": "width_mismatch", "template_id": "width_1", "code": "module m_srmr3y(input [15:0] a_og9juv, output [0:0] y_5swuu7);\n  wire w_t49ymf;\n  assign w_t49ymf = a_qdk3mn ^ b_30ztbs;\n  assign y_pyu4s4 = a_qdk3mn ? w_t49ymf : b_30ztbs;\n  wire p_ifdip5;\n  assign p_ifdip5 = a_og9juv[0];\n  assign y_5swuu7 = {p_ifdip5, a_og9juv[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_5swuu7'."}
{"id": 1218, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_5i1uuh(input a_ddg1nn, input b_g1gdy2, input c_uahl8k, output y_e3ja32);\n  wire w_hqcouy;\n  assign w_hqcouy = a_ce022b ^ b_s0kmld;\n  assign y_2khxd3 = a_ce022b ? w_hqcouy : b_s0kmld;\n  wire t_9djpvn;\n  assign t_9djpvn = a_ddg1nn & b_g1gdy2;\n  assign t_9djpvn = c_uahl8k;\n  assign y_e3ja32 = t_9djpvn;\nendmodule\n", "log": "Error: net 't_9djpvn' is assigned from more than one source."}
{"id": 1219, "label": "latch_inference", "template_id": "latch_1", "code": "module m_fcke92(input en_cv7d4d, input d_x4tio2, output reg q_3mhajs);\n  wire w_zjpxy1;\n  assign w_zjpxy1 = a_lq1ofc ^ b_vvmfzl;\n  assign y_osmfxv = a_lq1ofc ? w_zjpxy1 : b_vvmfzl;\n  always @(*) begin\n    if (en_cv7d4d) q_3mhajs = d_x4tio2;\n    // other path leaves q_3mhajs unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_3mhajs' may not be assigned on all control paths."}
{"id": 1220, "label": "clean", "template_id": "clean_0", "code": "module m_43wk5y(input a_5a31vt, input b_8jhd05, output y_etesmj);\n  wire w_2msegy;\n  assign w_2msegy = a_8rloab ^ b_u7oesb;\n  assign y_mrwb9l = a_8rloab ? w_2msegy : b_u7oesb;\n  assign y_etesmj = a_5a31vt & b_8jhd05;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1221, "label": "comb_loop", "template_id": "loop_0", "code": "module m_t26mwp(output a_lwz23z, output b_1rmkaw);\n  wire w_naedjq;\n  assign w_naedjq = a_jk2rcy ^ b_xf9ft9;\n  assign y_1ik1xb = a_jk2rcy ? w_naedjq : b_xf9ft9;\n  assign a_lwz23z = b_1rmkaw;\n  assign b_1rmkaw = a_lwz23z;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1222, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_ly9u1g(input clk_v1petg, input d_itcoi3, output reg q_nbxv5z);\n  wire w_mdrmox;\n  assign w_mdrmox = a_l3xkcv ^ b_t4ha78;\n  assign y_yfsxp1 = a_l3xkcv ? w_mdrmox : b_t4ha78;\n  always @(posedge clk_v1petg) begin\n    q_nbxv5z = d_itcoi3;\n    q_nbxv5z = q_nbxv5z;\n    // extra ops using tmp_s0ob1p\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_nbxv5z'."}
{"id": 1223, "label": "latch_inference", "template_id": "latch_1", "code": "module m_l9nkz4(input en_w7vlmw, input d_zrymjg, output reg q_1mtrgn);\n  wire w_i7wbyq;\n  assign w_i7wbyq = a_05edg1 ^ b_boczki;\n  assign y_ncl0ej = a_05edg1 ? w_i7wbyq : b_boczki;\n  always @(*) begin\n    if (en_w7vlmw) q_1mtrgn = d_zrymjg;\n    // other path leaves q_1mtrgn unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_1mtrgn' may not be assigned on all control paths."}
{"id": 1224, "label": "clean", "template_id": "clean_0", "code": "module m_y8y3iq(input a_4zliro, input b_nek29a, output y_qwn3vg);\n  wire w_vulba8;\n  assign w_vulba8 = a_20qmdc ^ b_b21bjw;\n  assign y_yh9l6d = a_20qmdc ? w_vulba8 : b_b21bjw;\n  assign y_qwn3vg = a_4zliro & b_nek29a;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1225, "label": "width_mismatch", "template_id": "width_1", "code": "module m_lz7mmg(input [2:0] a_sh98uj, output [1:0] y_n5yvqb);\n  wire w_65bzpd;\n  assign w_65bzpd = a_9vn2cq ^ b_k0cprq;\n  assign y_8j4ro5 = a_9vn2cq ? w_65bzpd : b_k0cprq;\n  wire p_ag7g48;\n  assign p_ag7g48 = a_sh98uj[0];\n  assign y_n5yvqb = {p_ag7g48, a_sh98uj[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_n5yvqb'."}
{"id": 1226, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_mn429w(input clk_uzu4oc, input d_eca6jg, output reg q_za7q7u);\n  wire w_t49ak6;\n  assign w_t49ak6 = a_uhbdph ^ b_7ya17w;\n  assign y_iozvha = a_uhbdph ? w_t49ak6 : b_7ya17w;\n  always @(posedge clk_uzu4oc) begin\n    q_za7q7u = d_eca6jg;\n    q_za7q7u = q_za7q7u;\n    // extra ops using tmp_jgytho\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_za7q7u'."}
{"id": 1227, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_n6vjy4(input a_7ac24d, input b_ilah4s, input c_z2sjgg, output y_vzc1ng);\n  wire w_ypfr3j;\n  assign w_ypfr3j = a_i2sjjh ^ b_zf295j;\n  assign y_ozztw9 = a_i2sjjh ? w_ypfr3j : b_zf295j;\n  wire t_gtfnwt;\n  assign t_gtfnwt = a_7ac24d & b_ilah4s;\n  assign t_gtfnwt = (c_z2sjgg) ? a_7ac24d : b_ilah4s;\n  assign y_vzc1ng = t_gtfnwt;\nendmodule\n", "log": "Error: net 't_gtfnwt' is assigned from more than one source."}
{"id": 1228, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_px5h0f(input a_l8fm17, input b_7igi31, input c_f05mee, output y_9q49wl);\n  wire w_8pnq7y;\n  assign w_8pnq7y = a_dhfxut ^ b_3xrjq7;\n  assign y_ksj0wq = a_dhfxut ? w_8pnq7y : b_3xrjq7;\n  wire t_138g4t;\n  assign t_138g4t = a_l8fm17 & b_7igi31;\n  assign t_138g4t = c_f05mee;\n  assign y_9q49wl = t_138g4t;\nendmodule\n", "log": "Error: net 't_138g4t' is assigned from more than one source."}
{"id": 1229, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_jv8bzr(input clk_i46s6w, input d_kv4ltm, output reg q_nw4kci);\n  wire w_pow8hu;\n  assign w_pow8hu = a_cdulzf ^ b_dzcz2w;\n  assign y_fpdtna = a_cdulzf ? w_pow8hu : b_dzcz2w;\n  always @(posedge clk_i46s6w) begin\n    q_nw4kci = d_kv4ltm;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_nw4kci'."}
{"id": 1230, "label": "width_mismatch", "template_id": "width_0", "code": "module m_kxg0il(input [4:0] a_l0pgna, output [1:0] y_dgewrm);\n  wire w_u3ylv7;\n  assign w_u3ylv7 = a_89q2ma ^ b_lbyp13;\n  assign y_u18nj9 = a_89q2ma ? w_u3ylv7 : b_lbyp13;\n  assign y_dgewrm = a_l0pgna;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_dgewrm'."}
{"id": 1231, "label": "missing_default", "template_id": "case_0", "code": "module m_s2b1yn(input [1:0] sel_vf0v28, output reg y_warosi);\n  wire w_gnmti2;\n  assign w_gnmti2 = a_w5tmcn ^ b_ocl810;\n  assign y_ah4p5z = a_w5tmcn ? w_gnmti2 : b_ocl810;\n  always @(*) begin\n    case(sel_vf0v28)\n      2'b00: y_warosi = 1'b0;\n      2'b01: y_warosi = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1232, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_9or5hk(input clk_0xj60l, input d_3l4lej, output reg q_qju9tl);\n  wire w_avg98y;\n  assign w_avg98y = a_1txi4i ^ b_pg36zt;\n  assign y_p4wxrg = a_1txi4i ? w_avg98y : b_pg36zt;\n  always @(posedge clk_0xj60l) begin\n    q_qju9tl = d_3l4lej;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_qju9tl'."}
{"id": 1233, "label": "clean", "template_id": "clean_0", "code": "module m_h34xen(input a_yo6udp, input b_pdv2zf, output y_a8vgd9);\n  wire w_4y03ia;\n  assign w_4y03ia = a_4lozxp ^ b_ul8v6h;\n  assign y_75erpq = a_4lozxp ? w_4y03ia : b_ul8v6h;\n  assign y_a8vgd9 = a_yo6udp & b_pdv2zf;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1234, "label": "clean", "template_id": "clean_0", "code": "module m_kvsl5v(input a_llfxkk, input b_qukzdu, output y_ij8meu);\n  wire w_wmtofu;\n  assign w_wmtofu = a_6z79le ^ b_yx899r;\n  assign y_i59dj9 = a_6z79le ? w_wmtofu : b_yx899r;\n  assign y_ij8meu = a_llfxkk & b_qukzdu;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1235, "label": "width_mismatch", "template_id": "width_1", "code": "module m_22v8x1(input [4:0] a_q0qkds, output [2:0] y_4ewodx);\n  wire w_t36tjc;\n  assign w_t36tjc = a_i6dyek ^ b_30du8v;\n  assign y_fafi3h = a_i6dyek ? w_t36tjc : b_30du8v;\n  wire p_jyd6zz;\n  assign p_jyd6zz = a_q0qkds[0];\n  assign y_4ewodx = {p_jyd6zz, a_q0qkds[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_4ewodx'."}
{"id": 1236, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_60gg09(input clk_brua8p, input d_w1rxaz, output reg q_gd3txn);\n  wire w_7i2l0g;\n  assign w_7i2l0g = a_2ta4wv ^ b_felv1k;\n  assign y_qyntp4 = a_2ta4wv ? w_7i2l0g : b_felv1k;\n  always @(posedge clk_brua8p) begin\n    q_gd3txn = d_w1rxaz;\n    q_gd3txn = q_gd3txn;\n    // extra ops using tmp_rweytt\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_gd3txn'."}
{"id": 1237, "label": "unused_signal", "template_id": "unused_1", "code": "module m_rodpm9(input a_2xen8s, input b_tdyt00, output y_gav6cj);\n  wire w_g5zf1l;\n  assign w_g5zf1l = a_14gsuc ^ b_kqkybm;\n  assign y_ujcwta = a_14gsuc ? w_g5zf1l : b_kqkybm;\n  wire t_bpo60r;\n  assign t_bpo60r = a_2xen8s | b_tdyt00;\n  assign y_gav6cj = a_2xen8s & b_tdyt00;\nendmodule\n", "log": "Warning: declaration 't_bpo60r' does not affect outputs."}
{"id": 1238, "label": "comb_loop", "template_id": "loop_0", "code": "module m_kjn7vs(output a_1470qb, output b_8tntfn);\n  wire w_lfws0x;\n  assign w_lfws0x = a_81qwq7 ^ b_acqpaa;\n  assign y_jlgc68 = a_81qwq7 ? w_lfws0x : b_acqpaa;\n  assign a_1470qb = b_8tntfn;\n  assign b_8tntfn = a_1470qb;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1239, "label": "latch_inference", "template_id": "latch_1", "code": "module m_uumoy9(input en_c5fn1n, input d_gv1g3c, output reg q_34m3ll);\n  wire w_519q7x;\n  assign w_519q7x = a_mmny6n ^ b_4zwmjs;\n  assign y_fryrxr = a_mmny6n ? w_519q7x : b_4zwmjs;\n  always @(*) begin\n    if (en_c5fn1n) q_34m3ll = d_gv1g3c;\n    // other path leaves q_34m3ll unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_34m3ll' may not be assigned on all control paths."}
{"id": 1240, "label": "missing_default", "template_id": "case_0", "code": "module m_fcu5qt(input [1:0] sel_29fgcd, output reg y_xp6r3y);\n  wire w_wvhqcr;\n  assign w_wvhqcr = a_658xqa ^ b_6nkq2a;\n  assign y_521q32 = a_658xqa ? w_wvhqcr : b_6nkq2a;\n  always @(*) begin\n    case(sel_29fgcd)\n      2'b00: y_xp6r3y = 1'b0;\n      2'b01: y_xp6r3y = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1241, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_bqbzez(input clk_f3orm9, input d_xakbom, output reg q_fy38tu);\n  wire w_1dxejj;\n  assign w_1dxejj = a_r4li3j ^ b_hyes4z;\n  assign y_bayeom = a_r4li3j ? w_1dxejj : b_hyes4z;\n  always @(posedge clk_f3orm9) begin\n    q_fy38tu = d_xakbom;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_fy38tu'."}
{"id": 1242, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_ahu5z4(input clk_0y62l7, input d_l93fqk, output reg q_whzphz);\n  wire w_rrvi3s;\n  assign w_rrvi3s = a_o3p0k9 ^ b_hbvv0l;\n  assign y_w5q3zq = a_o3p0k9 ? w_rrvi3s : b_hbvv0l;\n  always @(posedge clk_0y62l7) begin\n    q_whzphz = d_l93fqk;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_whzphz'."}
{"id": 1243, "label": "clean", "template_id": "clean_0", "code": "module m_mhkokt(input a_t1bxyt, input b_s3f3g1, output y_czlwl1);\n  wire w_d12y2f;\n  assign w_d12y2f = a_qnydcv ^ b_6r4hvz;\n  assign y_pi4jui = a_qnydcv ? w_d12y2f : b_6r4hvz;\n  assign y_czlwl1 = a_t1bxyt & b_s3f3g1;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1244, "label": "missing_default", "template_id": "case_0", "code": "module m_yxpb44(input [1:0] sel_d4dpca, output reg y_i58kj8);\n  wire w_d9bco0;\n  assign w_d9bco0 = a_3uebob ^ b_a6jjt3;\n  assign y_41bwdj = a_3uebob ? w_d9bco0 : b_a6jjt3;\n  always @(*) begin\n    case(sel_d4dpca)\n      2'b00: y_i58kj8 = 1'b0;\n      2'b01: y_i58kj8 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1245, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_rnqjns(input clk_u6cjxp, input d_joe6ur, output reg q_e6rjqr);\n  wire w_gj5fj2;\n  assign w_gj5fj2 = a_lm94m9 ^ b_m3xqt7;\n  assign y_40s4mv = a_lm94m9 ? w_gj5fj2 : b_m3xqt7;\n  always @(posedge clk_u6cjxp) begin\n    q_e6rjqr = d_joe6ur;\n    q_e6rjqr = q_e6rjqr;\n    // extra ops using tmp_ckdg14\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_e6rjqr'."}
{"id": 1246, "label": "unused_signal", "template_id": "unused_0", "code": "module m_glnimc(input a_v8nunv, input b_h95lqg, output y_jpzbfm);\n  wire w_obiv7r;\n  assign w_obiv7r = a_8ae3s8 ^ b_yzsc9t;\n  assign y_spx4u3 = a_8ae3s8 ? w_obiv7r : b_yzsc9t;\n  wire t_q1a8zg;\n  assign y_jpzbfm = a_v8nunv & b_h95lqg;\nendmodule\n", "log": "Warning: declaration 't_q1a8zg' does not affect outputs."}
{"id": 1247, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_41kzld(input a_qtn2ne, input b_202s7j, input c_a8k98g, output y_dqk7ck);\n  wire w_0hno2i;\n  assign w_0hno2i = a_poneb7 ^ b_xiuidg;\n  assign y_mfv9hq = a_poneb7 ? w_0hno2i : b_xiuidg;\n  wire t_yhww8q;\n  assign t_yhww8q = a_qtn2ne & b_202s7j;\n  assign t_yhww8q = c_a8k98g;\n  assign y_dqk7ck = t_yhww8q;\nendmodule\n", "log": "Error: net 't_yhww8q' is assigned from more than one source."}
{"id": 1248, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_dqjun8(input clk_v2xvfd, input d_szi93l, output reg q_4jk9ac);\n  wire w_o5lxiz;\n  assign w_o5lxiz = a_77mj7i ^ b_exm3jz;\n  assign y_lg2ry3 = a_77mj7i ? w_o5lxiz : b_exm3jz;\n  always @(posedge clk_v2xvfd) begin\n    q_4jk9ac = d_szi93l;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_4jk9ac'."}
{"id": 1249, "label": "clean", "template_id": "clean_0", "code": "module m_gyqb66(input a_eowtsz, input b_r4rkd1, output y_cxxivq);\n  wire w_6d0ud9;\n  assign w_6d0ud9 = a_qfvp1o ^ b_byjg43;\n  assign y_ij012y = a_qfvp1o ? w_6d0ud9 : b_byjg43;\n  assign y_cxxivq = a_eowtsz & b_r4rkd1;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1250, "label": "width_mismatch", "template_id": "width_0", "code": "module m_y83sd6(input [2:0] a_2ikzl6, output [1:0] y_xb1uhi);\n  wire w_w85j4t;\n  assign w_w85j4t = a_e4d2xv ^ b_yovc4g;\n  assign y_020p9q = a_e4d2xv ? w_w85j4t : b_yovc4g;\n  assign y_xb1uhi = a_2ikzl6;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_xb1uhi'."}
{"id": 1251, "label": "clean", "template_id": "clean_0", "code": "module m_yfcyn7(input a_jzbw7e, input b_ck0k5s, output y_6zcic8);\n  wire w_6ok59o;\n  assign w_6ok59o = a_ex20us ^ b_cziid1;\n  assign y_x44gr8 = a_ex20us ? w_6ok59o : b_cziid1;\n  assign y_6zcic8 = a_jzbw7e & b_ck0k5s;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1252, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_prj49i(a_ybk7ld, b_jemtmk, y_1op92s) input a_ybk7ld, b_jemtmk; output y_1op92s assign y_1op92s = a_ybk7ld | b_jemtmk; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1253, "label": "width_mismatch", "template_id": "width_1", "code": "module m_lrvysy(input [15:0] a_qgwruy, output [2:0] y_fe0g61);\n  wire w_2g7q1h;\n  assign w_2g7q1h = a_gqk1qk ^ b_sp8ll1;\n  assign y_flefym = a_gqk1qk ? w_2g7q1h : b_sp8ll1;\n  wire p_m8iljg;\n  assign p_m8iljg = a_qgwruy[0];\n  assign y_fe0g61 = {p_m8iljg, a_qgwruy[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_fe0g61'."}
{"id": 1254, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_qkg6mt(input a_scsnor, input b_wg093a, input c_1autwp, output y_92eok7);\n  wire w_3cmjbp;\n  assign w_3cmjbp = a_webynq ^ b_222pnv;\n  assign y_v0toir = a_webynq ? w_3cmjbp : b_222pnv;\n  wire t_ul2l7a;\n  assign t_ul2l7a = a_scsnor & b_wg093a;\n  assign t_ul2l7a = c_1autwp;\n  assign y_92eok7 = t_ul2l7a;\nendmodule\n", "log": "Error: net 't_ul2l7a' is assigned from more than one source."}
{"id": 1255, "label": "unused_signal", "template_id": "unused_1", "code": "module m_eait9h(input a_ruxpdv, input b_u9hbli, output y_58npii);\n  wire w_islted;\n  assign w_islted = a_ay6l97 ^ b_xdvi3m;\n  assign y_yre34l = a_ay6l97 ? w_islted : b_xdvi3m;\n  wire t_vkjsgs;\n  assign t_vkjsgs = a_ruxpdv | b_u9hbli;\n  assign y_58npii = a_ruxpdv & b_u9hbli;\nendmodule\n", "log": "Warning: declaration 't_vkjsgs' does not affect outputs."}
{"id": 1256, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_gew45r(input clk_03yuuo, input d_hygqv1, output reg q_o43t9r);\n  wire w_svfv1o;\n  assign w_svfv1o = a_k0w329 ^ b_xf7ajd;\n  assign y_twxz84 = a_k0w329 ? w_svfv1o : b_xf7ajd;\n  always @(posedge clk_03yuuo) begin\n    q_o43t9r = d_hygqv1;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_o43t9r'."}
{"id": 1257, "label": "missing_default", "template_id": "case_1", "code": "module m_zi551a(input [1:0] sel_z5yp66, output reg y_11j3bt);\n  wire w_udw0po;\n  assign w_udw0po = a_ck49r4 ^ b_tv1iw2;\n  assign y_wncp2r = a_ck49r4 ? w_udw0po : b_tv1iw2;\n  always @(*) begin\n    case(sel_z5yp66)\n      2'b00: y_11j3bt = 1'b0;\n      2'b01: y_11j3bt = 1'b1;\n      2'b10: y_11j3bt = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1258, "label": "width_mismatch", "template_id": "width_1", "code": "module m_l1dih3(input [15:0] a_th3v7p, output [2:0] y_n7ck48);\n  wire w_p5vszn;\n  assign w_p5vszn = a_4jaq0z ^ b_4u3xk5;\n  assign y_sgj436 = a_4jaq0z ? w_p5vszn : b_4u3xk5;\n  wire p_98fjob;\n  assign p_98fjob = a_th3v7p[0];\n  assign y_n7ck48 = {p_98fjob, a_th3v7p[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_n7ck48'."}
{"id": 1259, "label": "width_mismatch", "template_id": "width_1", "code": "module m_nkqo2s(input [3:0] a_eznyc5, output [2:0] y_moigq8);\n  wire w_n3u8r2;\n  assign w_n3u8r2 = a_itoliw ^ b_960aqt;\n  assign y_dhi57c = a_itoliw ? w_n3u8r2 : b_960aqt;\n  wire p_bs7r0s;\n  assign p_bs7r0s = a_eznyc5[0];\n  assign y_moigq8 = {p_bs7r0s, a_eznyc5[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_moigq8'."}
{"id": 1260, "label": "latch_inference", "template_id": "latch_1", "code": "module m_s9eqmi(input en_mm1iug, input d_va61jh, output reg q_538mck);\n  wire w_xj4c62;\n  assign w_xj4c62 = a_nrasyn ^ b_ryzdwb;\n  assign y_2xzhdi = a_nrasyn ? w_xj4c62 : b_ryzdwb;\n  always @(*) begin\n    if (en_mm1iug) q_538mck = d_va61jh;\n    // other path leaves q_538mck unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_538mck' may not be assigned on all control paths."}
{"id": 1261, "label": "clean", "template_id": "clean_0", "code": "module m_3wjoe7(input a_bgrw6t, input b_2r2wvj, output y_1iwrcn);\n  wire w_kkuv5n;\n  assign w_kkuv5n = a_7ud76f ^ b_t10io3;\n  assign y_ikiiph = a_7ud76f ? w_kkuv5n : b_t10io3;\n  assign y_1iwrcn = a_bgrw6t & b_2r2wvj;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1262, "label": "unused_signal", "template_id": "unused_1", "code": "module m_oq7snw(input a_wdiadf, input b_y90kaq, output y_ehpp6j);\n  wire w_ucmc55;\n  assign w_ucmc55 = a_tsv46o ^ b_f1z6fp;\n  assign y_2rwq5a = a_tsv46o ? w_ucmc55 : b_f1z6fp;\n  wire t_fzwsmc;\n  assign t_fzwsmc = a_wdiadf | b_y90kaq;\n  assign y_ehpp6j = a_wdiadf & b_y90kaq;\nendmodule\n", "log": "Warning: declaration 't_fzwsmc' does not affect outputs."}
{"id": 1263, "label": "missing_default", "template_id": "case_1", "code": "module m_yanym9(input [1:0] sel_uu13m3, output reg y_ewtd8p);\n  wire w_o1z02l;\n  assign w_o1z02l = a_mg0c6h ^ b_g7svep;\n  assign y_ff5eji = a_mg0c6h ? w_o1z02l : b_g7svep;\n  always @(*) begin\n    case(sel_uu13m3)\n      2'b00: y_ewtd8p = 1'b0;\n      2'b01: y_ewtd8p = 1'b1;\n      2'b10: y_ewtd8p = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1264, "label": "clean", "template_id": "clean_0", "code": "module m_d2b69l(input a_8gznji, input b_qz7ytm, output y_bad96g);\n  wire w_esm1po;\n  assign w_esm1po = a_765d1l ^ b_ccao2z;\n  assign y_l5r50m = a_765d1l ? w_esm1po : b_ccao2z;\n  assign y_bad96g = a_8gznji & b_qz7ytm;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1265, "label": "unused_signal", "template_id": "unused_0", "code": "module m_m84mcp(input a_7mcmdu, input b_rh1zmx, output y_bdo298);\n  wire w_ejrhtm;\n  assign w_ejrhtm = a_z8xrb0 ^ b_qril11;\n  assign y_05h1de = a_z8xrb0 ? w_ejrhtm : b_qril11;\n  wire t_4mk7vc;\n  assign y_bdo298 = a_7mcmdu & b_rh1zmx;\nendmodule\n", "log": "Warning: declaration 't_4mk7vc' does not affect outputs."}
{"id": 1266, "label": "width_mismatch", "template_id": "width_1", "code": "module m_nudnw7(input [15:0] a_1501u4, output [0:0] y_umlh3r);\n  wire w_u7d5i3;\n  assign w_u7d5i3 = a_uxvju2 ^ b_sbu6qz;\n  assign y_fbo213 = a_uxvju2 ? w_u7d5i3 : b_sbu6qz;\n  wire p_zltc9c;\n  assign p_zltc9c = a_1501u4[0];\n  assign y_umlh3r = {p_zltc9c, a_1501u4[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_umlh3r'."}
{"id": 1267, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_ztu8dy(input a_s40nlg, input b_hxfyls, input c_j9qhyz, output y_kux9po);\n  wire w_9d1ctr;\n  assign w_9d1ctr = a_y9qnmk ^ b_7tfeyw;\n  assign y_q5c403 = a_y9qnmk ? w_9d1ctr : b_7tfeyw;\n  wire t_pltcni;\n  assign t_pltcni = a_s40nlg & b_hxfyls;\n  assign t_pltcni = c_j9qhyz;\n  assign y_kux9po = t_pltcni;\nendmodule\n", "log": "Error: net 't_pltcni' is assigned from more than one source."}
{"id": 1268, "label": "clean", "template_id": "clean_0", "code": "module m_rg8w3o(input a_dgd23a, input b_ogm8yt, output y_b6kp1r);\n  wire w_38ywx2;\n  assign w_38ywx2 = a_yihmgt ^ b_yng4zy;\n  assign y_r2ilmd = a_yihmgt ? w_38ywx2 : b_yng4zy;\n  assign y_b6kp1r = a_dgd23a & b_ogm8yt;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1269, "label": "width_mismatch", "template_id": "width_0", "code": "module m_xy88n1(input [3:0] a_c0zunk, output [2:0] y_kchjlc);\n  wire w_wdf2vl;\n  assign w_wdf2vl = a_pi0ddp ^ b_7w2uja;\n  assign y_s8gofe = a_pi0ddp ? w_wdf2vl : b_7w2uja;\n  assign y_kchjlc = a_c0zunk;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_kchjlc'."}
{"id": 1270, "label": "unused_signal", "template_id": "unused_1", "code": "module m_ejaaq6(input a_1t58uf, input b_zmwscb, output y_v1b44j);\n  wire w_sf715d;\n  assign w_sf715d = a_y70cu1 ^ b_409otj;\n  assign y_zpk1np = a_y70cu1 ? w_sf715d : b_409otj;\n  wire t_d5zdp8;\n  assign t_d5zdp8 = a_1t58uf | b_zmwscb;\n  assign y_v1b44j = a_1t58uf & b_zmwscb;\nendmodule\n", "log": "Warning: declaration 't_d5zdp8' does not affect outputs."}
{"id": 1271, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_ne05rz(a_1jvd3v, b_w1kllr, y_d8guf6) input a_1jvd3v, b_w1kllr; output y_d8guf6 assign y_d8guf6 = a_1jvd3v | b_w1kllr; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1272, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_7k83ie(input a_i8jg2k, input b_fi5pt9, input c_1wm4t6, output y_1jzlc9);\n  wire w_glvxja;\n  assign w_glvxja = a_9a8t7s ^ b_lh31ec;\n  assign y_cpw869 = a_9a8t7s ? w_glvxja : b_lh31ec;\n  wire t_z2dmhm;\n  assign t_z2dmhm = a_i8jg2k & b_fi5pt9;\n  assign t_z2dmhm = (c_1wm4t6) ? a_i8jg2k : b_fi5pt9;\n  assign y_1jzlc9 = t_z2dmhm;\nendmodule\n", "log": "Error: net 't_z2dmhm' is assigned from more than one source."}
{"id": 1273, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_jkvtdm(input a_t6288w, input b_f0psw5, input c_124r60, output y_8j5iqv);\n  wire w_jc1duc;\n  assign w_jc1duc = a_nkk17d ^ b_g8sv9z;\n  assign y_64lpqc = a_nkk17d ? w_jc1duc : b_g8sv9z;\n  wire t_7uu9a3;\n  assign t_7uu9a3 = a_t6288w & b_f0psw5;\n  assign t_7uu9a3 = (c_124r60) ? a_t6288w : b_f0psw5;\n  assign y_8j5iqv = t_7uu9a3;\nendmodule\n", "log": "Error: net 't_7uu9a3' is assigned from more than one source."}
{"id": 1274, "label": "clean", "template_id": "clean_0", "code": "module m_cz6qzf(input a_4j9nro, input b_si88o8, output y_93d67r);\n  wire w_j7x2gs;\n  assign w_j7x2gs = a_mvpsth ^ b_ggeuku;\n  assign y_y2rxbc = a_mvpsth ? w_j7x2gs : b_ggeuku;\n  assign y_93d67r = a_4j9nro & b_si88o8;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1275, "label": "clean", "template_id": "clean_0", "code": "module m_wn6mlh(input a_6nvs3v, input b_t274ze, output y_cuvhi7);\n  wire w_8i5k4e;\n  assign w_8i5k4e = a_ptyww7 ^ b_2troyr;\n  assign y_cdxpf5 = a_ptyww7 ? w_8i5k4e : b_2troyr;\n  assign y_cuvhi7 = a_6nvs3v & b_t274ze;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1276, "label": "width_mismatch", "template_id": "width_0", "code": "module m_03fqrg(input [2:0] a_yh52oo, output [1:0] y_gshqxy);\n  wire w_zruoey;\n  assign w_zruoey = a_26r4f1 ^ b_bravnp;\n  assign y_nu2l7f = a_26r4f1 ? w_zruoey : b_bravnp;\n  assign y_gshqxy = a_yh52oo;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_gshqxy'."}
{"id": 1277, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_qltnp1(a_8q4j8g, b_j42gbm, y_rwwpxi) input a_8q4j8g, b_j42gbm; output y_rwwpxi assign y_rwwpxi = a_8q4j8g | b_j42gbm; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1278, "label": "width_mismatch", "template_id": "width_1", "code": "module m_yjlm65(input [4:0] a_cm88t1, output [2:0] y_aufrp3);\n  wire w_jqjf4x;\n  assign w_jqjf4x = a_wb5pxf ^ b_sbi2hq;\n  assign y_ibxzvl = a_wb5pxf ? w_jqjf4x : b_sbi2hq;\n  wire p_3k4oxr;\n  assign p_3k4oxr = a_cm88t1[0];\n  assign y_aufrp3 = {p_3k4oxr, a_cm88t1[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_aufrp3'."}
{"id": 1279, "label": "clean", "template_id": "clean_0", "code": "module m_vx5w7a(input a_vgblaw, input b_070cx4, output y_eemb3c);\n  wire w_kz3gb8;\n  assign w_kz3gb8 = a_4p9l90 ^ b_xaa7me;\n  assign y_bbssps = a_4p9l90 ? w_kz3gb8 : b_xaa7me;\n  assign y_eemb3c = a_vgblaw & b_070cx4;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1280, "label": "width_mismatch", "template_id": "width_1", "code": "module m_0t5e29(input [3:0] a_njrljz, output [1:0] y_7v4yo8);\n  wire w_ijpugo;\n  assign w_ijpugo = a_30jvda ^ b_pkqenf;\n  assign y_nd39ft = a_30jvda ? w_ijpugo : b_pkqenf;\n  wire p_qutqpa;\n  assign p_qutqpa = a_njrljz[0];\n  assign y_7v4yo8 = {p_qutqpa, a_njrljz[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_7v4yo8'."}
{"id": 1281, "label": "latch_inference", "template_id": "latch_1", "code": "module m_p7mrmr(input en_fjibel, input d_n6c08o, output reg q_9rwpxi);\n  wire w_45lxqu;\n  assign w_45lxqu = a_4vkfch ^ b_u2oxn5;\n  assign y_8tzhs2 = a_4vkfch ? w_45lxqu : b_u2oxn5;\n  always @(*) begin\n    if (en_fjibel) q_9rwpxi = d_n6c08o;\n    // other path leaves q_9rwpxi unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_9rwpxi' may not be assigned on all control paths."}
{"id": 1282, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_m5ccfu(input clk_ksjfkj, input d_akke1m, output reg q_16bxzy);\n  wire w_z6tibl;\n  assign w_z6tibl = a_moe625 ^ b_p0enj1;\n  assign y_tqpety = a_moe625 ? w_z6tibl : b_p0enj1;\n  always @(posedge clk_ksjfkj) begin\n    q_16bxzy = d_akke1m;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_16bxzy'."}
{"id": 1283, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_itw7x8(input clk_aqmxjh, input d_rt10hp, output reg q_hw435e);\n  wire w_tuwpt3;\n  assign w_tuwpt3 = a_fistga ^ b_83i8d3;\n  assign y_pfoxqg = a_fistga ? w_tuwpt3 : b_83i8d3;\n  always @(posedge clk_aqmxjh) begin\n    q_hw435e = d_rt10hp;\n    q_hw435e = q_hw435e;\n    // extra ops using tmp_nnw2zt\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_hw435e'."}
{"id": 1284, "label": "missing_default", "template_id": "case_0", "code": "module m_3e4soz(input [1:0] sel_8uiazi, output reg y_jeet51);\n  wire w_8yarfs;\n  assign w_8yarfs = a_pyo7m0 ^ b_pu5ali;\n  assign y_hee972 = a_pyo7m0 ? w_8yarfs : b_pu5ali;\n  always @(*) begin\n    case(sel_8uiazi)\n      2'b00: y_jeet51 = 1'b0;\n      2'b01: y_jeet51 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1285, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_a8y15w(input clk_yn66rd, input d_lfzrf7, output reg q_9k03wc);\n  wire w_gscm8s;\n  assign w_gscm8s = a_rorfpx ^ b_x8gpjn;\n  assign y_kood6h = a_rorfpx ? w_gscm8s : b_x8gpjn;\n  always @(posedge clk_yn66rd) begin\n    q_9k03wc = d_lfzrf7;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_9k03wc'."}
{"id": 1286, "label": "missing_default", "template_id": "case_0", "code": "module m_83jhxb(input [1:0] sel_ftki26, output reg y_c7rmpy);\n  wire w_1emjxv;\n  assign w_1emjxv = a_79psw8 ^ b_y2efte;\n  assign y_mg3bv5 = a_79psw8 ? w_1emjxv : b_y2efte;\n  always @(*) begin\n    case(sel_ftki26)\n      2'b00: y_c7rmpy = 1'b0;\n      2'b01: y_c7rmpy = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1287, "label": "latch_inference", "template_id": "latch_0", "code": "module m_63frc5(input en_gzn1b8, input d_9njshq, output reg q_iynkog);\n  wire w_gya232;\n  assign w_gya232 = a_kgrl3z ^ b_z5c4nm;\n  assign y_zbmgcp = a_kgrl3z ? w_gya232 : b_z5c4nm;\n  always @(*) begin\n    if (en_gzn1b8) q_iynkog = d_9njshq;\n  end\nendmodule\n", "log": "Warning: signal 'q_iynkog' may not be assigned on all control paths."}
{"id": 1288, "label": "clean", "template_id": "clean_0", "code": "module m_nxqxbw(input a_nw2wdd, input b_0pwxg7, output y_1dckq5);\n  wire w_tvs49t;\n  assign w_tvs49t = a_djtgz2 ^ b_w634df;\n  assign y_tx1phj = a_djtgz2 ? w_tvs49t : b_w634df;\n  assign y_1dckq5 = a_nw2wdd & b_0pwxg7;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1289, "label": "comb_loop", "template_id": "loop_1", "code": "module m_h882t3(output a_07dlvk, output b_97be2m);\n  wire w_b74gen;\n  assign w_b74gen = a_zwzavn ^ b_92y2w0;\n  assign y_01bpr1 = a_zwzavn ? w_b74gen : b_92y2w0;\n  wire x_oj80iu;\n  assign x_oj80iu = a_07dlvk;\n  assign a_07dlvk = b_97be2m;\n  assign b_97be2m = x_oj80iu;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1290, "label": "width_mismatch", "template_id": "width_0", "code": "module m_p79g0u(input [3:0] a_j1aqci, output [2:0] y_fdd2ov);\n  wire w_ogcf42;\n  assign w_ogcf42 = a_plu38y ^ b_kww08s;\n  assign y_oeul64 = a_plu38y ? w_ogcf42 : b_kww08s;\n  assign y_fdd2ov = a_j1aqci;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_fdd2ov'."}
{"id": 1291, "label": "clean", "template_id": "clean_0", "code": "module m_08wdl6(input a_ndg799, input b_rqhq25, output y_9c0d7n);\n  wire w_exhjus;\n  assign w_exhjus = a_nz5yzm ^ b_6iwgm2;\n  assign y_lcgony = a_nz5yzm ? w_exhjus : b_6iwgm2;\n  assign y_9c0d7n = a_ndg799 & b_rqhq25;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1292, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_c03c2z(input clk_pwjok1, input d_k4orx4, output reg q_gjo3je);\n  wire w_9i2ibn;\n  assign w_9i2ibn = a_t0mht2 ^ b_syrnye;\n  assign y_n7pasw = a_t0mht2 ? w_9i2ibn : b_syrnye;\n  always @(posedge clk_pwjok1) begin\n    q_gjo3je = d_k4orx4;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_gjo3je'."}
{"id": 1293, "label": "unused_signal", "template_id": "unused_0", "code": "module m_ne4ybe(input a_gxfq75, input b_hlaq01, output y_t9sgnu);\n  wire w_ni195u;\n  assign w_ni195u = a_auwra4 ^ b_bgjtbj;\n  assign y_feif5h = a_auwra4 ? w_ni195u : b_bgjtbj;\n  wire t_7z4uwi;\n  assign y_t9sgnu = a_gxfq75 & b_hlaq01;\nendmodule\n", "log": "Warning: declaration 't_7z4uwi' does not affect outputs."}
{"id": 1294, "label": "latch_inference", "template_id": "latch_1", "code": "module m_04ndzf(input en_g668yv, input d_61eab3, output reg q_2patig);\n  wire w_s0zxzg;\n  assign w_s0zxzg = a_7ll7pz ^ b_85kbws;\n  assign y_f7t8kv = a_7ll7pz ? w_s0zxzg : b_85kbws;\n  always @(*) begin\n    if (en_g668yv) q_2patig = d_61eab3;\n    // other path leaves q_2patig unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_2patig' may not be assigned on all control paths."}
{"id": 1295, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_4yu4um(input a_rkm0cf, input b_lfl7vf, input c_00hnyo, output y_hvja1l);\n  wire w_az3su0;\n  assign w_az3su0 = a_e8vz00 ^ b_boxqtw;\n  assign y_tci3rz = a_e8vz00 ? w_az3su0 : b_boxqtw;\n  wire t_i5uuyg;\n  assign t_i5uuyg = a_rkm0cf & b_lfl7vf;\n  assign t_i5uuyg = (c_00hnyo) ? a_rkm0cf : b_lfl7vf;\n  assign y_hvja1l = t_i5uuyg;\nendmodule\n", "log": "Error: net 't_i5uuyg' is assigned from more than one source."}
{"id": 1296, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_lhr0qv(a_6fmhae, b_0nium6, y_gvjm0u) input a_6fmhae, b_0nium6; output y_gvjm0u assign y_gvjm0u = a_6fmhae | b_0nium6; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1297, "label": "clean", "template_id": "clean_0", "code": "module m_gm5s07(input a_8fjg49, input b_675897, output y_6lea2l);\n  wire w_k0kd0h;\n  assign w_k0kd0h = a_v0qqxe ^ b_k7lb6j;\n  assign y_0wbbkz = a_v0qqxe ? w_k0kd0h : b_k7lb6j;\n  assign y_6lea2l = a_8fjg49 & b_675897;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1298, "label": "unused_signal", "template_id": "unused_0", "code": "module m_s1pu63(input a_ryrxid, input b_czbtj0, output y_vh3346);\n  wire w_soik03;\n  assign w_soik03 = a_i2o6g5 ^ b_q14nba;\n  assign y_oa30tp = a_i2o6g5 ? w_soik03 : b_q14nba;\n  wire t_cykc3g;\n  assign y_vh3346 = a_ryrxid & b_czbtj0;\nendmodule\n", "log": "Warning: declaration 't_cykc3g' does not affect outputs."}
{"id": 1299, "label": "comb_loop", "template_id": "loop_1", "code": "module m_d92s8h(output a_p8w8g3, output b_0yr3qy);\n  wire w_yzudxs;\n  assign w_yzudxs = a_cxkivi ^ b_b7ghdd;\n  assign y_em5paq = a_cxkivi ? w_yzudxs : b_b7ghdd;\n  wire x_s1qw3s;\n  assign x_s1qw3s = a_p8w8g3;\n  assign a_p8w8g3 = b_0yr3qy;\n  assign b_0yr3qy = x_s1qw3s;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1300, "label": "clean", "template_id": "clean_0", "code": "module m_hcj08n(input a_ro2vaa, input b_x9cwkm, output y_djo4ei);\n  wire w_c1kcrl;\n  assign w_c1kcrl = a_8oj400 ^ b_14amt9;\n  assign y_zx6gix = a_8oj400 ? w_c1kcrl : b_14amt9;\n  assign y_djo4ei = a_ro2vaa & b_x9cwkm;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1301, "label": "missing_default", "template_id": "case_0", "code": "module m_th1w1v(input [1:0] sel_yxccos, output reg y_mdnss3);\n  wire w_591wgg;\n  assign w_591wgg = a_77uwos ^ b_ms18ql;\n  assign y_g9t8zw = a_77uwos ? w_591wgg : b_ms18ql;\n  always @(*) begin\n    case(sel_yxccos)\n      2'b00: y_mdnss3 = 1'b0;\n      2'b01: y_mdnss3 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1302, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_lb3ae2(input clk_o0b7a4, input d_uhgvqu, output reg q_80oowc);\n  wire w_5mhbwt;\n  assign w_5mhbwt = a_hbur5e ^ b_ybgnww;\n  assign y_dkck4t = a_hbur5e ? w_5mhbwt : b_ybgnww;\n  always @(posedge clk_o0b7a4) begin\n    q_80oowc = d_uhgvqu;\n    q_80oowc = q_80oowc;\n    // extra ops using tmp_xj43ad\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_80oowc'."}
{"id": 1303, "label": "clean", "template_id": "clean_0", "code": "module m_fmaday(input a_jxro6t, input b_zu1gkw, output y_evs3u7);\n  wire w_ea96nl;\n  assign w_ea96nl = a_fwwown ^ b_ft9adb;\n  assign y_7vsnth = a_fwwown ? w_ea96nl : b_ft9adb;\n  assign y_evs3u7 = a_jxro6t & b_zu1gkw;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1304, "label": "clean", "template_id": "clean_0", "code": "module m_7k0hgr(input a_o4wxah, input b_rr8cym, output y_wrah64);\n  wire w_b7et4u;\n  assign w_b7et4u = a_yb1v4k ^ b_umwd5y;\n  assign y_lsu5m9 = a_yb1v4k ? w_b7et4u : b_umwd5y;\n  assign y_wrah64 = a_o4wxah & b_rr8cym;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1305, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_mwwlgw(input a_cdswqr, b_2a96bk output y_00nszs); assign y_00nszs = a_cdswqr & b_2a96bk endmodule", "log": "Error: parse failed near port list."}
{"id": 1306, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_n7wyrh(input a_qf3y6k, input b_48kc3z, input c_xk6yc4, output y_fwf3h7);\n  wire w_8hb52y;\n  assign w_8hb52y = a_z3vsae ^ b_4n15e9;\n  assign y_ry1szy = a_z3vsae ? w_8hb52y : b_4n15e9;\n  wire t_qxv481;\n  assign t_qxv481 = a_qf3y6k & b_48kc3z;\n  assign t_qxv481 = (c_xk6yc4) ? a_qf3y6k : b_48kc3z;\n  assign y_fwf3h7 = t_qxv481;\nendmodule\n", "log": "Error: net 't_qxv481' is assigned from more than one source."}
{"id": 1307, "label": "latch_inference", "template_id": "latch_1", "code": "module m_i8gryi(input en_fzze87, input d_u5dzcz, output reg q_kilocb);\n  wire w_5hz3me;\n  assign w_5hz3me = a_ts801g ^ b_z612zk;\n  assign y_vqbdt8 = a_ts801g ? w_5hz3me : b_z612zk;\n  always @(*) begin\n    if (en_fzze87) q_kilocb = d_u5dzcz;\n    // other path leaves q_kilocb unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_kilocb' may not be assigned on all control paths."}
{"id": 1308, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_a76k6o(input a_y4cepg, b_qak09d output y_52usr1); assign y_52usr1 = a_y4cepg & b_qak09d endmodule", "log": "Error: parse failed near port list."}
{"id": 1309, "label": "unused_signal", "template_id": "unused_0", "code": "module m_dpkfaz(input a_chpior, input b_2tcxg8, output y_t77454);\n  wire w_917iku;\n  assign w_917iku = a_es240j ^ b_kd97wc;\n  assign y_q02yq0 = a_es240j ? w_917iku : b_kd97wc;\n  wire t_3luqw2;\n  assign y_t77454 = a_chpior & b_2tcxg8;\nendmodule\n", "log": "Warning: declaration 't_3luqw2' does not affect outputs."}
{"id": 1310, "label": "clean", "template_id": "clean_0", "code": "module m_ah1uzh(input a_ifytrz, input b_gb75sn, output y_po6o81);\n  wire w_1vxqrw;\n  assign w_1vxqrw = a_xxvfgm ^ b_hjk601;\n  assign y_dy4n0u = a_xxvfgm ? w_1vxqrw : b_hjk601;\n  assign y_po6o81 = a_ifytrz & b_gb75sn;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1311, "label": "missing_default", "template_id": "case_1", "code": "module m_taski6(input [1:0] sel_79fsvp, output reg y_gpxrbl);\n  wire w_5iylef;\n  assign w_5iylef = a_k1kkq6 ^ b_v960pr;\n  assign y_circh7 = a_k1kkq6 ? w_5iylef : b_v960pr;\n  always @(*) begin\n    case(sel_79fsvp)\n      2'b00: y_gpxrbl = 1'b0;\n      2'b01: y_gpxrbl = 1'b1;\n      2'b10: y_gpxrbl = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1312, "label": "clean", "template_id": "clean_0", "code": "module m_6xra20(input a_jogpbc, input b_eb21ll, output y_f73c9g);\n  wire w_cz4hvu;\n  assign w_cz4hvu = a_ys5of5 ^ b_gopm9n;\n  assign y_3mmmim = a_ys5of5 ? w_cz4hvu : b_gopm9n;\n  assign y_f73c9g = a_jogpbc & b_eb21ll;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1313, "label": "comb_loop", "template_id": "loop_0", "code": "module m_jds54u(output a_y2fbr4, output b_0bcwd3);\n  wire w_e9t3da;\n  assign w_e9t3da = a_e5sp50 ^ b_7wlj73;\n  assign y_ksalgo = a_e5sp50 ? w_e9t3da : b_7wlj73;\n  assign a_y2fbr4 = b_0bcwd3;\n  assign b_0bcwd3 = a_y2fbr4;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1314, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_ag0cgy(input a_vj83ko, input b_gnis0e, input c_wrub71, output y_hbaoct);\n  wire w_ul19rk;\n  assign w_ul19rk = a_p4pqad ^ b_csbkvd;\n  assign y_jse32p = a_p4pqad ? w_ul19rk : b_csbkvd;\n  wire t_a3b7ez;\n  assign t_a3b7ez = a_vj83ko & b_gnis0e;\n  assign t_a3b7ez = c_wrub71;\n  assign y_hbaoct = t_a3b7ez;\nendmodule\n", "log": "Error: net 't_a3b7ez' is assigned from more than one source."}
{"id": 1315, "label": "missing_default", "template_id": "case_0", "code": "module m_3e39ur(input [1:0] sel_fsudm7, output reg y_06uduu);\n  wire w_s38nnm;\n  assign w_s38nnm = a_3vm6hf ^ b_sexarr;\n  assign y_zrzxb7 = a_3vm6hf ? w_s38nnm : b_sexarr;\n  always @(*) begin\n    case(sel_fsudm7)\n      2'b00: y_06uduu = 1'b0;\n      2'b01: y_06uduu = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1316, "label": "clean", "template_id": "clean_0", "code": "module m_n1846o(input a_chru13, input b_ddwdg3, output y_qk2hbx);\n  wire w_4cq1e7;\n  assign w_4cq1e7 = a_tvzz76 ^ b_h2uv45;\n  assign y_wp0gzh = a_tvzz76 ? w_4cq1e7 : b_h2uv45;\n  assign y_qk2hbx = a_chru13 & b_ddwdg3;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1317, "label": "width_mismatch", "template_id": "width_0", "code": "module m_hirtkf(input [15:0] a_nd7enf, output [3:0] y_w3pk1c);\n  wire w_flsfwa;\n  assign w_flsfwa = a_99puqy ^ b_hv3iry;\n  assign y_fnrwjl = a_99puqy ? w_flsfwa : b_hv3iry;\n  assign y_w3pk1c = a_nd7enf;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_w3pk1c'."}
{"id": 1318, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_swlv6i(input a_h4gn5l, input b_6sbdnz, input c_8i95dr, output y_ii7i33);\n  wire w_jt08q2;\n  assign w_jt08q2 = a_8y1l94 ^ b_i3makw;\n  assign y_nxk3k7 = a_8y1l94 ? w_jt08q2 : b_i3makw;\n  wire t_ps16xa;\n  assign t_ps16xa = a_h4gn5l & b_6sbdnz;\n  assign t_ps16xa = c_8i95dr;\n  assign y_ii7i33 = t_ps16xa;\nendmodule\n", "log": "Error: net 't_ps16xa' is assigned from more than one source."}
{"id": 1319, "label": "latch_inference", "template_id": "latch_0", "code": "module m_y84qzl(input en_1cyvzp, input d_23gqdf, output reg q_s3f1e5);\n  wire w_tpk3zf;\n  assign w_tpk3zf = a_9pxd9e ^ b_atniiq;\n  assign y_glw8wj = a_9pxd9e ? w_tpk3zf : b_atniiq;\n  always @(*) begin\n    if (en_1cyvzp) q_s3f1e5 = d_23gqdf;\n  end\nendmodule\n", "log": "Warning: signal 'q_s3f1e5' may not be assigned on all control paths."}
{"id": 1320, "label": "latch_inference", "template_id": "latch_1", "code": "module m_74fasy(input en_e54qxq, input d_oz8bc5, output reg q_z0huvh);\n  wire w_lk2z9j;\n  assign w_lk2z9j = a_243qhk ^ b_8mj40m;\n  assign y_jgjd2f = a_243qhk ? w_lk2z9j : b_8mj40m;\n  always @(*) begin\n    if (en_e54qxq) q_z0huvh = d_oz8bc5;\n    // other path leaves q_z0huvh unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_z0huvh' may not be assigned on all control paths."}
{"id": 1321, "label": "missing_default", "template_id": "case_1", "code": "module m_vp9teu(input [1:0] sel_2wdcp3, output reg y_mkybgw);\n  wire w_ifzui1;\n  assign w_ifzui1 = a_jo0tq5 ^ b_oizxp1;\n  assign y_838sak = a_jo0tq5 ? w_ifzui1 : b_oizxp1;\n  always @(*) begin\n    case(sel_2wdcp3)\n      2'b00: y_mkybgw = 1'b0;\n      2'b01: y_mkybgw = 1'b1;\n      2'b10: y_mkybgw = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1322, "label": "clean", "template_id": "clean_0", "code": "module m_k4shiv(input a_4slo94, input b_ithcm6, output y_1tn7sx);\n  wire w_a3xsw3;\n  assign w_a3xsw3 = a_5woaht ^ b_nnaq8d;\n  assign y_04iee7 = a_5woaht ? w_a3xsw3 : b_nnaq8d;\n  assign y_1tn7sx = a_4slo94 & b_ithcm6;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1323, "label": "clean", "template_id": "clean_0", "code": "module m_e0m6ij(input a_expiln, input b_3djdz5, output y_a2o1sv);\n  wire w_grnqqj;\n  assign w_grnqqj = a_0mr7ul ^ b_t4rxrn;\n  assign y_zjdpib = a_0mr7ul ? w_grnqqj : b_t4rxrn;\n  assign y_a2o1sv = a_expiln & b_3djdz5;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1324, "label": "clean", "template_id": "clean_0", "code": "module m_ay0n7v(input a_hpuuqw, input b_5m2nfc, output y_if0t0z);\n  wire w_4rl4ir;\n  assign w_4rl4ir = a_finpcu ^ b_oohe49;\n  assign y_dyzutc = a_finpcu ? w_4rl4ir : b_oohe49;\n  assign y_if0t0z = a_hpuuqw & b_5m2nfc;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1325, "label": "missing_default", "template_id": "case_0", "code": "module m_hkjp98(input [1:0] sel_6uh9j4, output reg y_7kpbgb);\n  wire w_joaipi;\n  assign w_joaipi = a_shwe81 ^ b_3g7w6j;\n  assign y_u3ksll = a_shwe81 ? w_joaipi : b_3g7w6j;\n  always @(*) begin\n    case(sel_6uh9j4)\n      2'b00: y_7kpbgb = 1'b0;\n      2'b01: y_7kpbgb = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1326, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_ixd3au(input a_zx0xtq, b_eju5l9 output y_nch8xv); assign y_nch8xv = a_zx0xtq & b_eju5l9 endmodule", "log": "Error: parse failed near port list."}
{"id": 1327, "label": "comb_loop", "template_id": "loop_0", "code": "module m_u71yjm(output a_dbell8, output b_zaa57k);\n  wire w_kjpcbs;\n  assign w_kjpcbs = a_7nz6kt ^ b_nu6yj7;\n  assign y_5iyxsb = a_7nz6kt ? w_kjpcbs : b_nu6yj7;\n  assign a_dbell8 = b_zaa57k;\n  assign b_zaa57k = a_dbell8;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1328, "label": "width_mismatch", "template_id": "width_1", "code": "module m_hy7p3i(input [4:0] a_pjdc54, output [0:0] y_cuaqxq);\n  wire w_6nysum;\n  assign w_6nysum = a_fm263h ^ b_e0rk74;\n  assign y_qfta24 = a_fm263h ? w_6nysum : b_e0rk74;\n  wire p_m7rus2;\n  assign p_m7rus2 = a_pjdc54[0];\n  assign y_cuaqxq = {p_m7rus2, a_pjdc54[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_cuaqxq'."}
{"id": 1329, "label": "comb_loop", "template_id": "loop_0", "code": "module m_aohp1w(output a_2xqm7u, output b_dndw8i);\n  wire w_o6tstr;\n  assign w_o6tstr = a_8zdsyd ^ b_49zjmh;\n  assign y_od1fho = a_8zdsyd ? w_o6tstr : b_49zjmh;\n  assign a_2xqm7u = b_dndw8i;\n  assign b_dndw8i = a_2xqm7u;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1330, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_g2e62t(a_9ligda, b_u4bz38, y_s026d3) input a_9ligda, b_u4bz38; output y_s026d3 assign y_s026d3 = a_9ligda | b_u4bz38; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1331, "label": "unused_signal", "template_id": "unused_0", "code": "module m_ithco0(input a_35wr5q, input b_afx9d2, output y_xcqymh);\n  wire w_6xcxfa;\n  assign w_6xcxfa = a_ylwuyn ^ b_6jmguy;\n  assign y_cplgwh = a_ylwuyn ? w_6xcxfa : b_6jmguy;\n  wire t_cxkaql;\n  assign y_xcqymh = a_35wr5q & b_afx9d2;\nendmodule\n", "log": "Warning: declaration 't_cxkaql' does not affect outputs."}
{"id": 1332, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_0xz6kp(input a_ua5g3e, input b_z7v6hf, input c_5phzzr, output y_ojghe7);\n  wire w_zzuqbv;\n  assign w_zzuqbv = a_snv1p7 ^ b_80co6z;\n  assign y_i01zpx = a_snv1p7 ? w_zzuqbv : b_80co6z;\n  wire t_nbuyfo;\n  assign t_nbuyfo = a_ua5g3e & b_z7v6hf;\n  assign t_nbuyfo = (c_5phzzr) ? a_ua5g3e : b_z7v6hf;\n  assign y_ojghe7 = t_nbuyfo;\nendmodule\n", "log": "Error: net 't_nbuyfo' is assigned from more than one source."}
{"id": 1333, "label": "clean", "template_id": "clean_0", "code": "module m_jsnova(input a_6593bl, input b_yzitwu, output y_93wt0u);\n  wire w_9dm64a;\n  assign w_9dm64a = a_hc433x ^ b_hac190;\n  assign y_c5cggx = a_hc433x ? w_9dm64a : b_hac190;\n  assign y_93wt0u = a_6593bl & b_yzitwu;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1334, "label": "width_mismatch", "template_id": "width_1", "code": "module m_euhmwr(input [15:0] a_wfa244, output [2:0] y_y2ll1m);\n  wire w_wyjm7d;\n  assign w_wyjm7d = a_1n7uoq ^ b_7kw568;\n  assign y_70989x = a_1n7uoq ? w_wyjm7d : b_7kw568;\n  wire p_9cnaq3;\n  assign p_9cnaq3 = a_wfa244[0];\n  assign y_y2ll1m = {p_9cnaq3, a_wfa244[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_y2ll1m'."}
{"id": 1335, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_2fcwi2(input a_clwweo, input b_bcsu1j, input c_y1aqf3, output y_z9nx7h);\n  wire w_xla01g;\n  assign w_xla01g = a_c1t858 ^ b_o0vvqo;\n  assign y_fsmt6d = a_c1t858 ? w_xla01g : b_o0vvqo;\n  wire t_ukshpb;\n  assign t_ukshpb = a_clwweo & b_bcsu1j;\n  assign t_ukshpb = (c_y1aqf3) ? a_clwweo : b_bcsu1j;\n  assign y_z9nx7h = t_ukshpb;\nendmodule\n", "log": "Error: net 't_ukshpb' is assigned from more than one source."}
{"id": 1336, "label": "comb_loop", "template_id": "loop_1", "code": "module m_lyapf0(output a_0nnawq, output b_uvgu5v);\n  wire w_qrsw3l;\n  assign w_qrsw3l = a_o53fkc ^ b_6inigb;\n  assign y_0zwud3 = a_o53fkc ? w_qrsw3l : b_6inigb;\n  wire x_jxeyn2;\n  assign x_jxeyn2 = a_0nnawq;\n  assign a_0nnawq = b_uvgu5v;\n  assign b_uvgu5v = x_jxeyn2;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1337, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_5sz1wh(input a_8sm3hj, b_9e5rvf output y_hpqbw8); assign y_hpqbw8 = a_8sm3hj & b_9e5rvf endmodule", "log": "Error: parse failed near port list."}
{"id": 1338, "label": "comb_loop", "template_id": "loop_0", "code": "module m_r6qgsn(output a_xcpqm4, output b_h3fc99);\n  wire w_ib7twu;\n  assign w_ib7twu = a_8kzlbk ^ b_fg50a3;\n  assign y_bzog2p = a_8kzlbk ? w_ib7twu : b_fg50a3;\n  assign a_xcpqm4 = b_h3fc99;\n  assign b_h3fc99 = a_xcpqm4;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1339, "label": "latch_inference", "template_id": "latch_1", "code": "module m_iej8d5(input en_jybyfk, input d_c7j73n, output reg q_cif6yp);\n  wire w_phc1al;\n  assign w_phc1al = a_uyz1a7 ^ b_i7now1;\n  assign y_hlzr3v = a_uyz1a7 ? w_phc1al : b_i7now1;\n  always @(*) begin\n    if (en_jybyfk) q_cif6yp = d_c7j73n;\n    // other path leaves q_cif6yp unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_cif6yp' may not be assigned on all control paths."}
{"id": 1340, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_2ydav6(input clk_siccox, input d_cm8g9u, output reg q_zs51vi);\n  wire w_jdz4rl;\n  assign w_jdz4rl = a_kz8m54 ^ b_un3kov;\n  assign y_chdsxo = a_kz8m54 ? w_jdz4rl : b_un3kov;\n  always @(posedge clk_siccox) begin\n    q_zs51vi = d_cm8g9u;\n    q_zs51vi = q_zs51vi;\n    // extra ops using tmp_du8nlk\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_zs51vi'."}
{"id": 1341, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_66wthr(input a_juasxp, input b_dtuntn, input c_wqnp9g, output y_n7ik44);\n  wire w_9ce5pj;\n  assign w_9ce5pj = a_gzq5h8 ^ b_jqaysu;\n  assign y_z4ux5f = a_gzq5h8 ? w_9ce5pj : b_jqaysu;\n  wire t_soupyt;\n  assign t_soupyt = a_juasxp & b_dtuntn;\n  assign t_soupyt = c_wqnp9g;\n  assign y_n7ik44 = t_soupyt;\nendmodule\n", "log": "Error: net 't_soupyt' is assigned from more than one source."}
{"id": 1342, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_bycxwo(input a_xwr3mw, b_m7kgox output y_3h6ksv); assign y_3h6ksv = a_xwr3mw & b_m7kgox endmodule", "log": "Error: parse failed near port list."}
{"id": 1343, "label": "comb_loop", "template_id": "loop_1", "code": "module m_4ayovs(output a_jc7aug, output b_szmpt2);\n  wire w_pwzdvt;\n  assign w_pwzdvt = a_rk3dxh ^ b_x3c4cj;\n  assign y_gbyz00 = a_rk3dxh ? w_pwzdvt : b_x3c4cj;\n  wire x_agexyw;\n  assign x_agexyw = a_jc7aug;\n  assign a_jc7aug = b_szmpt2;\n  assign b_szmpt2 = x_agexyw;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1344, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_cyndwm(input clk_okdhdz, input d_76fmbe, output reg q_rzugjx);\n  wire w_o19uya;\n  assign w_o19uya = a_pqhv2k ^ b_vn0niu;\n  assign y_aa92hu = a_pqhv2k ? w_o19uya : b_vn0niu;\n  always @(posedge clk_okdhdz) begin\n    q_rzugjx = d_76fmbe;\n    q_rzugjx = q_rzugjx;\n    // extra ops using tmp_dv1y8o\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_rzugjx'."}
{"id": 1345, "label": "latch_inference", "template_id": "latch_0", "code": "module m_3gkncp(input en_f4q6q8, input d_izhc64, output reg q_hm9j8n);\n  wire w_da7osl;\n  assign w_da7osl = a_uouq7b ^ b_13k9a3;\n  assign y_etymia = a_uouq7b ? w_da7osl : b_13k9a3;\n  always @(*) begin\n    if (en_f4q6q8) q_hm9j8n = d_izhc64;\n  end\nendmodule\n", "log": "Warning: signal 'q_hm9j8n' may not be assigned on all control paths."}
{"id": 1346, "label": "unused_signal", "template_id": "unused_1", "code": "module m_j3apm5(input a_c2gs6j, input b_o5zziw, output y_xwut6c);\n  wire w_is1j9z;\n  assign w_is1j9z = a_y1np4b ^ b_dx6r0p;\n  assign y_3sweuc = a_y1np4b ? w_is1j9z : b_dx6r0p;\n  wire t_ogvhsg;\n  assign t_ogvhsg = a_c2gs6j | b_o5zziw;\n  assign y_xwut6c = a_c2gs6j & b_o5zziw;\nendmodule\n", "log": "Warning: declaration 't_ogvhsg' does not affect outputs."}
{"id": 1347, "label": "clean", "template_id": "clean_0", "code": "module m_m1jt6w(input a_6i2e8f, input b_f5dym8, output y_10udyw);\n  wire w_ts2fhk;\n  assign w_ts2fhk = a_s6dib9 ^ b_v5ltyj;\n  assign y_qbfm0m = a_s6dib9 ? w_ts2fhk : b_v5ltyj;\n  assign y_10udyw = a_6i2e8f & b_f5dym8;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1348, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_reua0x(input clk_4dj3dt, input d_52bwfj, output reg q_ucgcjr);\n  wire w_268l0u;\n  assign w_268l0u = a_1t9tve ^ b_qwulg4;\n  assign y_muvaq3 = a_1t9tve ? w_268l0u : b_qwulg4;\n  always @(posedge clk_4dj3dt) begin\n    q_ucgcjr = d_52bwfj;\n    q_ucgcjr = q_ucgcjr;\n    // extra ops using tmp_d3sncs\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_ucgcjr'."}
{"id": 1349, "label": "clean", "template_id": "clean_0", "code": "module m_oerhhv(input a_h6n948, input b_eresnk, output y_6erv61);\n  wire w_5ye6ja;\n  assign w_5ye6ja = a_gduxne ^ b_z7m1lz;\n  assign y_o3lsky = a_gduxne ? w_5ye6ja : b_z7m1lz;\n  assign y_6erv61 = a_h6n948 & b_eresnk;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1350, "label": "width_mismatch", "template_id": "width_1", "code": "module m_yxkspy(input [7:0] a_kmpsle, output [3:0] y_vu42gc);\n  wire w_cvya9y;\n  assign w_cvya9y = a_s4nbpz ^ b_5g89jw;\n  assign y_it7hrt = a_s4nbpz ? w_cvya9y : b_5g89jw;\n  wire p_2roj0s;\n  assign p_2roj0s = a_kmpsle[0];\n  assign y_vu42gc = {p_2roj0s, a_kmpsle[2:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_vu42gc'."}
{"id": 1351, "label": "clean", "template_id": "clean_0", "code": "module m_hq72rf(input a_on2sps, input b_kvu4ie, output y_2wcqtj);\n  wire w_6b1n5i;\n  assign w_6b1n5i = a_sr6c0z ^ b_zjwx3q;\n  assign y_b2zy29 = a_sr6c0z ? w_6b1n5i : b_zjwx3q;\n  assign y_2wcqtj = a_on2sps & b_kvu4ie;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1352, "label": "missing_default", "template_id": "case_1", "code": "module m_5ezo99(input [1:0] sel_mqap4x, output reg y_qzdhny);\n  wire w_0wri1g;\n  assign w_0wri1g = a_qm0wpc ^ b_09b4uu;\n  assign y_ldapr5 = a_qm0wpc ? w_0wri1g : b_09b4uu;\n  always @(*) begin\n    case(sel_mqap4x)\n      2'b00: y_qzdhny = 1'b0;\n      2'b01: y_qzdhny = 1'b1;\n      2'b10: y_qzdhny = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1353, "label": "unused_signal", "template_id": "unused_0", "code": "module m_digafv(input a_302xcj, input b_q3z31z, output y_2s3rig);\n  wire w_usznj4;\n  assign w_usznj4 = a_y29c9z ^ b_meedy6;\n  assign y_joevz0 = a_y29c9z ? w_usznj4 : b_meedy6;\n  wire t_e9tcfn;\n  assign y_2s3rig = a_302xcj & b_q3z31z;\nendmodule\n", "log": "Warning: declaration 't_e9tcfn' does not affect outputs."}
{"id": 1354, "label": "clean", "template_id": "clean_0", "code": "module m_r2x83u(input a_51ijxh, input b_ibz985, output y_41nz0h);\n  wire w_lx8gus;\n  assign w_lx8gus = a_07t0nz ^ b_523749;\n  assign y_onlds0 = a_07t0nz ? w_lx8gus : b_523749;\n  assign y_41nz0h = a_51ijxh & b_ibz985;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1355, "label": "clean", "template_id": "clean_0", "code": "module m_5qmff7(input a_pesk14, input b_9hmtjw, output y_cz3rb5);\n  wire w_6j6b6d;\n  assign w_6j6b6d = a_v3hfqj ^ b_a1n651;\n  assign y_y3yj8y = a_v3hfqj ? w_6j6b6d : b_a1n651;\n  assign y_cz3rb5 = a_pesk14 & b_9hmtjw;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1356, "label": "unused_signal", "template_id": "unused_1", "code": "module m_hwo4rt(input a_nov3yv, input b_kwbn9j, output y_4aoiyo);\n  wire w_3jqu5a;\n  assign w_3jqu5a = a_hxahla ^ b_7mg9rq;\n  assign y_w2o3qv = a_hxahla ? w_3jqu5a : b_7mg9rq;\n  wire t_8rjv5c;\n  assign t_8rjv5c = a_nov3yv | b_kwbn9j;\n  assign y_4aoiyo = a_nov3yv & b_kwbn9j;\nendmodule\n", "log": "Warning: declaration 't_8rjv5c' does not affect outputs."}
{"id": 1357, "label": "width_mismatch", "template_id": "width_1", "code": "module m_exrbc2(input [7:0] a_q00ezg, output [2:0] y_9t5o5y);\n  wire w_c9tz1p;\n  assign w_c9tz1p = a_ca0fes ^ b_40rs8l;\n  assign y_zu9j0p = a_ca0fes ? w_c9tz1p : b_40rs8l;\n  wire p_uhwog3;\n  assign p_uhwog3 = a_q00ezg[0];\n  assign y_9t5o5y = {p_uhwog3, a_q00ezg[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_9t5o5y'."}
{"id": 1358, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_5fri0i(input clk_zxikl8, input d_b85ym8, output reg q_0hk0yk);\n  wire w_dui59b;\n  assign w_dui59b = a_lje8cx ^ b_x9ibnq;\n  assign y_erxnal = a_lje8cx ? w_dui59b : b_x9ibnq;\n  always @(posedge clk_zxikl8) begin\n    q_0hk0yk = d_b85ym8;\n    q_0hk0yk = q_0hk0yk;\n    // extra ops using tmp_o0bbca\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_0hk0yk'."}
{"id": 1359, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_eqzx9s(input clk_4tacyw, input d_99tdms, output reg q_yfcx67);\n  wire w_yukdzq;\n  assign w_yukdzq = a_mqdent ^ b_uocfxf;\n  assign y_bxcvfm = a_mqdent ? w_yukdzq : b_uocfxf;\n  always @(posedge clk_4tacyw) begin\n    q_yfcx67 = d_99tdms;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_yfcx67'."}
{"id": 1360, "label": "comb_loop", "template_id": "loop_0", "code": "module m_kwx778(output a_kqho50, output b_evdkfv);\n  wire w_7rych5;\n  assign w_7rych5 = a_tai9e8 ^ b_u21rro;\n  assign y_9xf5jw = a_tai9e8 ? w_7rych5 : b_u21rro;\n  assign a_kqho50 = b_evdkfv;\n  assign b_evdkfv = a_kqho50;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1361, "label": "clean", "template_id": "clean_0", "code": "module m_j77w19(input a_2i13ta, input b_tcqquj, output y_pdnr80);\n  wire w_qqrjtt;\n  assign w_qqrjtt = a_ed773i ^ b_gwxyzu;\n  assign y_5zjf3w = a_ed773i ? w_qqrjtt : b_gwxyzu;\n  assign y_pdnr80 = a_2i13ta & b_tcqquj;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1362, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_o3dnt3(input a_i6es57, b_k82d5a output y_b4pxpk); assign y_b4pxpk = a_i6es57 & b_k82d5a endmodule", "log": "Error: parse failed near port list."}
{"id": 1363, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_iou3la(input clk_c1hmbz, input d_vye3ui, output reg q_onn6of);\n  wire w_tfed9r;\n  assign w_tfed9r = a_awhz16 ^ b_7a613o;\n  assign y_5kchr6 = a_awhz16 ? w_tfed9r : b_7a613o;\n  always @(posedge clk_c1hmbz) begin\n    q_onn6of = d_vye3ui;\n    q_onn6of = q_onn6of;\n    // extra ops using tmp_y54hs4\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_onn6of'."}
{"id": 1364, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_ysvdlk(input clk_8qtvgw, input d_9rre2n, output reg q_ua164a);\n  wire w_c4lx0z;\n  assign w_c4lx0z = a_oz1x1z ^ b_pfnzxj;\n  assign y_vhn0uj = a_oz1x1z ? w_c4lx0z : b_pfnzxj;\n  always @(posedge clk_8qtvgw) begin\n    q_ua164a = d_9rre2n;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_ua164a'."}
{"id": 1365, "label": "latch_inference", "template_id": "latch_1", "code": "module m_v8tzs8(input en_3maegr, input d_e6i3mp, output reg q_o9m70k);\n  wire w_noabnp;\n  assign w_noabnp = a_65vzza ^ b_im84w8;\n  assign y_wxul8f = a_65vzza ? w_noabnp : b_im84w8;\n  always @(*) begin\n    if (en_3maegr) q_o9m70k = d_e6i3mp;\n    // other path leaves q_o9m70k unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_o9m70k' may not be assigned on all control paths."}
{"id": 1366, "label": "unused_signal", "template_id": "unused_1", "code": "module m_9ljeyg(input a_3pxscu, input b_toxoot, output y_7dh0z3);\n  wire w_a3fbz9;\n  assign w_a3fbz9 = a_dlz7b3 ^ b_ofjxp1;\n  assign y_znws5x = a_dlz7b3 ? w_a3fbz9 : b_ofjxp1;\n  wire t_dt4n7b;\n  assign t_dt4n7b = a_3pxscu | b_toxoot;\n  assign y_7dh0z3 = a_3pxscu & b_toxoot;\nendmodule\n", "log": "Warning: declaration 't_dt4n7b' does not affect outputs."}
{"id": 1367, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_85xx84(a_nlap6p, b_43u1d5, y_l3pcgj) input a_nlap6p, b_43u1d5; output y_l3pcgj assign y_l3pcgj = a_nlap6p | b_43u1d5; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1368, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_pl149y(a_gtnwjf, b_4jl1kv, y_mdp7iv) input a_gtnwjf, b_4jl1kv; output y_mdp7iv assign y_mdp7iv = a_gtnwjf | b_4jl1kv; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1369, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_6yiu78(a_ao1iob, b_mvx9mf, y_0utu8l) input a_ao1iob, b_mvx9mf; output y_0utu8l assign y_0utu8l = a_ao1iob | b_mvx9mf; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1370, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_2adczi(input a_8zvnmu, input b_3umrmp, input c_jzrvnk, output y_f27oto);\n  wire w_tdbmmr;\n  assign w_tdbmmr = a_ckkijl ^ b_ohw54h;\n  assign y_z1tzj3 = a_ckkijl ? w_tdbmmr : b_ohw54h;\n  wire t_3fwx8v;\n  assign t_3fwx8v = a_8zvnmu & b_3umrmp;\n  assign t_3fwx8v = (c_jzrvnk) ? a_8zvnmu : b_3umrmp;\n  assign y_f27oto = t_3fwx8v;\nendmodule\n", "log": "Error: net 't_3fwx8v' is assigned from more than one source."}
{"id": 1371, "label": "clean", "template_id": "clean_0", "code": "module m_8qqna9(input a_cjcz52, input b_mx62j1, output y_tnamzv);\n  wire w_seu583;\n  assign w_seu583 = a_xo8y7p ^ b_qu1fwh;\n  assign y_z5rbjz = a_xo8y7p ? w_seu583 : b_qu1fwh;\n  assign y_tnamzv = a_cjcz52 & b_mx62j1;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1372, "label": "clean", "template_id": "clean_0", "code": "module m_2a4dy6(input a_pd12uo, input b_izecgt, output y_0yn8yy);\n  wire w_sv9ztl;\n  assign w_sv9ztl = a_n505wt ^ b_rcbrk2;\n  assign y_8x894r = a_n505wt ? w_sv9ztl : b_rcbrk2;\n  assign y_0yn8yy = a_pd12uo & b_izecgt;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1373, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_1pp7mm(input a_kyr457, input b_eddspl, input c_lklhh4, output y_d26koq);\n  wire w_0g19cs;\n  assign w_0g19cs = a_gis8z3 ^ b_s2fs3f;\n  assign y_i8uj50 = a_gis8z3 ? w_0g19cs : b_s2fs3f;\n  wire t_c8lik5;\n  assign t_c8lik5 = a_kyr457 & b_eddspl;\n  assign t_c8lik5 = c_lklhh4;\n  assign y_d26koq = t_c8lik5;\nendmodule\n", "log": "Error: net 't_c8lik5' is assigned from more than one source."}
{"id": 1374, "label": "unused_signal", "template_id": "unused_1", "code": "module m_fvwbbn(input a_gfr9ph, input b_yl7xok, output y_motu7y);\n  wire w_03rn2x;\n  assign w_03rn2x = a_17blfj ^ b_qg6a2o;\n  assign y_pmzep3 = a_17blfj ? w_03rn2x : b_qg6a2o;\n  wire t_j5wp7z;\n  assign t_j5wp7z = a_gfr9ph | b_yl7xok;\n  assign y_motu7y = a_gfr9ph & b_yl7xok;\nendmodule\n", "log": "Warning: declaration 't_j5wp7z' does not affect outputs."}
{"id": 1375, "label": "missing_default", "template_id": "case_0", "code": "module m_b5vutz(input [1:0] sel_r5lms9, output reg y_t63b15);\n  wire w_cd2btr;\n  assign w_cd2btr = a_zpcm41 ^ b_pcc6qq;\n  assign y_qe3n39 = a_zpcm41 ? w_cd2btr : b_pcc6qq;\n  always @(*) begin\n    case(sel_r5lms9)\n      2'b00: y_t63b15 = 1'b0;\n      2'b01: y_t63b15 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1376, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_euofd4(input a_pnu9p6, input b_pnhpvn, input c_9z536k, output y_fqrbrn);\n  wire w_l7h8r7;\n  assign w_l7h8r7 = a_1qwtco ^ b_jao12h;\n  assign y_w7gf09 = a_1qwtco ? w_l7h8r7 : b_jao12h;\n  wire t_s7awl7;\n  assign t_s7awl7 = a_pnu9p6 & b_pnhpvn;\n  assign t_s7awl7 = c_9z536k;\n  assign y_fqrbrn = t_s7awl7;\nendmodule\n", "log": "Error: net 't_s7awl7' is assigned from more than one source."}
{"id": 1377, "label": "clean", "template_id": "clean_0", "code": "module m_a9t28a(input a_dafe5a, input b_qsiubi, output y_0sd9sx);\n  wire w_j3ul2h;\n  assign w_j3ul2h = a_xr4vcc ^ b_ctt2b9;\n  assign y_ehy3vp = a_xr4vcc ? w_j3ul2h : b_ctt2b9;\n  assign y_0sd9sx = a_dafe5a & b_qsiubi;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1378, "label": "latch_inference", "template_id": "latch_0", "code": "module m_qdhsm5(input en_fjjifp, input d_jzld9y, output reg q_ec3u5v);\n  wire w_ktjit1;\n  assign w_ktjit1 = a_krmp0s ^ b_pllwc9;\n  assign y_w91f4m = a_krmp0s ? w_ktjit1 : b_pllwc9;\n  always @(*) begin\n    if (en_fjjifp) q_ec3u5v = d_jzld9y;\n  end\nendmodule\n", "log": "Warning: signal 'q_ec3u5v' may not be assigned on all control paths."}
{"id": 1379, "label": "unused_signal", "template_id": "unused_0", "code": "module m_i580cw(input a_eyl05q, input b_1ys54r, output y_6688xp);\n  wire w_d0asne;\n  assign w_d0asne = a_bth0hv ^ b_a4jie8;\n  assign y_sugjf0 = a_bth0hv ? w_d0asne : b_a4jie8;\n  wire t_3cm6d6;\n  assign y_6688xp = a_eyl05q & b_1ys54r;\nendmodule\n", "log": "Warning: declaration 't_3cm6d6' does not affect outputs."}
{"id": 1380, "label": "comb_loop", "template_id": "loop_0", "code": "module m_qciq2d(output a_m7dvnq, output b_83m27z);\n  wire w_s1lbhj;\n  assign w_s1lbhj = a_wgnffx ^ b_ob7m8y;\n  assign y_8poww5 = a_wgnffx ? w_s1lbhj : b_ob7m8y;\n  assign a_m7dvnq = b_83m27z;\n  assign b_83m27z = a_m7dvnq;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1381, "label": "unused_signal", "template_id": "unused_1", "code": "module m_nzffhn(input a_ptvwo8, input b_2ie98s, output y_hogy3e);\n  wire w_afyx17;\n  assign w_afyx17 = a_t8yyv3 ^ b_4yywp0;\n  assign y_58fxqf = a_t8yyv3 ? w_afyx17 : b_4yywp0;\n  wire t_3x8lfy;\n  assign t_3x8lfy = a_ptvwo8 | b_2ie98s;\n  assign y_hogy3e = a_ptvwo8 & b_2ie98s;\nendmodule\n", "log": "Warning: declaration 't_3x8lfy' does not affect outputs."}
{"id": 1382, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_p4faf1(a_fefvbp, b_5r7wui, y_vromom) input a_fefvbp, b_5r7wui; output y_vromom assign y_vromom = a_fefvbp | b_5r7wui; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1383, "label": "clean", "template_id": "clean_0", "code": "module m_4hl51y(input a_arbo6p, input b_xybauh, output y_aj0mu5);\n  wire w_hifyif;\n  assign w_hifyif = a_vsnwkl ^ b_l2myyj;\n  assign y_vq0637 = a_vsnwkl ? w_hifyif : b_l2myyj;\n  assign y_aj0mu5 = a_arbo6p & b_xybauh;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1384, "label": "unused_signal", "template_id": "unused_0", "code": "module m_fahd4n(input a_ga6bz3, input b_9i7l5c, output y_aft181);\n  wire w_tlxsti;\n  assign w_tlxsti = a_7cmvck ^ b_ki3auk;\n  assign y_iaqevr = a_7cmvck ? w_tlxsti : b_ki3auk;\n  wire t_juwga4;\n  assign y_aft181 = a_ga6bz3 & b_9i7l5c;\nendmodule\n", "log": "Warning: declaration 't_juwga4' does not affect outputs."}
{"id": 1385, "label": "latch_inference", "template_id": "latch_0", "code": "module m_1w62ug(input en_z9lmmf, input d_clwpru, output reg q_3m76qu);\n  wire w_x23mi6;\n  assign w_x23mi6 = a_jot94k ^ b_httdgz;\n  assign y_wnkrhh = a_jot94k ? w_x23mi6 : b_httdgz;\n  always @(*) begin\n    if (en_z9lmmf) q_3m76qu = d_clwpru;\n  end\nendmodule\n", "log": "Warning: signal 'q_3m76qu' may not be assigned on all control paths."}
{"id": 1386, "label": "missing_default", "template_id": "case_0", "code": "module m_2v5mtl(input [1:0] sel_rbiqsm, output reg y_pzesds);\n  wire w_s5mmer;\n  assign w_s5mmer = a_suvca8 ^ b_i1iux7;\n  assign y_e2wg8r = a_suvca8 ? w_s5mmer : b_i1iux7;\n  always @(*) begin\n    case(sel_rbiqsm)\n      2'b00: y_pzesds = 1'b0;\n      2'b01: y_pzesds = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1387, "label": "clean", "template_id": "clean_0", "code": "module m_fbychb(input a_f22qnz, input b_kg37gl, output y_eblaks);\n  wire w_s24ccn;\n  assign w_s24ccn = a_4rt7lc ^ b_q02voo;\n  assign y_7qxk4r = a_4rt7lc ? w_s24ccn : b_q02voo;\n  assign y_eblaks = a_f22qnz & b_kg37gl;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1388, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_7cltdt(a_8f0i2t, b_5mke92, y_j6qk0b) input a_8f0i2t, b_5mke92; output y_j6qk0b assign y_j6qk0b = a_8f0i2t | b_5mke92; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1389, "label": "clean", "template_id": "clean_0", "code": "module m_8arrkd(input a_ucd5cq, input b_8hn78k, output y_hi49z0);\n  wire w_ylszgq;\n  assign w_ylszgq = a_i3c59p ^ b_s84dfs;\n  assign y_tnr4su = a_i3c59p ? w_ylszgq : b_s84dfs;\n  assign y_hi49z0 = a_ucd5cq & b_8hn78k;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1390, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_kbx2jv(a_bn6zop, b_c34ck3, y_gjvd3y) input a_bn6zop, b_c34ck3; output y_gjvd3y assign y_gjvd3y = a_bn6zop | b_c34ck3; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1391, "label": "latch_inference", "template_id": "latch_0", "code": "module m_0a56pg(input en_xwhrwt, input d_ucve1s, output reg q_qi6cxz);\n  wire w_j60nse;\n  assign w_j60nse = a_5kgoyl ^ b_qejj86;\n  assign y_fdd3rt = a_5kgoyl ? w_j60nse : b_qejj86;\n  always @(*) begin\n    if (en_xwhrwt) q_qi6cxz = d_ucve1s;\n  end\nendmodule\n", "log": "Warning: signal 'q_qi6cxz' may not be assigned on all control paths."}
{"id": 1392, "label": "comb_loop", "template_id": "loop_0", "code": "module m_gjkyy8(output a_r6npj0, output b_971fdd);\n  wire w_yw6kcn;\n  assign w_yw6kcn = a_wbausw ^ b_wnf9nn;\n  assign y_w1753x = a_wbausw ? w_yw6kcn : b_wnf9nn;\n  assign a_r6npj0 = b_971fdd;\n  assign b_971fdd = a_r6npj0;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1393, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_zw7eez(input clk_h65fao, input d_8x1774, output reg q_6vmeqd);\n  wire w_fqklho;\n  assign w_fqklho = a_no52xo ^ b_34zzng;\n  assign y_px958l = a_no52xo ? w_fqklho : b_34zzng;\n  always @(posedge clk_h65fao) begin\n    q_6vmeqd = d_8x1774;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_6vmeqd'."}
{"id": 1394, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_jz5fhb(input a_uatde7, input b_6zxb10, input c_q6nyj7, output y_a14f9i);\n  wire w_j4itfz;\n  assign w_j4itfz = a_4d0kth ^ b_tl3cgf;\n  assign y_ng4o6m = a_4d0kth ? w_j4itfz : b_tl3cgf;\n  wire t_e9i3nv;\n  assign t_e9i3nv = a_uatde7 & b_6zxb10;\n  assign t_e9i3nv = (c_q6nyj7) ? a_uatde7 : b_6zxb10;\n  assign y_a14f9i = t_e9i3nv;\nendmodule\n", "log": "Error: net 't_e9i3nv' is assigned from more than one source."}
{"id": 1395, "label": "comb_loop", "template_id": "loop_0", "code": "module m_41ufud(output a_4opex1, output b_7np17x);\n  wire w_4mgeze;\n  assign w_4mgeze = a_5kjv2g ^ b_wga1rh;\n  assign y_q7wekt = a_5kjv2g ? w_4mgeze : b_wga1rh;\n  assign a_4opex1 = b_7np17x;\n  assign b_7np17x = a_4opex1;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1396, "label": "width_mismatch", "template_id": "width_0", "code": "module m_baog4m(input [15:0] a_2694s0, output [2:0] y_xez8bf);\n  wire w_2k74th;\n  assign w_2k74th = a_xzjg6m ^ b_adtamp;\n  assign y_xt7rna = a_xzjg6m ? w_2k74th : b_adtamp;\n  assign y_xez8bf = a_2694s0;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_xez8bf'."}
{"id": 1397, "label": "clean", "template_id": "clean_0", "code": "module m_6yq9x4(input a_sc39wc, input b_ai86kh, output y_ymvva6);\n  wire w_al2uv5;\n  assign w_al2uv5 = a_2lj3mw ^ b_xygg81;\n  assign y_imkcfl = a_2lj3mw ? w_al2uv5 : b_xygg81;\n  assign y_ymvva6 = a_sc39wc & b_ai86kh;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1398, "label": "width_mismatch", "template_id": "width_1", "code": "module m_7ovq5o(input [3:0] a_em0ipx, output [2:0] y_wr4t3f);\n  wire w_1b5ql0;\n  assign w_1b5ql0 = a_1dtuek ^ b_u7noib;\n  assign y_tpa180 = a_1dtuek ? w_1b5ql0 : b_u7noib;\n  wire p_yfsi2u;\n  assign p_yfsi2u = a_em0ipx[0];\n  assign y_wr4t3f = {p_yfsi2u, a_em0ipx[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_wr4t3f'."}
{"id": 1399, "label": "missing_default", "template_id": "case_0", "code": "module m_v0x8qy(input [1:0] sel_o7tzwi, output reg y_b6bjfm);\n  wire w_bu85xm;\n  assign w_bu85xm = a_73tu99 ^ b_270ysm;\n  assign y_15tfar = a_73tu99 ? w_bu85xm : b_270ysm;\n  always @(*) begin\n    case(sel_o7tzwi)\n      2'b00: y_b6bjfm = 1'b0;\n      2'b01: y_b6bjfm = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1400, "label": "missing_default", "template_id": "case_1", "code": "module m_4pktfz(input [1:0] sel_4ovu9c, output reg y_5wp0c7);\n  wire w_v2pjw9;\n  assign w_v2pjw9 = a_9dex51 ^ b_jx8h6y;\n  assign y_mehhxj = a_9dex51 ? w_v2pjw9 : b_jx8h6y;\n  always @(*) begin\n    case(sel_4ovu9c)\n      2'b00: y_5wp0c7 = 1'b0;\n      2'b01: y_5wp0c7 = 1'b1;\n      2'b10: y_5wp0c7 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1401, "label": "clean", "template_id": "clean_0", "code": "module m_utjtep(input a_1piwi6, input b_olxxpf, output y_ryvdpo);\n  wire w_znay2o;\n  assign w_znay2o = a_benh09 ^ b_2x25gw;\n  assign y_yj9jcl = a_benh09 ? w_znay2o : b_2x25gw;\n  assign y_ryvdpo = a_1piwi6 & b_olxxpf;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1402, "label": "width_mismatch", "template_id": "width_1", "code": "module m_88luiw(input [15:0] a_gdf8w8, output [3:0] y_rpwn7g);\n  wire w_z5psbx;\n  assign w_z5psbx = a_1sdbo5 ^ b_bifezp;\n  assign y_62qpqm = a_1sdbo5 ? w_z5psbx : b_bifezp;\n  wire p_35i6f4;\n  assign p_35i6f4 = a_gdf8w8[0];\n  assign y_rpwn7g = {p_35i6f4, a_gdf8w8[2:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_rpwn7g'."}
{"id": 1403, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_67yg9z(input clk_an8rit, input d_fh051y, output reg q_oj437e);\n  wire w_6z5nah;\n  assign w_6z5nah = a_scct9i ^ b_sbnyk3;\n  assign y_msmk3a = a_scct9i ? w_6z5nah : b_sbnyk3;\n  always @(posedge clk_an8rit) begin\n    q_oj437e = d_fh051y;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_oj437e'."}
{"id": 1404, "label": "missing_default", "template_id": "case_0", "code": "module m_ttbkbu(input [1:0] sel_a97gy3, output reg y_g26ypb);\n  wire w_bzf49x;\n  assign w_bzf49x = a_ihkam8 ^ b_3gri0w;\n  assign y_nxev83 = a_ihkam8 ? w_bzf49x : b_3gri0w;\n  always @(*) begin\n    case(sel_a97gy3)\n      2'b00: y_g26ypb = 1'b0;\n      2'b01: y_g26ypb = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1405, "label": "clean", "template_id": "clean_0", "code": "module m_wngr60(input a_tm66rz, input b_pa7w1z, output y_3zugdw);\n  wire w_kqrd24;\n  assign w_kqrd24 = a_zhfipm ^ b_z1w9vw;\n  assign y_5a32vq = a_zhfipm ? w_kqrd24 : b_z1w9vw;\n  assign y_3zugdw = a_tm66rz & b_pa7w1z;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1406, "label": "comb_loop", "template_id": "loop_0", "code": "module m_f24iz8(output a_o4xi89, output b_621zjx);\n  wire w_ranrg8;\n  assign w_ranrg8 = a_p85ush ^ b_b9uq9s;\n  assign y_4xrn3z = a_p85ush ? w_ranrg8 : b_b9uq9s;\n  assign a_o4xi89 = b_621zjx;\n  assign b_621zjx = a_o4xi89;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1407, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_ix3j31(input a_y4wx0k, b_bvmcnv output y_57nykz); assign y_57nykz = a_y4wx0k & b_bvmcnv endmodule", "log": "Error: parse failed near port list."}
{"id": 1408, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_g102p8(input a_n9n8wl, input b_shxyik, input c_flt88z, output y_925m6e);\n  wire w_tvtt6m;\n  assign w_tvtt6m = a_5gc252 ^ b_ax3h80;\n  assign y_v6hjxk = a_5gc252 ? w_tvtt6m : b_ax3h80;\n  wire t_osvana;\n  assign t_osvana = a_n9n8wl & b_shxyik;\n  assign t_osvana = c_flt88z;\n  assign y_925m6e = t_osvana;\nendmodule\n", "log": "Error: net 't_osvana' is assigned from more than one source."}
{"id": 1409, "label": "missing_default", "template_id": "case_1", "code": "module m_sn4jzh(input [1:0] sel_m5tfng, output reg y_vsoc64);\n  wire w_99yuud;\n  assign w_99yuud = a_l9zkw8 ^ b_w2eu25;\n  assign y_r3n9ef = a_l9zkw8 ? w_99yuud : b_w2eu25;\n  always @(*) begin\n    case(sel_m5tfng)\n      2'b00: y_vsoc64 = 1'b0;\n      2'b01: y_vsoc64 = 1'b1;\n      2'b10: y_vsoc64 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1410, "label": "latch_inference", "template_id": "latch_1", "code": "module m_kyl3pl(input en_xz3ipx, input d_oflnil, output reg q_2jt5qx);\n  wire w_oodo7c;\n  assign w_oodo7c = a_kxam1b ^ b_rmllyb;\n  assign y_wdf9ma = a_kxam1b ? w_oodo7c : b_rmllyb;\n  always @(*) begin\n    if (en_xz3ipx) q_2jt5qx = d_oflnil;\n    // other path leaves q_2jt5qx unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_2jt5qx' may not be assigned on all control paths."}
{"id": 1411, "label": "clean", "template_id": "clean_0", "code": "module m_9rvl0n(input a_5bwmba, input b_y6k6ow, output y_e72oia);\n  wire w_uu62he;\n  assign w_uu62he = a_ia8jne ^ b_vrfxgz;\n  assign y_oac5sv = a_ia8jne ? w_uu62he : b_vrfxgz;\n  assign y_e72oia = a_5bwmba & b_y6k6ow;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1412, "label": "unused_signal", "template_id": "unused_0", "code": "module m_es9aj8(input a_zcm3ij, input b_rfrdy4, output y_a766qc);\n  wire w_h7bzuj;\n  assign w_h7bzuj = a_dy05m6 ^ b_oh03dk;\n  assign y_5736pp = a_dy05m6 ? w_h7bzuj : b_oh03dk;\n  wire t_1h647g;\n  assign y_a766qc = a_zcm3ij & b_rfrdy4;\nendmodule\n", "log": "Warning: declaration 't_1h647g' does not affect outputs."}
{"id": 1413, "label": "clean", "template_id": "clean_0", "code": "module m_3o1s9c(input a_d8m580, input b_22goqh, output y_gaxl3a);\n  wire w_shzci6;\n  assign w_shzci6 = a_q31u3b ^ b_o0hsfp;\n  assign y_gp1tbm = a_q31u3b ? w_shzci6 : b_o0hsfp;\n  assign y_gaxl3a = a_d8m580 & b_22goqh;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1414, "label": "width_mismatch", "template_id": "width_1", "code": "module m_rdzjyk(input [2:0] a_82b7i4, output [0:0] y_klihpb);\n  wire w_otkh82;\n  assign w_otkh82 = a_ml5o8l ^ b_isysap;\n  assign y_4w2b35 = a_ml5o8l ? w_otkh82 : b_isysap;\n  wire p_b78an4;\n  assign p_b78an4 = a_82b7i4[0];\n  assign y_klihpb = {p_b78an4, a_82b7i4[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_klihpb'."}
{"id": 1415, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_1ee897(input clk_h5dyhn, input d_xurwn9, output reg q_tyhyl1);\n  wire w_69b6rp;\n  assign w_69b6rp = a_011ydy ^ b_wmwbgj;\n  assign y_u5r7c3 = a_011ydy ? w_69b6rp : b_wmwbgj;\n  always @(posedge clk_h5dyhn) begin\n    q_tyhyl1 = d_xurwn9;\n    q_tyhyl1 = q_tyhyl1;\n    // extra ops using tmp_ii7io1\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_tyhyl1'."}
{"id": 1416, "label": "comb_loop", "template_id": "loop_1", "code": "module m_52m12j(output a_3ge8si, output b_vrh47i);\n  wire w_bnj23z;\n  assign w_bnj23z = a_y0jzfv ^ b_xqtf8p;\n  assign y_h0jhla = a_y0jzfv ? w_bnj23z : b_xqtf8p;\n  wire x_7ea6yj;\n  assign x_7ea6yj = a_3ge8si;\n  assign a_3ge8si = b_vrh47i;\n  assign b_vrh47i = x_7ea6yj;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1417, "label": "comb_loop", "template_id": "loop_1", "code": "module m_qgobg0(output a_gm8cki, output b_v5cs5w);\n  wire w_0lzoam;\n  assign w_0lzoam = a_9yb4v5 ^ b_vmugkc;\n  assign y_qqxlr9 = a_9yb4v5 ? w_0lzoam : b_vmugkc;\n  wire x_ei1nrw;\n  assign x_ei1nrw = a_gm8cki;\n  assign a_gm8cki = b_v5cs5w;\n  assign b_v5cs5w = x_ei1nrw;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1418, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_02rv8x(input a_d6awai, input b_0ppabj, input c_f5kozy, output y_atxiup);\n  wire w_mkh5pw;\n  assign w_mkh5pw = a_rf12k1 ^ b_cpizdb;\n  assign y_kaj70p = a_rf12k1 ? w_mkh5pw : b_cpizdb;\n  wire t_bpr8nr;\n  assign t_bpr8nr = a_d6awai & b_0ppabj;\n  assign t_bpr8nr = (c_f5kozy) ? a_d6awai : b_0ppabj;\n  assign y_atxiup = t_bpr8nr;\nendmodule\n", "log": "Error: net 't_bpr8nr' is assigned from more than one source."}
{"id": 1419, "label": "clean", "template_id": "clean_0", "code": "module m_9op3wr(input a_bohk6o, input b_jabhv1, output y_mxdvgx);\n  wire w_foecpr;\n  assign w_foecpr = a_z7rfzb ^ b_qg52r0;\n  assign y_zy82cr = a_z7rfzb ? w_foecpr : b_qg52r0;\n  assign y_mxdvgx = a_bohk6o & b_jabhv1;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1420, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_sd1qp5(input a_e1p9lm, b_s9cit6 output y_w8thw6); assign y_w8thw6 = a_e1p9lm & b_s9cit6 endmodule", "log": "Error: parse failed near port list."}
{"id": 1421, "label": "latch_inference", "template_id": "latch_1", "code": "module m_81ka1d(input en_5enc9o, input d_xeh35o, output reg q_omijnr);\n  wire w_oxgz2n;\n  assign w_oxgz2n = a_qwgeuz ^ b_gfqtyh;\n  assign y_7ptrap = a_qwgeuz ? w_oxgz2n : b_gfqtyh;\n  always @(*) begin\n    if (en_5enc9o) q_omijnr = d_xeh35o;\n    // other path leaves q_omijnr unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_omijnr' may not be assigned on all control paths."}
{"id": 1422, "label": "unused_signal", "template_id": "unused_1", "code": "module m_bbvqco(input a_6yy5gt, input b_n1kasx, output y_pji91b);\n  wire w_202mzp;\n  assign w_202mzp = a_93vfgy ^ b_aq1wxi;\n  assign y_2erx8g = a_93vfgy ? w_202mzp : b_aq1wxi;\n  wire t_j6b5cp;\n  assign t_j6b5cp = a_6yy5gt | b_n1kasx;\n  assign y_pji91b = a_6yy5gt & b_n1kasx;\nendmodule\n", "log": "Warning: declaration 't_j6b5cp' does not affect outputs."}
{"id": 1423, "label": "comb_loop", "template_id": "loop_0", "code": "module m_nqd99i(output a_pnncnj, output b_xrde08);\n  wire w_wyvod1;\n  assign w_wyvod1 = a_stprkc ^ b_7frilv;\n  assign y_qdqsvf = a_stprkc ? w_wyvod1 : b_7frilv;\n  assign a_pnncnj = b_xrde08;\n  assign b_xrde08 = a_pnncnj;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1424, "label": "clean", "template_id": "clean_0", "code": "module m_lnuu27(input a_c8ryxd, input b_tig3tq, output y_685g4p);\n  wire w_tm3r64;\n  assign w_tm3r64 = a_xojc6v ^ b_lec9ez;\n  assign y_qclprs = a_xojc6v ? w_tm3r64 : b_lec9ez;\n  assign y_685g4p = a_c8ryxd & b_tig3tq;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1425, "label": "missing_default", "template_id": "case_1", "code": "module m_nlitq1(input [1:0] sel_vcaiwm, output reg y_839nrb);\n  wire w_045axt;\n  assign w_045axt = a_vymiiu ^ b_fy6z9o;\n  assign y_oex91o = a_vymiiu ? w_045axt : b_fy6z9o;\n  always @(*) begin\n    case(sel_vcaiwm)\n      2'b00: y_839nrb = 1'b0;\n      2'b01: y_839nrb = 1'b1;\n      2'b10: y_839nrb = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1426, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_jsgwhk(input a_4lfxu0, input b_zvup1e, input c_k3tbxu, output y_d3rwx4);\n  wire w_wuzbhj;\n  assign w_wuzbhj = a_j2opzp ^ b_p41p9j;\n  assign y_usqrfr = a_j2opzp ? w_wuzbhj : b_p41p9j;\n  wire t_mz9mqy;\n  assign t_mz9mqy = a_4lfxu0 & b_zvup1e;\n  assign t_mz9mqy = (c_k3tbxu) ? a_4lfxu0 : b_zvup1e;\n  assign y_d3rwx4 = t_mz9mqy;\nendmodule\n", "log": "Error: net 't_mz9mqy' is assigned from more than one source."}
{"id": 1427, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_1rpyk4(input a_oo0hj5, input b_n92uzk, input c_j9lwbf, output y_g9r1av);\n  wire w_1fgf24;\n  assign w_1fgf24 = a_k0lqoc ^ b_lavz2x;\n  assign y_p3ecip = a_k0lqoc ? w_1fgf24 : b_lavz2x;\n  wire t_mti6pg;\n  assign t_mti6pg = a_oo0hj5 & b_n92uzk;\n  assign t_mti6pg = (c_j9lwbf) ? a_oo0hj5 : b_n92uzk;\n  assign y_g9r1av = t_mti6pg;\nendmodule\n", "log": "Error: net 't_mti6pg' is assigned from more than one source."}
{"id": 1428, "label": "clean", "template_id": "clean_0", "code": "module m_087gaq(input a_3fk4tu, input b_1ii7by, output y_5st64p);\n  wire w_o49rup;\n  assign w_o49rup = a_fnav21 ^ b_dd40gx;\n  assign y_1q4mpi = a_fnav21 ? w_o49rup : b_dd40gx;\n  assign y_5st64p = a_3fk4tu & b_1ii7by;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1429, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_q9lxv8(input a_2caxhk, input b_9xee27, input c_01kixv, output y_2jyalj);\n  wire w_nj2t1v;\n  assign w_nj2t1v = a_frxqug ^ b_9vuuuc;\n  assign y_hsyrg2 = a_frxqug ? w_nj2t1v : b_9vuuuc;\n  wire t_4u4p8f;\n  assign t_4u4p8f = a_2caxhk & b_9xee27;\n  assign t_4u4p8f = (c_01kixv) ? a_2caxhk : b_9xee27;\n  assign y_2jyalj = t_4u4p8f;\nendmodule\n", "log": "Error: net 't_4u4p8f' is assigned from more than one source."}
{"id": 1430, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_xhmos9(input clk_b4na7b, input d_7v21qo, output reg q_r9dfqb);\n  wire w_jdntoy;\n  assign w_jdntoy = a_iwtm63 ^ b_epwd54;\n  assign y_s975sb = a_iwtm63 ? w_jdntoy : b_epwd54;\n  always @(posedge clk_b4na7b) begin\n    q_r9dfqb = d_7v21qo;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_r9dfqb'."}
{"id": 1431, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_k0h7yo(input a_kbqcnb, b_m3qxuk output y_no7j59); assign y_no7j59 = a_kbqcnb & b_m3qxuk endmodule", "log": "Error: parse failed near port list."}
{"id": 1432, "label": "latch_inference", "template_id": "latch_1", "code": "module m_wee47y(input en_upgryd, input d_nzgadp, output reg q_x9szuh);\n  wire w_svq817;\n  assign w_svq817 = a_ikm167 ^ b_47fqzq;\n  assign y_rd1cv2 = a_ikm167 ? w_svq817 : b_47fqzq;\n  always @(*) begin\n    if (en_upgryd) q_x9szuh = d_nzgadp;\n    // other path leaves q_x9szuh unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_x9szuh' may not be assigned on all control paths."}
{"id": 1433, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_ci13mm(input clk_aiyjko, input d_1expf9, output reg q_qib7ut);\n  wire w_n717k5;\n  assign w_n717k5 = a_0s72ov ^ b_e7jrc0;\n  assign y_nzy3ug = a_0s72ov ? w_n717k5 : b_e7jrc0;\n  always @(posedge clk_aiyjko) begin\n    q_qib7ut = d_1expf9;\n    q_qib7ut = q_qib7ut;\n    // extra ops using tmp_6srfei\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_qib7ut'."}
{"id": 1434, "label": "clean", "template_id": "clean_0", "code": "module m_dmtot9(input a_z30euv, input b_5ffbm3, output y_ldsw2g);\n  wire w_omhyrv;\n  assign w_omhyrv = a_guuiz1 ^ b_4rb8bz;\n  assign y_e10ap1 = a_guuiz1 ? w_omhyrv : b_4rb8bz;\n  assign y_ldsw2g = a_z30euv & b_5ffbm3;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1435, "label": "latch_inference", "template_id": "latch_1", "code": "module m_xy9xgy(input en_dyfdjk, input d_kjn327, output reg q_omkvvd);\n  wire w_9ysab8;\n  assign w_9ysab8 = a_tqjmem ^ b_415nav;\n  assign y_yvgzyc = a_tqjmem ? w_9ysab8 : b_415nav;\n  always @(*) begin\n    if (en_dyfdjk) q_omkvvd = d_kjn327;\n    // other path leaves q_omkvvd unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_omkvvd' may not be assigned on all control paths."}
{"id": 1436, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_xlwti3(input clk_3skpbf, input d_42jpwx, output reg q_miiet2);\n  wire w_8qyl6v;\n  assign w_8qyl6v = a_4avh90 ^ b_mcel5t;\n  assign y_xzmxwc = a_4avh90 ? w_8qyl6v : b_mcel5t;\n  always @(posedge clk_3skpbf) begin\n    q_miiet2 = d_42jpwx;\n    q_miiet2 = q_miiet2;\n    // extra ops using tmp_cci9bf\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_miiet2'."}
{"id": 1437, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_yd8kz4(input a_4i1bvj, input b_3z2fwd, input c_fprhem, output y_3kmb2x);\n  wire w_vtm8tt;\n  assign w_vtm8tt = a_541uja ^ b_1rjfzm;\n  assign y_r3j0lr = a_541uja ? w_vtm8tt : b_1rjfzm;\n  wire t_17y944;\n  assign t_17y944 = a_4i1bvj & b_3z2fwd;\n  assign t_17y944 = c_fprhem;\n  assign y_3kmb2x = t_17y944;\nendmodule\n", "log": "Error: net 't_17y944' is assigned from more than one source."}
{"id": 1438, "label": "missing_default", "template_id": "case_1", "code": "module m_b8jslr(input [1:0] sel_5nw2ig, output reg y_9m6esd);\n  wire w_6s2gvt;\n  assign w_6s2gvt = a_es8ot5 ^ b_cynfv7;\n  assign y_cbz32t = a_es8ot5 ? w_6s2gvt : b_cynfv7;\n  always @(*) begin\n    case(sel_5nw2ig)\n      2'b00: y_9m6esd = 1'b0;\n      2'b01: y_9m6esd = 1'b1;\n      2'b10: y_9m6esd = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1439, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_ryud02(a_ogdhl5, b_fw0z8x, y_n4ud9y) input a_ogdhl5, b_fw0z8x; output y_n4ud9y assign y_n4ud9y = a_ogdhl5 | b_fw0z8x; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1440, "label": "width_mismatch", "template_id": "width_1", "code": "module m_ny1jal(input [4:0] a_w6w4vf, output [3:0] y_dxihcu);\n  wire w_4sdtcb;\n  assign w_4sdtcb = a_ejkani ^ b_kdbfom;\n  assign y_w8mnsj = a_ejkani ? w_4sdtcb : b_kdbfom;\n  wire p_rebrqy;\n  assign p_rebrqy = a_w6w4vf[0];\n  assign y_dxihcu = {p_rebrqy, a_w6w4vf[2:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_dxihcu'."}
{"id": 1441, "label": "clean", "template_id": "clean_0", "code": "module m_sajb7j(input a_j4s1xa, input b_4cs6dw, output y_7u7jqa);\n  wire w_pdle41;\n  assign w_pdle41 = a_m7vtn4 ^ b_zni40y;\n  assign y_9o8yo8 = a_m7vtn4 ? w_pdle41 : b_zni40y;\n  assign y_7u7jqa = a_j4s1xa & b_4cs6dw;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1442, "label": "missing_default", "template_id": "case_0", "code": "module m_vz4lqo(input [1:0] sel_3fd7ky, output reg y_xs4gcu);\n  wire w_e9jwk4;\n  assign w_e9jwk4 = a_d4300t ^ b_qennbb;\n  assign y_6s60zl = a_d4300t ? w_e9jwk4 : b_qennbb;\n  always @(*) begin\n    case(sel_3fd7ky)\n      2'b00: y_xs4gcu = 1'b0;\n      2'b01: y_xs4gcu = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1443, "label": "comb_loop", "template_id": "loop_1", "code": "module m_8o62ay(output a_iul9k6, output b_30jluz);\n  wire w_52k53z;\n  assign w_52k53z = a_u0qqy5 ^ b_twt2n4;\n  assign y_vcrgdc = a_u0qqy5 ? w_52k53z : b_twt2n4;\n  wire x_eeapix;\n  assign x_eeapix = a_iul9k6;\n  assign a_iul9k6 = b_30jluz;\n  assign b_30jluz = x_eeapix;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1444, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_fkd13h(input a_6j7eot, input b_0p89dd, input c_f8vgr9, output y_gd2pub);\n  wire w_gowsww;\n  assign w_gowsww = a_zjq2ka ^ b_mmp3pl;\n  assign y_ofmlrk = a_zjq2ka ? w_gowsww : b_mmp3pl;\n  wire t_7dp4b8;\n  assign t_7dp4b8 = a_6j7eot & b_0p89dd;\n  assign t_7dp4b8 = (c_f8vgr9) ? a_6j7eot : b_0p89dd;\n  assign y_gd2pub = t_7dp4b8;\nendmodule\n", "log": "Error: net 't_7dp4b8' is assigned from more than one source."}
{"id": 1445, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_u0uxzc(input a_ba16hp, input b_c8g4in, input c_4qgt1h, output y_9f1s38);\n  wire w_bz9qmu;\n  assign w_bz9qmu = a_mqywhg ^ b_as5qjr;\n  assign y_9hwabd = a_mqywhg ? w_bz9qmu : b_as5qjr;\n  wire t_3htaf7;\n  assign t_3htaf7 = a_ba16hp & b_c8g4in;\n  assign t_3htaf7 = c_4qgt1h;\n  assign y_9f1s38 = t_3htaf7;\nendmodule\n", "log": "Error: net 't_3htaf7' is assigned from more than one source."}
{"id": 1446, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_az3vvt(input a_mqgxyk, b_g279md output y_aseeq7); assign y_aseeq7 = a_mqgxyk & b_g279md endmodule", "log": "Error: parse failed near port list."}
{"id": 1447, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_ns4m2b(input a_k6v05z, input b_714708, input c_9u6kdz, output y_nbmfjn);\n  wire w_lmpq73;\n  assign w_lmpq73 = a_228wr8 ^ b_0nwoum;\n  assign y_jpsc9z = a_228wr8 ? w_lmpq73 : b_0nwoum;\n  wire t_0mvcge;\n  assign t_0mvcge = a_k6v05z & b_714708;\n  assign t_0mvcge = (c_9u6kdz) ? a_k6v05z : b_714708;\n  assign y_nbmfjn = t_0mvcge;\nendmodule\n", "log": "Error: net 't_0mvcge' is assigned from more than one source."}
{"id": 1448, "label": "unused_signal", "template_id": "unused_0", "code": "module m_4byss8(input a_pdsv00, input b_0vokkq, output y_yzfrxq);\n  wire w_7fid3l;\n  assign w_7fid3l = a_7zfgkb ^ b_78xqu2;\n  assign y_fkotn7 = a_7zfgkb ? w_7fid3l : b_78xqu2;\n  wire t_vtlg76;\n  assign y_yzfrxq = a_pdsv00 & b_0vokkq;\nendmodule\n", "log": "Warning: declaration 't_vtlg76' does not affect outputs."}
{"id": 1449, "label": "width_mismatch", "template_id": "width_0", "code": "module m_6whcgl(input [4:0] a_3axuzc, output [2:0] y_fw6dml);\n  wire w_zvsonb;\n  assign w_zvsonb = a_8t0f9i ^ b_azdrqt;\n  assign y_lotb89 = a_8t0f9i ? w_zvsonb : b_azdrqt;\n  assign y_fw6dml = a_3axuzc;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_fw6dml'."}
{"id": 1450, "label": "width_mismatch", "template_id": "width_1", "code": "module m_enn432(input [4:0] a_ziq8mo, output [0:0] y_036rxi);\n  wire w_0qs27f;\n  assign w_0qs27f = a_0mb17s ^ b_xyucda;\n  assign y_e5qyzx = a_0mb17s ? w_0qs27f : b_xyucda;\n  wire p_ewr0l3;\n  assign p_ewr0l3 = a_ziq8mo[0];\n  assign y_036rxi = {p_ewr0l3, a_ziq8mo[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_036rxi'."}
{"id": 1451, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_cgkj0t(input clk_u08h7g, input d_tl6tok, output reg q_ud2pde);\n  wire w_ixdfgy;\n  assign w_ixdfgy = a_p93e4o ^ b_1lkxa5;\n  assign y_ku4obk = a_p93e4o ? w_ixdfgy : b_1lkxa5;\n  always @(posedge clk_u08h7g) begin\n    q_ud2pde = d_tl6tok;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_ud2pde'."}
{"id": 1452, "label": "width_mismatch", "template_id": "width_1", "code": "module m_7zxv6j(input [7:0] a_g5wpi5, output [1:0] y_8lvxfw);\n  wire w_nwg9be;\n  assign w_nwg9be = a_2hugbx ^ b_96ryjb;\n  assign y_ewxkso = a_2hugbx ? w_nwg9be : b_96ryjb;\n  wire p_uxmqgx;\n  assign p_uxmqgx = a_g5wpi5[0];\n  assign y_8lvxfw = {p_uxmqgx, a_g5wpi5[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_8lvxfw'."}
{"id": 1453, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_qn8pxq(a_7v4jec, b_lswsvd, y_x6orc1) input a_7v4jec, b_lswsvd; output y_x6orc1 assign y_x6orc1 = a_7v4jec | b_lswsvd; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1454, "label": "clean", "template_id": "clean_0", "code": "module m_m2papx(input a_466sf6, input b_6w4ubx, output y_dmspna);\n  wire w_hcuxj0;\n  assign w_hcuxj0 = a_iem75n ^ b_gtbnqw;\n  assign y_4ta7ox = a_iem75n ? w_hcuxj0 : b_gtbnqw;\n  assign y_dmspna = a_466sf6 & b_6w4ubx;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1455, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_oe13gw(input a_qn3fhs, b_naa3qr output y_eobufc); assign y_eobufc = a_qn3fhs & b_naa3qr endmodule", "log": "Error: parse failed near port list."}
{"id": 1456, "label": "clean", "template_id": "clean_0", "code": "module m_o4ksgj(input a_amnxr9, input b_kn42m7, output y_zqrb3r);\n  wire w_2rvra1;\n  assign w_2rvra1 = a_qxwhuz ^ b_v578f7;\n  assign y_o60l60 = a_qxwhuz ? w_2rvra1 : b_v578f7;\n  assign y_zqrb3r = a_amnxr9 & b_kn42m7;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1457, "label": "unused_signal", "template_id": "unused_0", "code": "module m_ogy0j8(input a_jks69p, input b_tdyzzd, output y_lno3a2);\n  wire w_cfrzps;\n  assign w_cfrzps = a_i3ke4p ^ b_4x2h2v;\n  assign y_yma8hr = a_i3ke4p ? w_cfrzps : b_4x2h2v;\n  wire t_4iw61g;\n  assign y_lno3a2 = a_jks69p & b_tdyzzd;\nendmodule\n", "log": "Warning: declaration 't_4iw61g' does not affect outputs."}
{"id": 1458, "label": "clean", "template_id": "clean_0", "code": "module m_rclwt6(input a_vro1s9, input b_cgjhop, output y_vlye0j);\n  wire w_08awaf;\n  assign w_08awaf = a_m9kixr ^ b_7glh9s;\n  assign y_ujd7p5 = a_m9kixr ? w_08awaf : b_7glh9s;\n  assign y_vlye0j = a_vro1s9 & b_cgjhop;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1459, "label": "missing_default", "template_id": "case_0", "code": "module m_sspm3s(input [1:0] sel_ua8sgz, output reg y_88s4hs);\n  wire w_m3i8tw;\n  assign w_m3i8tw = a_ubmfa5 ^ b_0xb8rz;\n  assign y_fejgx9 = a_ubmfa5 ? w_m3i8tw : b_0xb8rz;\n  always @(*) begin\n    case(sel_ua8sgz)\n      2'b00: y_88s4hs = 1'b0;\n      2'b01: y_88s4hs = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1460, "label": "clean", "template_id": "clean_0", "code": "module m_f5g3se(input a_vrkxng, input b_tp2t7l, output y_0d2mb4);\n  wire w_i1u6j2;\n  assign w_i1u6j2 = a_1jbxl7 ^ b_m3zgwh;\n  assign y_xpbz98 = a_1jbxl7 ? w_i1u6j2 : b_m3zgwh;\n  assign y_0d2mb4 = a_vrkxng & b_tp2t7l;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1461, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_8q0rbv(input a_w77id9, input b_lfwpzg, input c_vqy1cw, output y_13ibku);\n  wire w_nhw2ba;\n  assign w_nhw2ba = a_u15zal ^ b_jiladm;\n  assign y_ukih4n = a_u15zal ? w_nhw2ba : b_jiladm;\n  wire t_7eddss;\n  assign t_7eddss = a_w77id9 & b_lfwpzg;\n  assign t_7eddss = c_vqy1cw;\n  assign y_13ibku = t_7eddss;\nendmodule\n", "log": "Error: net 't_7eddss' is assigned from more than one source."}
{"id": 1462, "label": "clean", "template_id": "clean_0", "code": "module m_ov1xg0(input a_9vn62a, input b_rfg9dn, output y_9cpqiz);\n  wire w_1yj9dl;\n  assign w_1yj9dl = a_w3s1ga ^ b_9deett;\n  assign y_7mq8ax = a_w3s1ga ? w_1yj9dl : b_9deett;\n  assign y_9cpqiz = a_9vn62a & b_rfg9dn;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1463, "label": "comb_loop", "template_id": "loop_0", "code": "module m_84ny5w(output a_bjafpk, output b_ll3fnz);\n  wire w_wa4zof;\n  assign w_wa4zof = a_jkwci4 ^ b_jlafti;\n  assign y_pk213u = a_jkwci4 ? w_wa4zof : b_jlafti;\n  assign a_bjafpk = b_ll3fnz;\n  assign b_ll3fnz = a_bjafpk;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1464, "label": "unused_signal", "template_id": "unused_0", "code": "module m_4lgjk7(input a_zwsgux, input b_gt78e6, output y_507rmx);\n  wire w_wxdzz7;\n  assign w_wxdzz7 = a_eb2l2d ^ b_u4gnyv;\n  assign y_5a7rh5 = a_eb2l2d ? w_wxdzz7 : b_u4gnyv;\n  wire t_qcq7gc;\n  assign y_507rmx = a_zwsgux & b_gt78e6;\nendmodule\n", "log": "Warning: declaration 't_qcq7gc' does not affect outputs."}
{"id": 1465, "label": "latch_inference", "template_id": "latch_1", "code": "module m_kf7msk(input en_4e1i26, input d_h9m395, output reg q_x9teuq);\n  wire w_yb5id7;\n  assign w_yb5id7 = a_2aji5h ^ b_8x2c4s;\n  assign y_5ppzqp = a_2aji5h ? w_yb5id7 : b_8x2c4s;\n  always @(*) begin\n    if (en_4e1i26) q_x9teuq = d_h9m395;\n    // other path leaves q_x9teuq unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_x9teuq' may not be assigned on all control paths."}
{"id": 1466, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_6donsu(input clk_ewosb0, input d_ia4cvn, output reg q_6278kl);\n  wire w_lmtg2i;\n  assign w_lmtg2i = a_pzzc6s ^ b_szfbow;\n  assign y_k3njnh = a_pzzc6s ? w_lmtg2i : b_szfbow;\n  always @(posedge clk_ewosb0) begin\n    q_6278kl = d_ia4cvn;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_6278kl'."}
{"id": 1467, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_uy08wu(a_5csaia, b_z629yc, y_sgxe0d) input a_5csaia, b_z629yc; output y_sgxe0d assign y_sgxe0d = a_5csaia | b_z629yc; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1468, "label": "clean", "template_id": "clean_0", "code": "module m_zrl5y9(input a_ige3zd, input b_1rtuad, output y_rddtyf);\n  wire w_8cd82x;\n  assign w_8cd82x = a_s3y474 ^ b_6fc33s;\n  assign y_wdiky1 = a_s3y474 ? w_8cd82x : b_6fc33s;\n  assign y_rddtyf = a_ige3zd & b_1rtuad;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1469, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_z00c3u(a_9ismxk, b_we3you, y_ytbekr) input a_9ismxk, b_we3you; output y_ytbekr assign y_ytbekr = a_9ismxk | b_we3you; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1470, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_kaqosi(input clk_mwk7o4, input d_59yy7l, output reg q_nuiq7a);\n  wire w_x6rlon;\n  assign w_x6rlon = a_012kfd ^ b_7i8re4;\n  assign y_r7gemm = a_012kfd ? w_x6rlon : b_7i8re4;\n  always @(posedge clk_mwk7o4) begin\n    q_nuiq7a = d_59yy7l;\n    q_nuiq7a = q_nuiq7a;\n    // extra ops using tmp_ta1qek\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_nuiq7a'."}
{"id": 1471, "label": "clean", "template_id": "clean_0", "code": "module m_qr9g3k(input a_d6sh8k, input b_2votru, output y_whuy1m);\n  wire w_yooed0;\n  assign w_yooed0 = a_a3ituc ^ b_8uyfuw;\n  assign y_67bgsn = a_a3ituc ? w_yooed0 : b_8uyfuw;\n  assign y_whuy1m = a_d6sh8k & b_2votru;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1472, "label": "comb_loop", "template_id": "loop_0", "code": "module m_r6wb2v(output a_4tce5s, output b_u54qj5);\n  wire w_mcrhe1;\n  assign w_mcrhe1 = a_x4id0l ^ b_k1u72a;\n  assign y_acm2di = a_x4id0l ? w_mcrhe1 : b_k1u72a;\n  assign a_4tce5s = b_u54qj5;\n  assign b_u54qj5 = a_4tce5s;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1473, "label": "clean", "template_id": "clean_0", "code": "module m_bi6cj7(input a_coq8cl, input b_mujs0d, output y_j45559);\n  wire w_n8jwqu;\n  assign w_n8jwqu = a_6r5u03 ^ b_41xoqf;\n  assign y_pl91rk = a_6r5u03 ? w_n8jwqu : b_41xoqf;\n  assign y_j45559 = a_coq8cl & b_mujs0d;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1474, "label": "latch_inference", "template_id": "latch_1", "code": "module m_nk8jqu(input en_lv3vik, input d_t957zm, output reg q_ub9yl4);\n  wire w_9fbgcu;\n  assign w_9fbgcu = a_geolex ^ b_368tbs;\n  assign y_zlnusp = a_geolex ? w_9fbgcu : b_368tbs;\n  always @(*) begin\n    if (en_lv3vik) q_ub9yl4 = d_t957zm;\n    // other path leaves q_ub9yl4 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_ub9yl4' may not be assigned on all control paths."}
{"id": 1475, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_1o00uu(input a_8z08gj, input b_ez4fko, input c_2kioli, output y_u600i9);\n  wire w_amxryh;\n  assign w_amxryh = a_8pds8u ^ b_zxgkl0;\n  assign y_bc65lv = a_8pds8u ? w_amxryh : b_zxgkl0;\n  wire t_r3czhf;\n  assign t_r3czhf = a_8z08gj & b_ez4fko;\n  assign t_r3czhf = (c_2kioli) ? a_8z08gj : b_ez4fko;\n  assign y_u600i9 = t_r3czhf;\nendmodule\n", "log": "Error: net 't_r3czhf' is assigned from more than one source."}
{"id": 1476, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_m4shx8(a_hrsxld, b_xuapnl, y_lga65x) input a_hrsxld, b_xuapnl; output y_lga65x assign y_lga65x = a_hrsxld | b_xuapnl; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1477, "label": "clean", "template_id": "clean_0", "code": "module m_evyle1(input a_encf2h, input b_e4i07k, output y_srnygo);\n  wire w_hopq0j;\n  assign w_hopq0j = a_t54z45 ^ b_u3ebrj;\n  assign y_reswmr = a_t54z45 ? w_hopq0j : b_u3ebrj;\n  assign y_srnygo = a_encf2h & b_e4i07k;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1478, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_6pjuzf(input a_4wygvn, input b_3o9ppr, input c_pjoia0, output y_uqyygn);\n  wire w_x77cdj;\n  assign w_x77cdj = a_xmbc0x ^ b_0u0o24;\n  assign y_s2i3p5 = a_xmbc0x ? w_x77cdj : b_0u0o24;\n  wire t_87g51e;\n  assign t_87g51e = a_4wygvn & b_3o9ppr;\n  assign t_87g51e = (c_pjoia0) ? a_4wygvn : b_3o9ppr;\n  assign y_uqyygn = t_87g51e;\nendmodule\n", "log": "Error: net 't_87g51e' is assigned from more than one source."}
{"id": 1479, "label": "clean", "template_id": "clean_0", "code": "module m_sq5dky(input a_ueh7ur, input b_m9g1bl, output y_hf2xlv);\n  wire w_d63ecx;\n  assign w_d63ecx = a_1xt8ez ^ b_yfmnau;\n  assign y_0bz16v = a_1xt8ez ? w_d63ecx : b_yfmnau;\n  assign y_hf2xlv = a_ueh7ur & b_m9g1bl;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1480, "label": "width_mismatch", "template_id": "width_0", "code": "module m_jdw3m9(input [7:0] a_xh61an, output [2:0] y_9x1l20);\n  wire w_qcz7w4;\n  assign w_qcz7w4 = a_be7hkw ^ b_c3n7qa;\n  assign y_xz2ksr = a_be7hkw ? w_qcz7w4 : b_c3n7qa;\n  assign y_9x1l20 = a_xh61an;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_9x1l20'."}
{"id": 1481, "label": "width_mismatch", "template_id": "width_0", "code": "module m_pqumvu(input [3:0] a_9bo54v, output [2:0] y_0hruvj);\n  wire w_btgqdd;\n  assign w_btgqdd = a_u9nw29 ^ b_g1vncs;\n  assign y_mjabcq = a_u9nw29 ? w_btgqdd : b_g1vncs;\n  assign y_0hruvj = a_9bo54v;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_0hruvj'."}
{"id": 1482, "label": "width_mismatch", "template_id": "width_1", "code": "module m_uo16l7(input [4:0] a_au7n9j, output [2:0] y_49najq);\n  wire w_zb2x13;\n  assign w_zb2x13 = a_059s1e ^ b_h6hp55;\n  assign y_gvpj23 = a_059s1e ? w_zb2x13 : b_h6hp55;\n  wire p_x2fpbq;\n  assign p_x2fpbq = a_au7n9j[0];\n  assign y_49najq = {p_x2fpbq, a_au7n9j[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_49najq'."}
{"id": 1483, "label": "latch_inference", "template_id": "latch_1", "code": "module m_4s6ncs(input en_xi4f8f, input d_gobyz8, output reg q_pc0se2);\n  wire w_baoe5z;\n  assign w_baoe5z = a_kda3m3 ^ b_8zcfq6;\n  assign y_zp58qp = a_kda3m3 ? w_baoe5z : b_8zcfq6;\n  always @(*) begin\n    if (en_xi4f8f) q_pc0se2 = d_gobyz8;\n    // other path leaves q_pc0se2 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_pc0se2' may not be assigned on all control paths."}
{"id": 1484, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_q8el3l(input a_kkefrl, input b_9wjlzz, input c_vzv81n, output y_g36o83);\n  wire w_ueybpq;\n  assign w_ueybpq = a_yjz5xx ^ b_t855dl;\n  assign y_d7qa6z = a_yjz5xx ? w_ueybpq : b_t855dl;\n  wire t_mqw1en;\n  assign t_mqw1en = a_kkefrl & b_9wjlzz;\n  assign t_mqw1en = (c_vzv81n) ? a_kkefrl : b_9wjlzz;\n  assign y_g36o83 = t_mqw1en;\nendmodule\n", "log": "Error: net 't_mqw1en' is assigned from more than one source."}
{"id": 1485, "label": "width_mismatch", "template_id": "width_0", "code": "module m_otqzxz(input [3:0] a_0qddiu, output [2:0] y_48iq9e);\n  wire w_92geg9;\n  assign w_92geg9 = a_4vll0p ^ b_t1kjtb;\n  assign y_cfg17v = a_4vll0p ? w_92geg9 : b_t1kjtb;\n  assign y_48iq9e = a_0qddiu;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_48iq9e'."}
{"id": 1486, "label": "comb_loop", "template_id": "loop_0", "code": "module m_wxlrwv(output a_j2v6x0, output b_gn8tmt);\n  wire w_lv9175;\n  assign w_lv9175 = a_t4zccm ^ b_dpg6wg;\n  assign y_czrgne = a_t4zccm ? w_lv9175 : b_dpg6wg;\n  assign a_j2v6x0 = b_gn8tmt;\n  assign b_gn8tmt = a_j2v6x0;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1487, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_4z9860(input a_z2qg59, b_bemwdo output y_lwlzea); assign y_lwlzea = a_z2qg59 & b_bemwdo endmodule", "log": "Error: parse failed near port list."}
{"id": 1488, "label": "unused_signal", "template_id": "unused_0", "code": "module m_ejsjyz(input a_byeagp, input b_i5ko1c, output y_9h6433);\n  wire w_o9e5m6;\n  assign w_o9e5m6 = a_qrkmdt ^ b_l9iy0r;\n  assign y_c9jghv = a_qrkmdt ? w_o9e5m6 : b_l9iy0r;\n  wire t_5g93gq;\n  assign y_9h6433 = a_byeagp & b_i5ko1c;\nendmodule\n", "log": "Warning: declaration 't_5g93gq' does not affect outputs."}
{"id": 1489, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_jtp0x7(a_ozb6so, b_1qjs8z, y_rnhuvf) input a_ozb6so, b_1qjs8z; output y_rnhuvf assign y_rnhuvf = a_ozb6so | b_1qjs8z; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1490, "label": "missing_default", "template_id": "case_0", "code": "module m_6jeefx(input [1:0] sel_rg5oip, output reg y_wl0t8m);\n  wire w_6k16y3;\n  assign w_6k16y3 = a_mrotng ^ b_75hk65;\n  assign y_4h3a32 = a_mrotng ? w_6k16y3 : b_75hk65;\n  always @(*) begin\n    case(sel_rg5oip)\n      2'b00: y_wl0t8m = 1'b0;\n      2'b01: y_wl0t8m = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1491, "label": "width_mismatch", "template_id": "width_1", "code": "module m_7fxvbs(input [2:0] a_qev57m, output [1:0] y_l270t8);\n  wire w_ep70n4;\n  assign w_ep70n4 = a_jivkri ^ b_725xx0;\n  assign y_a0uc7e = a_jivkri ? w_ep70n4 : b_725xx0;\n  wire p_6jepb5;\n  assign p_6jepb5 = a_qev57m[0];\n  assign y_l270t8 = {p_6jepb5, a_qev57m[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_l270t8'."}
{"id": 1492, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_ockf5l(input a_2e92j6, input b_n92mwz, input c_harxpj, output y_sdo3bc);\n  wire w_ltdaft;\n  assign w_ltdaft = a_8hrit1 ^ b_ir0zh2;\n  assign y_dp7ttw = a_8hrit1 ? w_ltdaft : b_ir0zh2;\n  wire t_c381r6;\n  assign t_c381r6 = a_2e92j6 & b_n92mwz;\n  assign t_c381r6 = (c_harxpj) ? a_2e92j6 : b_n92mwz;\n  assign y_sdo3bc = t_c381r6;\nendmodule\n", "log": "Error: net 't_c381r6' is assigned from more than one source."}
{"id": 1493, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_kh9p4m(input a_33xh42, b_80viuo output y_jrokrl); assign y_jrokrl = a_33xh42 & b_80viuo endmodule", "log": "Error: parse failed near port list."}
{"id": 1494, "label": "clean", "template_id": "clean_0", "code": "module m_7oyrha(input a_b47d16, input b_77wzv1, output y_dnvjpr);\n  wire w_jb0dk8;\n  assign w_jb0dk8 = a_86qk3l ^ b_vv587l;\n  assign y_gphc0u = a_86qk3l ? w_jb0dk8 : b_vv587l;\n  assign y_dnvjpr = a_b47d16 & b_77wzv1;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1495, "label": "unused_signal", "template_id": "unused_0", "code": "module m_72n5qy(input a_buw9jr, input b_j9x3s6, output y_ip29em);\n  wire w_1azzp4;\n  assign w_1azzp4 = a_t3q365 ^ b_s7uuzh;\n  assign y_vbov1o = a_t3q365 ? w_1azzp4 : b_s7uuzh;\n  wire t_556wi3;\n  assign y_ip29em = a_buw9jr & b_j9x3s6;\nendmodule\n", "log": "Warning: declaration 't_556wi3' does not affect outputs."}
{"id": 1496, "label": "comb_loop", "template_id": "loop_0", "code": "module m_w5szzl(output a_h9h0f7, output b_op5jxw);\n  wire w_e35rvu;\n  assign w_e35rvu = a_17jwrx ^ b_onczs0;\n  assign y_2v7p17 = a_17jwrx ? w_e35rvu : b_onczs0;\n  assign a_h9h0f7 = b_op5jxw;\n  assign b_op5jxw = a_h9h0f7;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1497, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_5qkwwg(input clk_sb84u6, input d_atvkdy, output reg q_r3o5x1);\n  wire w_gtkzjh;\n  assign w_gtkzjh = a_zn52ge ^ b_bb50i2;\n  assign y_s1vk9b = a_zn52ge ? w_gtkzjh : b_bb50i2;\n  always @(posedge clk_sb84u6) begin\n    q_r3o5x1 = d_atvkdy;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_r3o5x1'."}
{"id": 1498, "label": "unused_signal", "template_id": "unused_0", "code": "module m_neb177(input a_8xwv6x, input b_8pbzy7, output y_vxfy76);\n  wire w_1mbkgb;\n  assign w_1mbkgb = a_qff6l5 ^ b_7jcjk6;\n  assign y_lb71ry = a_qff6l5 ? w_1mbkgb : b_7jcjk6;\n  wire t_xw0wbv;\n  assign y_vxfy76 = a_8xwv6x & b_8pbzy7;\nendmodule\n", "log": "Warning: declaration 't_xw0wbv' does not affect outputs."}
{"id": 1499, "label": "missing_default", "template_id": "case_0", "code": "module m_rqf6ls(input [1:0] sel_9dclar, output reg y_8auhng);\n  wire w_ef10t9;\n  assign w_ef10t9 = a_txmk0q ^ b_156m0c;\n  assign y_igzcvc = a_txmk0q ? w_ef10t9 : b_156m0c;\n  always @(*) begin\n    case(sel_9dclar)\n      2'b00: y_8auhng = 1'b0;\n      2'b01: y_8auhng = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1500, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_22f9ey(input clk_n3hq2m, input d_qkjwye, output reg q_9uxwi9);\n  wire w_7oaytl;\n  assign w_7oaytl = a_urci8y ^ b_b0gloj;\n  assign y_ofncly = a_urci8y ? w_7oaytl : b_b0gloj;\n  always @(posedge clk_n3hq2m) begin\n    q_9uxwi9 = d_qkjwye;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_9uxwi9'."}
{"id": 1501, "label": "clean", "template_id": "clean_0", "code": "module m_gizmf1(input a_vt186c, input b_7468b3, output y_lq67aj);\n  wire w_h8klgs;\n  assign w_h8klgs = a_x2f2ve ^ b_lr66vd;\n  assign y_z56bvj = a_x2f2ve ? w_h8klgs : b_lr66vd;\n  assign y_lq67aj = a_vt186c & b_7468b3;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1502, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_tme5a2(input clk_nxfhk6, input d_uta4nf, output reg q_19avza);\n  wire w_l1ig2m;\n  assign w_l1ig2m = a_1akqc2 ^ b_t6934x;\n  assign y_a3ml8f = a_1akqc2 ? w_l1ig2m : b_t6934x;\n  always @(posedge clk_nxfhk6) begin\n    q_19avza = d_uta4nf;\n    q_19avza = q_19avza;\n    // extra ops using tmp_05vd6x\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_19avza'."}
{"id": 1503, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_kdmwpk(input a_ft5xo2, b_yc5u6p output y_jxp9c1); assign y_jxp9c1 = a_ft5xo2 & b_yc5u6p endmodule", "log": "Error: parse failed near port list."}
{"id": 1504, "label": "missing_default", "template_id": "case_0", "code": "module m_yr3x2d(input [1:0] sel_310iun, output reg y_p2cenq);\n  wire w_veklrp;\n  assign w_veklrp = a_o6fdpn ^ b_8938i7;\n  assign y_4opj49 = a_o6fdpn ? w_veklrp : b_8938i7;\n  always @(*) begin\n    case(sel_310iun)\n      2'b00: y_p2cenq = 1'b0;\n      2'b01: y_p2cenq = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1505, "label": "clean", "template_id": "clean_0", "code": "module m_n2chh9(input a_82ixae, input b_vhuhay, output y_89z10z);\n  wire w_p7jnbm;\n  assign w_p7jnbm = a_xq3xd8 ^ b_sg55w6;\n  assign y_l87doj = a_xq3xd8 ? w_p7jnbm : b_sg55w6;\n  assign y_89z10z = a_82ixae & b_vhuhay;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1506, "label": "width_mismatch", "template_id": "width_0", "code": "module m_0p2xvg(input [3:0] a_7dexp5, output [2:0] y_2iv98f);\n  wire w_ca71fo;\n  assign w_ca71fo = a_90izn9 ^ b_6w1if0;\n  assign y_jgwefs = a_90izn9 ? w_ca71fo : b_6w1if0;\n  assign y_2iv98f = a_7dexp5;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_2iv98f'."}
{"id": 1507, "label": "missing_default", "template_id": "case_1", "code": "module m_mg19fa(input [1:0] sel_8956qj, output reg y_97liya);\n  wire w_sywz6i;\n  assign w_sywz6i = a_70ueh0 ^ b_sj7ek9;\n  assign y_9iijiw = a_70ueh0 ? w_sywz6i : b_sj7ek9;\n  always @(*) begin\n    case(sel_8956qj)\n      2'b00: y_97liya = 1'b0;\n      2'b01: y_97liya = 1'b1;\n      2'b10: y_97liya = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1508, "label": "clean", "template_id": "clean_0", "code": "module m_ya4xrr(input a_znogwc, input b_fdqxzc, output y_uhhmbw);\n  wire w_dz9nkt;\n  assign w_dz9nkt = a_1ywu6s ^ b_m8c34t;\n  assign y_6bscdw = a_1ywu6s ? w_dz9nkt : b_m8c34t;\n  assign y_uhhmbw = a_znogwc & b_fdqxzc;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1509, "label": "missing_default", "template_id": "case_1", "code": "module m_jt18gq(input [1:0] sel_3gd1vg, output reg y_m9kuiz);\n  wire w_ocgs03;\n  assign w_ocgs03 = a_jtj9vg ^ b_9srsux;\n  assign y_lffexa = a_jtj9vg ? w_ocgs03 : b_9srsux;\n  always @(*) begin\n    case(sel_3gd1vg)\n      2'b00: y_m9kuiz = 1'b0;\n      2'b01: y_m9kuiz = 1'b1;\n      2'b10: y_m9kuiz = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1510, "label": "width_mismatch", "template_id": "width_0", "code": "module m_5hb8w6(input [15:0] a_jafzpf, output [1:0] y_j1ix1q);\n  wire w_iii3ve;\n  assign w_iii3ve = a_o7q9h5 ^ b_sogxlf;\n  assign y_184gyu = a_o7q9h5 ? w_iii3ve : b_sogxlf;\n  assign y_j1ix1q = a_jafzpf;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_j1ix1q'."}
{"id": 1511, "label": "comb_loop", "template_id": "loop_0", "code": "module m_pcjsrl(output a_m6w2x8, output b_ln0q1k);\n  wire w_vg0jkr;\n  assign w_vg0jkr = a_y6yv2u ^ b_nul3cc;\n  assign y_0mohsu = a_y6yv2u ? w_vg0jkr : b_nul3cc;\n  assign a_m6w2x8 = b_ln0q1k;\n  assign b_ln0q1k = a_m6w2x8;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1512, "label": "latch_inference", "template_id": "latch_1", "code": "module m_f33le3(input en_klnv0x, input d_7y94io, output reg q_37rctz);\n  wire w_2h0xzg;\n  assign w_2h0xzg = a_as08f8 ^ b_314v73;\n  assign y_j3xiin = a_as08f8 ? w_2h0xzg : b_314v73;\n  always @(*) begin\n    if (en_klnv0x) q_37rctz = d_7y94io;\n    // other path leaves q_37rctz unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_37rctz' may not be assigned on all control paths."}
{"id": 1513, "label": "latch_inference", "template_id": "latch_1", "code": "module m_wg5crb(input en_h8s9vy, input d_i7el1m, output reg q_yl02pn);\n  wire w_jarw7t;\n  assign w_jarw7t = a_6y3ujs ^ b_4kkzhd;\n  assign y_426xgk = a_6y3ujs ? w_jarw7t : b_4kkzhd;\n  always @(*) begin\n    if (en_h8s9vy) q_yl02pn = d_i7el1m;\n    // other path leaves q_yl02pn unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_yl02pn' may not be assigned on all control paths."}
{"id": 1514, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_qmfk64(a_gbmmpy, b_x5v63l, y_0g4vyx) input a_gbmmpy, b_x5v63l; output y_0g4vyx assign y_0g4vyx = a_gbmmpy | b_x5v63l; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1515, "label": "clean", "template_id": "clean_0", "code": "module m_1aiorq(input a_545uu9, input b_uqpwzb, output y_5oui16);\n  wire w_s5bdw0;\n  assign w_s5bdw0 = a_6c6p82 ^ b_7i2hah;\n  assign y_n69t83 = a_6c6p82 ? w_s5bdw0 : b_7i2hah;\n  assign y_5oui16 = a_545uu9 & b_uqpwzb;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1516, "label": "comb_loop", "template_id": "loop_1", "code": "module m_d3mmqu(output a_8bpnim, output b_7qkysf);\n  wire w_0a9plr;\n  assign w_0a9plr = a_1l3nxo ^ b_r39gda;\n  assign y_r5c4y6 = a_1l3nxo ? w_0a9plr : b_r39gda;\n  wire x_4dnw9z;\n  assign x_4dnw9z = a_8bpnim;\n  assign a_8bpnim = b_7qkysf;\n  assign b_7qkysf = x_4dnw9z;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1517, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_ek9xgy(input clk_h4wrek, input d_gnqskg, output reg q_x0327m);\n  wire w_96iuwr;\n  assign w_96iuwr = a_oqg9df ^ b_hzynuv;\n  assign y_dmp9kc = a_oqg9df ? w_96iuwr : b_hzynuv;\n  always @(posedge clk_h4wrek) begin\n    q_x0327m = d_gnqskg;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_x0327m'."}
{"id": 1518, "label": "clean", "template_id": "clean_0", "code": "module m_pvqlxj(input a_r1a6sr, input b_3t2unl, output y_6cfw7b);\n  wire w_38b9nl;\n  assign w_38b9nl = a_uyy53k ^ b_9db2u3;\n  assign y_9t1bki = a_uyy53k ? w_38b9nl : b_9db2u3;\n  assign y_6cfw7b = a_r1a6sr & b_3t2unl;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1519, "label": "missing_default", "template_id": "case_0", "code": "module m_millf0(input [1:0] sel_d13n2g, output reg y_hpwv76);\n  wire w_wt4lhv;\n  assign w_wt4lhv = a_4wc0vj ^ b_msu1om;\n  assign y_rbyrat = a_4wc0vj ? w_wt4lhv : b_msu1om;\n  always @(*) begin\n    case(sel_d13n2g)\n      2'b00: y_hpwv76 = 1'b0;\n      2'b01: y_hpwv76 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1520, "label": "width_mismatch", "template_id": "width_1", "code": "module m_5da8pn(input [15:0] a_92i5ez, output [0:0] y_rcv45f);\n  wire w_1gb9x3;\n  assign w_1gb9x3 = a_fbnqza ^ b_he320r;\n  assign y_ywq6vm = a_fbnqza ? w_1gb9x3 : b_he320r;\n  wire p_ilzaq8;\n  assign p_ilzaq8 = a_92i5ez[0];\n  assign y_rcv45f = {p_ilzaq8, a_92i5ez[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_rcv45f'."}
{"id": 1521, "label": "width_mismatch", "template_id": "width_1", "code": "module m_ysi9tl(input [3:0] a_efhcdf, output [2:0] y_gd8ukt);\n  wire w_4ahuws;\n  assign w_4ahuws = a_cg4hzc ^ b_rmoz9y;\n  assign y_t6nths = a_cg4hzc ? w_4ahuws : b_rmoz9y;\n  wire p_b18kvd;\n  assign p_b18kvd = a_efhcdf[0];\n  assign y_gd8ukt = {p_b18kvd, a_efhcdf[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_gd8ukt'."}
{"id": 1522, "label": "clean", "template_id": "clean_0", "code": "module m_lzqye0(input a_8mqvyu, input b_n04p92, output y_evek8v);\n  wire w_qabp7q;\n  assign w_qabp7q = a_7o1wbr ^ b_r785og;\n  assign y_5gli5r = a_7o1wbr ? w_qabp7q : b_r785og;\n  assign y_evek8v = a_8mqvyu & b_n04p92;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1523, "label": "width_mismatch", "template_id": "width_0", "code": "module m_hwxhuh(input [15:0] a_l9spsd, output [1:0] y_nopgl1);\n  wire w_v1asmi;\n  assign w_v1asmi = a_ifevsw ^ b_bcviij;\n  assign y_331g0s = a_ifevsw ? w_v1asmi : b_bcviij;\n  assign y_nopgl1 = a_l9spsd;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_nopgl1'."}
{"id": 1524, "label": "width_mismatch", "template_id": "width_1", "code": "module m_sq1m9l(input [7:0] a_kurlw7, output [0:0] y_slwrjy);\n  wire w_7menrm;\n  assign w_7menrm = a_hscfum ^ b_r5h4yo;\n  assign y_1ht7lw = a_hscfum ? w_7menrm : b_r5h4yo;\n  wire p_wpjlf2;\n  assign p_wpjlf2 = a_kurlw7[0];\n  assign y_slwrjy = {p_wpjlf2, a_kurlw7[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_slwrjy'."}
{"id": 1525, "label": "clean", "template_id": "clean_0", "code": "module m_ur6lfi(input a_gg37y6, input b_gzfxh7, output y_ntrncb);\n  wire w_wrp42v;\n  assign w_wrp42v = a_cj0gxg ^ b_xnocfj;\n  assign y_agiooe = a_cj0gxg ? w_wrp42v : b_xnocfj;\n  assign y_ntrncb = a_gg37y6 & b_gzfxh7;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1526, "label": "clean", "template_id": "clean_0", "code": "module m_6whskx(input a_1x38u6, input b_63n97p, output y_o7pknv);\n  wire w_e5nr2i;\n  assign w_e5nr2i = a_kt24g9 ^ b_1tycmt;\n  assign y_f5vhgn = a_kt24g9 ? w_e5nr2i : b_1tycmt;\n  assign y_o7pknv = a_1x38u6 & b_63n97p;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1527, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_7acnzt(input clk_oauyqb, input d_9n1d36, output reg q_hjjxnw);\n  wire w_398r8u;\n  assign w_398r8u = a_c5nktk ^ b_yp9ip7;\n  assign y_xb8grr = a_c5nktk ? w_398r8u : b_yp9ip7;\n  always @(posedge clk_oauyqb) begin\n    q_hjjxnw = d_9n1d36;\n    q_hjjxnw = q_hjjxnw;\n    // extra ops using tmp_33j78i\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_hjjxnw'."}
{"id": 1528, "label": "clean", "template_id": "clean_0", "code": "module m_dzxe75(input a_v4jv4g, input b_wlkfpa, output y_fia290);\n  wire w_o6vk5p;\n  assign w_o6vk5p = a_l7tclh ^ b_j1j45o;\n  assign y_6jzu3d = a_l7tclh ? w_o6vk5p : b_j1j45o;\n  assign y_fia290 = a_v4jv4g & b_wlkfpa;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1529, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_pi3185(input a_atnp55, input b_x4bnr3, input c_6ubzda, output y_z02vms);\n  wire w_smavvw;\n  assign w_smavvw = a_3jg3g6 ^ b_ua8sqz;\n  assign y_njnr68 = a_3jg3g6 ? w_smavvw : b_ua8sqz;\n  wire t_xq9zpw;\n  assign t_xq9zpw = a_atnp55 & b_x4bnr3;\n  assign t_xq9zpw = (c_6ubzda) ? a_atnp55 : b_x4bnr3;\n  assign y_z02vms = t_xq9zpw;\nendmodule\n", "log": "Error: net 't_xq9zpw' is assigned from more than one source."}
{"id": 1530, "label": "unused_signal", "template_id": "unused_1", "code": "module m_6g08la(input a_a1x0ne, input b_o0n2lb, output y_cbmgsg);\n  wire w_5msyik;\n  assign w_5msyik = a_bewsiw ^ b_omm8qq;\n  assign y_yj1vsn = a_bewsiw ? w_5msyik : b_omm8qq;\n  wire t_ntctwi;\n  assign t_ntctwi = a_a1x0ne | b_o0n2lb;\n  assign y_cbmgsg = a_a1x0ne & b_o0n2lb;\nendmodule\n", "log": "Warning: declaration 't_ntctwi' does not affect outputs."}
{"id": 1531, "label": "unused_signal", "template_id": "unused_1", "code": "module m_9unhqd(input a_15yg13, input b_uqi0c7, output y_6uww42);\n  wire w_9zmk1v;\n  assign w_9zmk1v = a_vcorg5 ^ b_ceql3s;\n  assign y_be312y = a_vcorg5 ? w_9zmk1v : b_ceql3s;\n  wire t_vczcto;\n  assign t_vczcto = a_15yg13 | b_uqi0c7;\n  assign y_6uww42 = a_15yg13 & b_uqi0c7;\nendmodule\n", "log": "Warning: declaration 't_vczcto' does not affect outputs."}
{"id": 1532, "label": "clean", "template_id": "clean_0", "code": "module m_phgkk8(input a_jsl4x4, input b_gwa06x, output y_r5cfn6);\n  wire w_litp34;\n  assign w_litp34 = a_lu769w ^ b_4qq3p8;\n  assign y_kiusy6 = a_lu769w ? w_litp34 : b_4qq3p8;\n  assign y_r5cfn6 = a_jsl4x4 & b_gwa06x;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1533, "label": "clean", "template_id": "clean_0", "code": "module m_aeiigp(input a_lxcztk, input b_7uu2o1, output y_vpcwu5);\n  wire w_1u0g63;\n  assign w_1u0g63 = a_netji9 ^ b_1tisfp;\n  assign y_rwzj1w = a_netji9 ? w_1u0g63 : b_1tisfp;\n  assign y_vpcwu5 = a_lxcztk & b_7uu2o1;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1534, "label": "width_mismatch", "template_id": "width_0", "code": "module m_1eib0h(input [15:0] a_qfxqs3, output [1:0] y_nslddb);\n  wire w_6ahtnq;\n  assign w_6ahtnq = a_idsnbb ^ b_ermmnw;\n  assign y_q19hxf = a_idsnbb ? w_6ahtnq : b_ermmnw;\n  assign y_nslddb = a_qfxqs3;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_nslddb'."}
{"id": 1535, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_gwrstz(a_rorlel, b_uq2p25, y_78oit5) input a_rorlel, b_uq2p25; output y_78oit5 assign y_78oit5 = a_rorlel | b_uq2p25; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1536, "label": "comb_loop", "template_id": "loop_1", "code": "module m_057tga(output a_iln9f2, output b_0rfa4w);\n  wire w_itpd0j;\n  assign w_itpd0j = a_qpasaz ^ b_aql2w1;\n  assign y_cx2b3l = a_qpasaz ? w_itpd0j : b_aql2w1;\n  wire x_61uvku;\n  assign x_61uvku = a_iln9f2;\n  assign a_iln9f2 = b_0rfa4w;\n  assign b_0rfa4w = x_61uvku;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1537, "label": "clean", "template_id": "clean_0", "code": "module m_xugvkv(input a_bqpltw, input b_i5bwdg, output y_kqou8s);\n  wire w_prz584;\n  assign w_prz584 = a_5rjxhh ^ b_b03t9b;\n  assign y_o8dgpy = a_5rjxhh ? w_prz584 : b_b03t9b;\n  assign y_kqou8s = a_bqpltw & b_i5bwdg;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1538, "label": "latch_inference", "template_id": "latch_0", "code": "module m_vm0knz(input en_f1kuz2, input d_pn8s0n, output reg q_z12tuz);\n  wire w_bp9fjd;\n  assign w_bp9fjd = a_23wxop ^ b_jvyy0v;\n  assign y_x23ygx = a_23wxop ? w_bp9fjd : b_jvyy0v;\n  always @(*) begin\n    if (en_f1kuz2) q_z12tuz = d_pn8s0n;\n  end\nendmodule\n", "log": "Warning: signal 'q_z12tuz' may not be assigned on all control paths."}
{"id": 1539, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_jugrq6(input clk_5uwomk, input d_6oetkf, output reg q_dcg6jr);\n  wire w_aenkim;\n  assign w_aenkim = a_bkn6gg ^ b_6a5sz7;\n  assign y_uj7gfn = a_bkn6gg ? w_aenkim : b_6a5sz7;\n  always @(posedge clk_5uwomk) begin\n    q_dcg6jr = d_6oetkf;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_dcg6jr'."}
{"id": 1540, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_wa68k5(input a_9yb8mp, input b_mazlrn, input c_b5h4y7, output y_mo0k6d);\n  wire w_u9vuj7;\n  assign w_u9vuj7 = a_wwh4c7 ^ b_9pscwr;\n  assign y_9uhn3w = a_wwh4c7 ? w_u9vuj7 : b_9pscwr;\n  wire t_srnq7g;\n  assign t_srnq7g = a_9yb8mp & b_mazlrn;\n  assign t_srnq7g = (c_b5h4y7) ? a_9yb8mp : b_mazlrn;\n  assign y_mo0k6d = t_srnq7g;\nendmodule\n", "log": "Error: net 't_srnq7g' is assigned from more than one source."}
{"id": 1541, "label": "clean", "template_id": "clean_0", "code": "module m_y5519b(input a_2ci6y4, input b_p92o3i, output y_092wz1);\n  wire w_4bd533;\n  assign w_4bd533 = a_9151zq ^ b_0kfjvt;\n  assign y_arqr8r = a_9151zq ? w_4bd533 : b_0kfjvt;\n  assign y_092wz1 = a_2ci6y4 & b_p92o3i;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1542, "label": "clean", "template_id": "clean_0", "code": "module m_6q5oeo(input a_w86pf9, input b_nslopn, output y_bc1sx4);\n  wire w_7k9olx;\n  assign w_7k9olx = a_ssm2li ^ b_t52nlw;\n  assign y_4ryshc = a_ssm2li ? w_7k9olx : b_t52nlw;\n  assign y_bc1sx4 = a_w86pf9 & b_nslopn;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1543, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_eoeckq(input clk_bk37eo, input d_qfz0d4, output reg q_znyske);\n  wire w_q1gy22;\n  assign w_q1gy22 = a_wvkrws ^ b_uoxmn2;\n  assign y_njxocb = a_wvkrws ? w_q1gy22 : b_uoxmn2;\n  always @(posedge clk_bk37eo) begin\n    q_znyske = d_qfz0d4;\n    q_znyske = q_znyske;\n    // extra ops using tmp_0l4eoi\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_znyske'."}
{"id": 1544, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_fwywo3(input a_271455, b_7hrp7g output y_q3mls9); assign y_q3mls9 = a_271455 & b_7hrp7g endmodule", "log": "Error: parse failed near port list."}
{"id": 1545, "label": "latch_inference", "template_id": "latch_0", "code": "module m_xz4uav(input en_0vzqkx, input d_6jrq6x, output reg q_por6ui);\n  wire w_7dmi60;\n  assign w_7dmi60 = a_txw0k1 ^ b_r5709v;\n  assign y_q462h9 = a_txw0k1 ? w_7dmi60 : b_r5709v;\n  always @(*) begin\n    if (en_0vzqkx) q_por6ui = d_6jrq6x;\n  end\nendmodule\n", "log": "Warning: signal 'q_por6ui' may not be assigned on all control paths."}
{"id": 1546, "label": "latch_inference", "template_id": "latch_0", "code": "module m_rnp43h(input en_bav8lo, input d_7ql1mw, output reg q_vkci38);\n  wire w_wgph9w;\n  assign w_wgph9w = a_thxtvu ^ b_ewag7v;\n  assign y_e876cu = a_thxtvu ? w_wgph9w : b_ewag7v;\n  always @(*) begin\n    if (en_bav8lo) q_vkci38 = d_7ql1mw;\n  end\nendmodule\n", "log": "Warning: signal 'q_vkci38' may not be assigned on all control paths."}
{"id": 1547, "label": "latch_inference", "template_id": "latch_1", "code": "module m_fkrgxb(input en_4jvaj0, input d_i9xwyg, output reg q_gy83hu);\n  wire w_erm2lu;\n  assign w_erm2lu = a_kullpj ^ b_14xdeh;\n  assign y_peb969 = a_kullpj ? w_erm2lu : b_14xdeh;\n  always @(*) begin\n    if (en_4jvaj0) q_gy83hu = d_i9xwyg;\n    // other path leaves q_gy83hu unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_gy83hu' may not be assigned on all control paths."}
{"id": 1548, "label": "clean", "template_id": "clean_0", "code": "module m_o5zg6y(input a_2bsxzb, input b_bmontw, output y_dz6d1e);\n  wire w_ms3tn0;\n  assign w_ms3tn0 = a_kp7mv0 ^ b_5h77lf;\n  assign y_kl5mb6 = a_kp7mv0 ? w_ms3tn0 : b_5h77lf;\n  assign y_dz6d1e = a_2bsxzb & b_bmontw;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1549, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_2zrp0v(input clk_zzhnom, input d_gqu43r, output reg q_8jwzbk);\n  wire w_kz4dym;\n  assign w_kz4dym = a_lwl4yv ^ b_vjkfjo;\n  assign y_hdgirx = a_lwl4yv ? w_kz4dym : b_vjkfjo;\n  always @(posedge clk_zzhnom) begin\n    q_8jwzbk = d_gqu43r;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_8jwzbk'."}
{"id": 1550, "label": "comb_loop", "template_id": "loop_1", "code": "module m_bbc2w1(output a_0rb8x8, output b_9zkl8s);\n  wire w_hperqx;\n  assign w_hperqx = a_y1qmo8 ^ b_we4tjh;\n  assign y_074i8k = a_y1qmo8 ? w_hperqx : b_we4tjh;\n  wire x_4kh2lt;\n  assign x_4kh2lt = a_0rb8x8;\n  assign a_0rb8x8 = b_9zkl8s;\n  assign b_9zkl8s = x_4kh2lt;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1551, "label": "width_mismatch", "template_id": "width_1", "code": "module m_nzbhgv(input [4:0] a_etoobj, output [3:0] y_7cey4l);\n  wire w_mk2kys;\n  assign w_mk2kys = a_pxshrj ^ b_v9cwjm;\n  assign y_86ut96 = a_pxshrj ? w_mk2kys : b_v9cwjm;\n  wire p_gnn0u1;\n  assign p_gnn0u1 = a_etoobj[0];\n  assign y_7cey4l = {p_gnn0u1, a_etoobj[2:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_7cey4l'."}
{"id": 1552, "label": "latch_inference", "template_id": "latch_1", "code": "module m_rqolf6(input en_w39qmf, input d_ioxkkm, output reg q_xa02m7);\n  wire w_jl3zs6;\n  assign w_jl3zs6 = a_6wn3xc ^ b_rrpp0o;\n  assign y_pffbct = a_6wn3xc ? w_jl3zs6 : b_rrpp0o;\n  always @(*) begin\n    if (en_w39qmf) q_xa02m7 = d_ioxkkm;\n    // other path leaves q_xa02m7 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_xa02m7' may not be assigned on all control paths."}
{"id": 1553, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_73xp2p(input a_3nvr8e, input b_y3xi6b, input c_it12mx, output y_1zx81z);\n  wire w_0vchvl;\n  assign w_0vchvl = a_x4j8zi ^ b_012u2l;\n  assign y_rkp0n8 = a_x4j8zi ? w_0vchvl : b_012u2l;\n  wire t_20fp2s;\n  assign t_20fp2s = a_3nvr8e & b_y3xi6b;\n  assign t_20fp2s = c_it12mx;\n  assign y_1zx81z = t_20fp2s;\nendmodule\n", "log": "Error: net 't_20fp2s' is assigned from more than one source."}
{"id": 1554, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_j1e3zu(input a_ozce8u, input b_2ij96q, input c_qhnmk9, output y_qvme6g);\n  wire w_k9jt52;\n  assign w_k9jt52 = a_pcl142 ^ b_el3d1c;\n  assign y_yzbyh7 = a_pcl142 ? w_k9jt52 : b_el3d1c;\n  wire t_s3458j;\n  assign t_s3458j = a_ozce8u & b_2ij96q;\n  assign t_s3458j = (c_qhnmk9) ? a_ozce8u : b_2ij96q;\n  assign y_qvme6g = t_s3458j;\nendmodule\n", "log": "Error: net 't_s3458j' is assigned from more than one source."}
{"id": 1555, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_ad7h2l(input clk_x73tko, input d_ac3sgq, output reg q_bgj9h9);\n  wire w_rscjop;\n  assign w_rscjop = a_8qgp1f ^ b_qnqiqo;\n  assign y_9th4oy = a_8qgp1f ? w_rscjop : b_qnqiqo;\n  always @(posedge clk_x73tko) begin\n    q_bgj9h9 = d_ac3sgq;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_bgj9h9'."}
{"id": 1556, "label": "comb_loop", "template_id": "loop_0", "code": "module m_5qfof2(output a_ngxyxh, output b_5egdnz);\n  wire w_aip1hp;\n  assign w_aip1hp = a_qmoilp ^ b_1oast0;\n  assign y_yafvnr = a_qmoilp ? w_aip1hp : b_1oast0;\n  assign a_ngxyxh = b_5egdnz;\n  assign b_5egdnz = a_ngxyxh;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1557, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_8tvsol(input a_rgedw5, b_vdnr14 output y_8k51qg); assign y_8k51qg = a_rgedw5 & b_vdnr14 endmodule", "log": "Error: parse failed near port list."}
{"id": 1558, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_8dzygg(input clk_pac1l0, input d_tx2zsf, output reg q_iv7x4a);\n  wire w_vt0quf;\n  assign w_vt0quf = a_4or834 ^ b_lmbn6x;\n  assign y_04ul0v = a_4or834 ? w_vt0quf : b_lmbn6x;\n  always @(posedge clk_pac1l0) begin\n    q_iv7x4a = d_tx2zsf;\n    q_iv7x4a = q_iv7x4a;\n    // extra ops using tmp_7mo6as\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_iv7x4a'."}
{"id": 1559, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_64x5wd(a_r66wfb, b_8813oq, y_we5852) input a_r66wfb, b_8813oq; output y_we5852 assign y_we5852 = a_r66wfb | b_8813oq; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1560, "label": "clean", "template_id": "clean_0", "code": "module m_lvyceh(input a_0est8c, input b_s64fzi, output y_hzs2ov);\n  wire w_yuhmra;\n  assign w_yuhmra = a_25jc30 ^ b_hjjd62;\n  assign y_v506co = a_25jc30 ? w_yuhmra : b_hjjd62;\n  assign y_hzs2ov = a_0est8c & b_s64fzi;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1561, "label": "clean", "template_id": "clean_0", "code": "module m_hd11fo(input a_w0luxm, input b_7y233a, output y_tyeaxh);\n  wire w_qea0jg;\n  assign w_qea0jg = a_pj8ka2 ^ b_ja2rxn;\n  assign y_1za5oi = a_pj8ka2 ? w_qea0jg : b_ja2rxn;\n  assign y_tyeaxh = a_w0luxm & b_7y233a;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1562, "label": "comb_loop", "template_id": "loop_1", "code": "module m_7w5dvt(output a_epcc6p, output b_u4tjpw);\n  wire w_gwfg18;\n  assign w_gwfg18 = a_79yb1b ^ b_akuqzv;\n  assign y_hyewij = a_79yb1b ? w_gwfg18 : b_akuqzv;\n  wire x_fmilor;\n  assign x_fmilor = a_epcc6p;\n  assign a_epcc6p = b_u4tjpw;\n  assign b_u4tjpw = x_fmilor;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1563, "label": "missing_default", "template_id": "case_0", "code": "module m_xw49jn(input [1:0] sel_sy8f7o, output reg y_oihmmd);\n  wire w_5sa45n;\n  assign w_5sa45n = a_zdz5dh ^ b_oo9v08;\n  assign y_ulbay5 = a_zdz5dh ? w_5sa45n : b_oo9v08;\n  always @(*) begin\n    case(sel_sy8f7o)\n      2'b00: y_oihmmd = 1'b0;\n      2'b01: y_oihmmd = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1564, "label": "clean", "template_id": "clean_0", "code": "module m_g4jyt1(input a_5f9zy8, input b_d82hyu, output y_vvvc5k);\n  wire w_odec35;\n  assign w_odec35 = a_y61koy ^ b_ywad3n;\n  assign y_83wluw = a_y61koy ? w_odec35 : b_ywad3n;\n  assign y_vvvc5k = a_5f9zy8 & b_d82hyu;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1565, "label": "missing_default", "template_id": "case_0", "code": "module m_8xu3wx(input [1:0] sel_u0xqhp, output reg y_lzs9tt);\n  wire w_seljzg;\n  assign w_seljzg = a_qd5h1h ^ b_7338du;\n  assign y_wythxb = a_qd5h1h ? w_seljzg : b_7338du;\n  always @(*) begin\n    case(sel_u0xqhp)\n      2'b00: y_lzs9tt = 1'b0;\n      2'b01: y_lzs9tt = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1566, "label": "clean", "template_id": "clean_0", "code": "module m_4tmx0l(input a_glpqou, input b_22srvl, output y_tsn8df);\n  wire w_kuwo9a;\n  assign w_kuwo9a = a_gg8v91 ^ b_xp72mj;\n  assign y_5191qu = a_gg8v91 ? w_kuwo9a : b_xp72mj;\n  assign y_tsn8df = a_glpqou & b_22srvl;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1567, "label": "width_mismatch", "template_id": "width_1", "code": "module m_gx6pfl(input [2:0] a_zz7rp8, output [1:0] y_gw5suu);\n  wire w_z3sz8t;\n  assign w_z3sz8t = a_un4uc2 ^ b_bihtb7;\n  assign y_sl53jd = a_un4uc2 ? w_z3sz8t : b_bihtb7;\n  wire p_2eqgya;\n  assign p_2eqgya = a_zz7rp8[0];\n  assign y_gw5suu = {p_2eqgya, a_zz7rp8[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_gw5suu'."}
{"id": 1568, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_4joqdh(a_yx8g6x, b_2s04yw, y_0ioskf) input a_yx8g6x, b_2s04yw; output y_0ioskf assign y_0ioskf = a_yx8g6x | b_2s04yw; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1569, "label": "clean", "template_id": "clean_0", "code": "module m_i6agea(input a_vfql48, input b_1y4hi4, output y_zqlndm);\n  wire w_9jbihw;\n  assign w_9jbihw = a_o4n1aw ^ b_k1p64t;\n  assign y_7iugl5 = a_o4n1aw ? w_9jbihw : b_k1p64t;\n  assign y_zqlndm = a_vfql48 & b_1y4hi4;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1570, "label": "comb_loop", "template_id": "loop_0", "code": "module m_c716oz(output a_bk0czv, output b_nhf6k1);\n  wire w_9b8u43;\n  assign w_9b8u43 = a_nusviz ^ b_zyn5ef;\n  assign y_279jxm = a_nusviz ? w_9b8u43 : b_zyn5ef;\n  assign a_bk0czv = b_nhf6k1;\n  assign b_nhf6k1 = a_bk0czv;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1571, "label": "clean", "template_id": "clean_0", "code": "module m_lje4zq(input a_ocokmv, input b_78mypf, output y_vyjmys);\n  wire w_767ht1;\n  assign w_767ht1 = a_qaog8d ^ b_9dhcp7;\n  assign y_8va5dl = a_qaog8d ? w_767ht1 : b_9dhcp7;\n  assign y_vyjmys = a_ocokmv & b_78mypf;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1572, "label": "unused_signal", "template_id": "unused_1", "code": "module m_zwr85p(input a_dm614w, input b_alookq, output y_3nkyxy);\n  wire w_1d682n;\n  assign w_1d682n = a_1y525b ^ b_3bvfer;\n  assign y_973qs4 = a_1y525b ? w_1d682n : b_3bvfer;\n  wire t_iwxw2t;\n  assign t_iwxw2t = a_dm614w | b_alookq;\n  assign y_3nkyxy = a_dm614w & b_alookq;\nendmodule\n", "log": "Warning: declaration 't_iwxw2t' does not affect outputs."}
{"id": 1573, "label": "unused_signal", "template_id": "unused_1", "code": "module m_akqsmy(input a_pehjg9, input b_gmp2x6, output y_gy83g5);\n  wire w_4txewp;\n  assign w_4txewp = a_ccw6gn ^ b_we99j8;\n  assign y_av1htz = a_ccw6gn ? w_4txewp : b_we99j8;\n  wire t_iwxvcf;\n  assign t_iwxvcf = a_pehjg9 | b_gmp2x6;\n  assign y_gy83g5 = a_pehjg9 & b_gmp2x6;\nendmodule\n", "log": "Warning: declaration 't_iwxvcf' does not affect outputs."}
{"id": 1574, "label": "width_mismatch", "template_id": "width_0", "code": "module m_rrsulg(input [3:0] a_3h43jq, output [2:0] y_no5zgd);\n  wire w_2sq5j9;\n  assign w_2sq5j9 = a_r18dgn ^ b_16dh2r;\n  assign y_v5lz38 = a_r18dgn ? w_2sq5j9 : b_16dh2r;\n  assign y_no5zgd = a_3h43jq;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_no5zgd'."}
{"id": 1575, "label": "width_mismatch", "template_id": "width_0", "code": "module m_y8bajt(input [7:0] a_jp0yy9, output [2:0] y_mh855j);\n  wire w_n31pyo;\n  assign w_n31pyo = a_04q9b7 ^ b_kilxvc;\n  assign y_9vq31h = a_04q9b7 ? w_n31pyo : b_kilxvc;\n  assign y_mh855j = a_jp0yy9;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_mh855j'."}
{"id": 1576, "label": "missing_default", "template_id": "case_0", "code": "module m_rgnu2p(input [1:0] sel_pk888e, output reg y_anfjal);\n  wire w_22ok06;\n  assign w_22ok06 = a_w2no4w ^ b_hdayzg;\n  assign y_pr6oyz = a_w2no4w ? w_22ok06 : b_hdayzg;\n  always @(*) begin\n    case(sel_pk888e)\n      2'b00: y_anfjal = 1'b0;\n      2'b01: y_anfjal = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1577, "label": "clean", "template_id": "clean_0", "code": "module m_16uqmt(input a_tjln2j, input b_5b1tng, output y_dhko3p);\n  wire w_xgelr4;\n  assign w_xgelr4 = a_qvmtam ^ b_9jwvqd;\n  assign y_jdezdc = a_qvmtam ? w_xgelr4 : b_9jwvqd;\n  assign y_dhko3p = a_tjln2j & b_5b1tng;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1578, "label": "latch_inference", "template_id": "latch_0", "code": "module m_aaqwkq(input en_1f8vyu, input d_ec5bgu, output reg q_o81vr1);\n  wire w_7h1gxr;\n  assign w_7h1gxr = a_br7lu8 ^ b_d46xom;\n  assign y_qefou8 = a_br7lu8 ? w_7h1gxr : b_d46xom;\n  always @(*) begin\n    if (en_1f8vyu) q_o81vr1 = d_ec5bgu;\n  end\nendmodule\n", "log": "Warning: signal 'q_o81vr1' may not be assigned on all control paths."}
{"id": 1579, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_nzclyb(input a_ga9xxc, input b_e63h61, input c_e51znu, output y_do1xi1);\n  wire w_q3rd2n;\n  assign w_q3rd2n = a_fksai5 ^ b_n8yi8h;\n  assign y_4v0fqs = a_fksai5 ? w_q3rd2n : b_n8yi8h;\n  wire t_n08fvh;\n  assign t_n08fvh = a_ga9xxc & b_e63h61;\n  assign t_n08fvh = c_e51znu;\n  assign y_do1xi1 = t_n08fvh;\nendmodule\n", "log": "Error: net 't_n08fvh' is assigned from more than one source."}
{"id": 1580, "label": "missing_default", "template_id": "case_1", "code": "module m_q2huji(input [1:0] sel_7jbzu5, output reg y_mslqii);\n  wire w_tj3iqe;\n  assign w_tj3iqe = a_adi3h3 ^ b_9w1yru;\n  assign y_cxlrgf = a_adi3h3 ? w_tj3iqe : b_9w1yru;\n  always @(*) begin\n    case(sel_7jbzu5)\n      2'b00: y_mslqii = 1'b0;\n      2'b01: y_mslqii = 1'b1;\n      2'b10: y_mslqii = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1581, "label": "missing_default", "template_id": "case_0", "code": "module m_3j0waz(input [1:0] sel_mnv2ty, output reg y_to60nj);\n  wire w_qrayla;\n  assign w_qrayla = a_sqird6 ^ b_5gfqrw;\n  assign y_0dqlqe = a_sqird6 ? w_qrayla : b_5gfqrw;\n  always @(*) begin\n    case(sel_mnv2ty)\n      2'b00: y_to60nj = 1'b0;\n      2'b01: y_to60nj = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1582, "label": "missing_default", "template_id": "case_1", "code": "module m_l0bmpy(input [1:0] sel_j1u55a, output reg y_ayg98z);\n  wire w_rtbk5i;\n  assign w_rtbk5i = a_rv9ypp ^ b_848ysf;\n  assign y_6tfbuc = a_rv9ypp ? w_rtbk5i : b_848ysf;\n  always @(*) begin\n    case(sel_j1u55a)\n      2'b00: y_ayg98z = 1'b0;\n      2'b01: y_ayg98z = 1'b1;\n      2'b10: y_ayg98z = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1583, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_7wf0md(input a_3tanx6, input b_pp283x, input c_rarjc9, output y_z6euv2);\n  wire w_3ec7a2;\n  assign w_3ec7a2 = a_qyxhep ^ b_bf7atp;\n  assign y_yufw76 = a_qyxhep ? w_3ec7a2 : b_bf7atp;\n  wire t_nfddgv;\n  assign t_nfddgv = a_3tanx6 & b_pp283x;\n  assign t_nfddgv = c_rarjc9;\n  assign y_z6euv2 = t_nfddgv;\nendmodule\n", "log": "Error: net 't_nfddgv' is assigned from more than one source."}
{"id": 1584, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_n2f1vq(input clk_2k1b5y, input d_8aeiwp, output reg q_40neto);\n  wire w_bjjbf3;\n  assign w_bjjbf3 = a_34hl2g ^ b_wpzjzm;\n  assign y_1yavcc = a_34hl2g ? w_bjjbf3 : b_wpzjzm;\n  always @(posedge clk_2k1b5y) begin\n    q_40neto = d_8aeiwp;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_40neto'."}
{"id": 1585, "label": "clean", "template_id": "clean_0", "code": "module m_3ulmnl(input a_gvf6gu, input b_ytfxyx, output y_p410oc);\n  wire w_4r6g23;\n  assign w_4r6g23 = a_u0vo7o ^ b_3268ok;\n  assign y_5f1iu7 = a_u0vo7o ? w_4r6g23 : b_3268ok;\n  assign y_p410oc = a_gvf6gu & b_ytfxyx;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1586, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_m1fw2h(a_gslnpm, b_gy8eyk, y_77rxxp) input a_gslnpm, b_gy8eyk; output y_77rxxp assign y_77rxxp = a_gslnpm | b_gy8eyk; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1587, "label": "clean", "template_id": "clean_0", "code": "module m_bdcs9o(input a_wrc884, input b_jgvr4a, output y_6llvmb);\n  wire w_w9sfu6;\n  assign w_w9sfu6 = a_cujlcg ^ b_4g4yne;\n  assign y_t4v2ev = a_cujlcg ? w_w9sfu6 : b_4g4yne;\n  assign y_6llvmb = a_wrc884 & b_jgvr4a;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1588, "label": "comb_loop", "template_id": "loop_0", "code": "module m_w6b0eu(output a_0805pe, output b_vrah8b);\n  wire w_hbi367;\n  assign w_hbi367 = a_24mdk2 ^ b_sd67r9;\n  assign y_5hfmv9 = a_24mdk2 ? w_hbi367 : b_sd67r9;\n  assign a_0805pe = b_vrah8b;\n  assign b_vrah8b = a_0805pe;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1589, "label": "comb_loop", "template_id": "loop_0", "code": "module m_qf361k(output a_2f26cs, output b_tjgzr9);\n  wire w_au98aj;\n  assign w_au98aj = a_khmgod ^ b_bsghyf;\n  assign y_3jd666 = a_khmgod ? w_au98aj : b_bsghyf;\n  assign a_2f26cs = b_tjgzr9;\n  assign b_tjgzr9 = a_2f26cs;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1590, "label": "width_mismatch", "template_id": "width_0", "code": "module m_47gffw(input [2:0] a_u64u2n, output [1:0] y_iuygae);\n  wire w_0mjy7j;\n  assign w_0mjy7j = a_dnx806 ^ b_qpepwv;\n  assign y_sq7mtm = a_dnx806 ? w_0mjy7j : b_qpepwv;\n  assign y_iuygae = a_u64u2n;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_iuygae'."}
{"id": 1591, "label": "missing_default", "template_id": "case_0", "code": "module m_ouzmfx(input [1:0] sel_8smgg6, output reg y_1owkn4);\n  wire w_rjvpq2;\n  assign w_rjvpq2 = a_vpqygh ^ b_3ezwch;\n  assign y_6xrdvm = a_vpqygh ? w_rjvpq2 : b_3ezwch;\n  always @(*) begin\n    case(sel_8smgg6)\n      2'b00: y_1owkn4 = 1'b0;\n      2'b01: y_1owkn4 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1592, "label": "clean", "template_id": "clean_0", "code": "module m_3enc2e(input a_mpht82, input b_rfi7pw, output y_ycdd2l);\n  wire w_iu9mr6;\n  assign w_iu9mr6 = a_2gqw6r ^ b_ord13y;\n  assign y_hncmog = a_2gqw6r ? w_iu9mr6 : b_ord13y;\n  assign y_ycdd2l = a_mpht82 & b_rfi7pw;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1593, "label": "clean", "template_id": "clean_0", "code": "module m_t4qj7o(input a_uyxcnu, input b_2o7i65, output y_2o5xj8);\n  wire w_l4n926;\n  assign w_l4n926 = a_fw7i05 ^ b_epy1hw;\n  assign y_s7t90l = a_fw7i05 ? w_l4n926 : b_epy1hw;\n  assign y_2o5xj8 = a_uyxcnu & b_2o7i65;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1594, "label": "clean", "template_id": "clean_0", "code": "module m_1saf15(input a_34ll2j, input b_uy7vds, output y_mse18p);\n  wire w_6jf639;\n  assign w_6jf639 = a_6qdyy3 ^ b_lfutxf;\n  assign y_5r25b7 = a_6qdyy3 ? w_6jf639 : b_lfutxf;\n  assign y_mse18p = a_34ll2j & b_uy7vds;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1595, "label": "clean", "template_id": "clean_0", "code": "module m_mt6x9d(input a_ehwfvn, input b_e7c8nr, output y_zjh1ah);\n  wire w_7dpc4e;\n  assign w_7dpc4e = a_8eq1ap ^ b_4s6gwo;\n  assign y_634d3p = a_8eq1ap ? w_7dpc4e : b_4s6gwo;\n  assign y_zjh1ah = a_ehwfvn & b_e7c8nr;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1596, "label": "width_mismatch", "template_id": "width_0", "code": "module m_08qw95(input [3:0] a_5vea46, output [2:0] y_wu5kpd);\n  wire w_hxhr8y;\n  assign w_hxhr8y = a_qme9zs ^ b_xxj2sr;\n  assign y_isuz3n = a_qme9zs ? w_hxhr8y : b_xxj2sr;\n  assign y_wu5kpd = a_5vea46;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_wu5kpd'."}
{"id": 1597, "label": "clean", "template_id": "clean_0", "code": "module m_wgxuvj(input a_i132nh, input b_41owvj, output y_w2mgj7);\n  wire w_t5jbfd;\n  assign w_t5jbfd = a_i9gc3l ^ b_goflao;\n  assign y_bhprdw = a_i9gc3l ? w_t5jbfd : b_goflao;\n  assign y_w2mgj7 = a_i132nh & b_41owvj;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1598, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_b04k0e(input clk_olclth, input d_8scbb8, output reg q_i57xbz);\n  wire w_1r5r1v;\n  assign w_1r5r1v = a_ovffxr ^ b_6fkc5s;\n  assign y_6x0epk = a_ovffxr ? w_1r5r1v : b_6fkc5s;\n  always @(posedge clk_olclth) begin\n    q_i57xbz = d_8scbb8;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_i57xbz'."}
{"id": 1599, "label": "clean", "template_id": "clean_0", "code": "module m_mq4xvs(input a_ndv2yw, input b_kxs1dx, output y_75lqjm);\n  wire w_07busb;\n  assign w_07busb = a_0i7wfk ^ b_sx5jk0;\n  assign y_avu6zd = a_0i7wfk ? w_07busb : b_sx5jk0;\n  assign y_75lqjm = a_ndv2yw & b_kxs1dx;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1600, "label": "clean", "template_id": "clean_0", "code": "module m_g7k344(input a_h1bog5, input b_9s392o, output y_5dbjkr);\n  wire w_toen57;\n  assign w_toen57 = a_rzrx75 ^ b_f63voh;\n  assign y_3dnqru = a_rzrx75 ? w_toen57 : b_f63voh;\n  assign y_5dbjkr = a_h1bog5 & b_9s392o;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1601, "label": "latch_inference", "template_id": "latch_1", "code": "module m_f81kpv(input en_wgvu4t, input d_sfgtpd, output reg q_g7rnf6);\n  wire w_8vfiei;\n  assign w_8vfiei = a_d4pxwc ^ b_3omkv1;\n  assign y_ccmk7v = a_d4pxwc ? w_8vfiei : b_3omkv1;\n  always @(*) begin\n    if (en_wgvu4t) q_g7rnf6 = d_sfgtpd;\n    // other path leaves q_g7rnf6 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_g7rnf6' may not be assigned on all control paths."}
{"id": 1602, "label": "clean", "template_id": "clean_0", "code": "module m_fj6q24(input a_500pnl, input b_xguc7j, output y_gm9ra3);\n  wire w_dtkyvm;\n  assign w_dtkyvm = a_uo4tba ^ b_z7jn2v;\n  assign y_yxsvlr = a_uo4tba ? w_dtkyvm : b_z7jn2v;\n  assign y_gm9ra3 = a_500pnl & b_xguc7j;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1603, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_4caww9(input a_9aqb6y, input b_vd2ak9, input c_dumixq, output y_nkw0r2);\n  wire w_6mmgow;\n  assign w_6mmgow = a_emaxo6 ^ b_ub2266;\n  assign y_8viljj = a_emaxo6 ? w_6mmgow : b_ub2266;\n  wire t_6t8yij;\n  assign t_6t8yij = a_9aqb6y & b_vd2ak9;\n  assign t_6t8yij = c_dumixq;\n  assign y_nkw0r2 = t_6t8yij;\nendmodule\n", "log": "Error: net 't_6t8yij' is assigned from more than one source."}
{"id": 1604, "label": "clean", "template_id": "clean_0", "code": "module m_463pj4(input a_byucgd, input b_74scey, output y_uac0co);\n  wire w_btk1es;\n  assign w_btk1es = a_t9c5bh ^ b_lj2wnp;\n  assign y_qi4sdd = a_t9c5bh ? w_btk1es : b_lj2wnp;\n  assign y_uac0co = a_byucgd & b_74scey;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1605, "label": "latch_inference", "template_id": "latch_1", "code": "module m_4z4h29(input en_y75t7u, input d_aqqinc, output reg q_bwxnbp);\n  wire w_g0506c;\n  assign w_g0506c = a_xh2gaz ^ b_7vkoc2;\n  assign y_9e5f53 = a_xh2gaz ? w_g0506c : b_7vkoc2;\n  always @(*) begin\n    if (en_y75t7u) q_bwxnbp = d_aqqinc;\n    // other path leaves q_bwxnbp unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_bwxnbp' may not be assigned on all control paths."}
{"id": 1606, "label": "clean", "template_id": "clean_0", "code": "module m_anhec3(input a_mzndt7, input b_e67rst, output y_z1m8gp);\n  wire w_nl06tv;\n  assign w_nl06tv = a_05qzk7 ^ b_306cpq;\n  assign y_v5t8w6 = a_05qzk7 ? w_nl06tv : b_306cpq;\n  assign y_z1m8gp = a_mzndt7 & b_e67rst;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1607, "label": "width_mismatch", "template_id": "width_0", "code": "module m_v3r7fc(input [7:0] a_ibabj7, output [0:0] y_np097g);\n  wire w_98z9u1;\n  assign w_98z9u1 = a_jpgnn3 ^ b_ej6t4v;\n  assign y_rwgce0 = a_jpgnn3 ? w_98z9u1 : b_ej6t4v;\n  assign y_np097g = a_ibabj7;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_np097g'."}
{"id": 1608, "label": "clean", "template_id": "clean_0", "code": "module m_kfuf0t(input a_cfxzcl, input b_zw9xf2, output y_o8n59k);\n  wire w_bt6mf2;\n  assign w_bt6mf2 = a_gac1hj ^ b_025hjw;\n  assign y_js7jrn = a_gac1hj ? w_bt6mf2 : b_025hjw;\n  assign y_o8n59k = a_cfxzcl & b_zw9xf2;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1609, "label": "latch_inference", "template_id": "latch_0", "code": "module m_prcjx4(input en_w0ld2o, input d_15dwg2, output reg q_m6hppy);\n  wire w_0o2yh7;\n  assign w_0o2yh7 = a_a0wp4p ^ b_f9yl2a;\n  assign y_23xukt = a_a0wp4p ? w_0o2yh7 : b_f9yl2a;\n  always @(*) begin\n    if (en_w0ld2o) q_m6hppy = d_15dwg2;\n  end\nendmodule\n", "log": "Warning: signal 'q_m6hppy' may not be assigned on all control paths."}
{"id": 1610, "label": "missing_default", "template_id": "case_1", "code": "module m_qp0kcu(input [1:0] sel_g3oopi, output reg y_mqqv5y);\n  wire w_ghhsvt;\n  assign w_ghhsvt = a_3gqoon ^ b_ppopb2;\n  assign y_oxhlr0 = a_3gqoon ? w_ghhsvt : b_ppopb2;\n  always @(*) begin\n    case(sel_g3oopi)\n      2'b00: y_mqqv5y = 1'b0;\n      2'b01: y_mqqv5y = 1'b1;\n      2'b10: y_mqqv5y = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1611, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_ti3bt0(input a_ntx74m, b_ur0j7q output y_4p24ca); assign y_4p24ca = a_ntx74m & b_ur0j7q endmodule", "log": "Error: parse failed near port list."}
{"id": 1612, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_h0bn6a(input clk_8v2xsr, input d_drdlgm, output reg q_izh05n);\n  wire w_9mkf1i;\n  assign w_9mkf1i = a_thg17f ^ b_5m1own;\n  assign y_ypedd2 = a_thg17f ? w_9mkf1i : b_5m1own;\n  always @(posedge clk_8v2xsr) begin\n    q_izh05n = d_drdlgm;\n    q_izh05n = q_izh05n;\n    // extra ops using tmp_4p9ooi\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_izh05n'."}
{"id": 1613, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_dc597k(input a_bzvalb, input b_wq3m12, input c_igdzf4, output y_qv7plg);\n  wire w_bhzojs;\n  assign w_bhzojs = a_v5mqgl ^ b_matip3;\n  assign y_02ulbw = a_v5mqgl ? w_bhzojs : b_matip3;\n  wire t_061q60;\n  assign t_061q60 = a_bzvalb & b_wq3m12;\n  assign t_061q60 = (c_igdzf4) ? a_bzvalb : b_wq3m12;\n  assign y_qv7plg = t_061q60;\nendmodule\n", "log": "Error: net 't_061q60' is assigned from more than one source."}
{"id": 1614, "label": "comb_loop", "template_id": "loop_0", "code": "module m_xaa0gu(output a_uoo7nf, output b_ax306m);\n  wire w_xprx7v;\n  assign w_xprx7v = a_rft4hz ^ b_e7ry0o;\n  assign y_lylpay = a_rft4hz ? w_xprx7v : b_e7ry0o;\n  assign a_uoo7nf = b_ax306m;\n  assign b_ax306m = a_uoo7nf;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1615, "label": "width_mismatch", "template_id": "width_0", "code": "module m_3pwpyj(input [2:0] a_f89rjr, output [0:0] y_7b4n8x);\n  wire w_l6naaw;\n  assign w_l6naaw = a_ilyrf4 ^ b_fzfahg;\n  assign y_ayv5og = a_ilyrf4 ? w_l6naaw : b_fzfahg;\n  assign y_7b4n8x = a_f89rjr;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_7b4n8x'."}
{"id": 1616, "label": "clean", "template_id": "clean_0", "code": "module m_xvs1vk(input a_xkiyxn, input b_nhahv0, output y_2y3xga);\n  wire w_0o1lzp;\n  assign w_0o1lzp = a_3rs71b ^ b_o7wsdt;\n  assign y_16g5hl = a_3rs71b ? w_0o1lzp : b_o7wsdt;\n  assign y_2y3xga = a_xkiyxn & b_nhahv0;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1617, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_50p3ky(input a_79a22p, input b_uiybr2, input c_g81tb5, output y_vrcbu9);\n  wire w_p4joyy;\n  assign w_p4joyy = a_446rfz ^ b_moo0h2;\n  assign y_sgzxo8 = a_446rfz ? w_p4joyy : b_moo0h2;\n  wire t_u2i7a3;\n  assign t_u2i7a3 = a_79a22p & b_uiybr2;\n  assign t_u2i7a3 = c_g81tb5;\n  assign y_vrcbu9 = t_u2i7a3;\nendmodule\n", "log": "Error: net 't_u2i7a3' is assigned from more than one source."}
{"id": 1618, "label": "clean", "template_id": "clean_0", "code": "module m_mod2t5(input a_85s12x, input b_fcq3wx, output y_7728tw);\n  wire w_aubxuq;\n  assign w_aubxuq = a_ofpjmg ^ b_3b5mkd;\n  assign y_wen8l4 = a_ofpjmg ? w_aubxuq : b_3b5mkd;\n  assign y_7728tw = a_85s12x & b_fcq3wx;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1619, "label": "clean", "template_id": "clean_0", "code": "module m_gb5w9f(input a_zpiggc, input b_fojq2z, output y_f5c3gj);\n  wire w_yr0a1j;\n  assign w_yr0a1j = a_1qf0eq ^ b_fpse6z;\n  assign y_td6aie = a_1qf0eq ? w_yr0a1j : b_fpse6z;\n  assign y_f5c3gj = a_zpiggc & b_fojq2z;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1620, "label": "unused_signal", "template_id": "unused_1", "code": "module m_y2o1v8(input a_z7dz3h, input b_n92qq9, output y_83a6mp);\n  wire w_cyr13y;\n  assign w_cyr13y = a_q7l0ip ^ b_geg3b5;\n  assign y_j0847k = a_q7l0ip ? w_cyr13y : b_geg3b5;\n  wire t_gwlg4q;\n  assign t_gwlg4q = a_z7dz3h | b_n92qq9;\n  assign y_83a6mp = a_z7dz3h & b_n92qq9;\nendmodule\n", "log": "Warning: declaration 't_gwlg4q' does not affect outputs."}
{"id": 1621, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_miqoea(input a_d34q3y, b_4tvvaz output y_rrtvt2); assign y_rrtvt2 = a_d34q3y & b_4tvvaz endmodule", "log": "Error: parse failed near port list."}
{"id": 1622, "label": "clean", "template_id": "clean_0", "code": "module m_6zj60i(input a_4nyu9s, input b_u7o8ed, output y_uq8h8q);\n  wire w_olf8by;\n  assign w_olf8by = a_k3nloa ^ b_ce8lat;\n  assign y_yq2ica = a_k3nloa ? w_olf8by : b_ce8lat;\n  assign y_uq8h8q = a_4nyu9s & b_u7o8ed;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1623, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_cpw4yj(input clk_qjuj0f, input d_7wbcep, output reg q_g3b8rb);\n  wire w_6oaufe;\n  assign w_6oaufe = a_2lrjiv ^ b_5jozo9;\n  assign y_8rytbw = a_2lrjiv ? w_6oaufe : b_5jozo9;\n  always @(posedge clk_qjuj0f) begin\n    q_g3b8rb = d_7wbcep;\n    q_g3b8rb = q_g3b8rb;\n    // extra ops using tmp_im0nxt\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_g3b8rb'."}
{"id": 1624, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_av9lz1(input clk_ls9ho6, input d_r9s7lr, output reg q_uhfski);\n  wire w_sxjmo6;\n  assign w_sxjmo6 = a_6axf3k ^ b_vaqzt0;\n  assign y_c0mg4p = a_6axf3k ? w_sxjmo6 : b_vaqzt0;\n  always @(posedge clk_ls9ho6) begin\n    q_uhfski = d_r9s7lr;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_uhfski'."}
{"id": 1625, "label": "latch_inference", "template_id": "latch_1", "code": "module m_fjpawu(input en_yg6t2s, input d_pb8yyj, output reg q_c9mmqy);\n  wire w_cfyw1c;\n  assign w_cfyw1c = a_8m9mll ^ b_frp973;\n  assign y_4o3wmc = a_8m9mll ? w_cfyw1c : b_frp973;\n  always @(*) begin\n    if (en_yg6t2s) q_c9mmqy = d_pb8yyj;\n    // other path leaves q_c9mmqy unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_c9mmqy' may not be assigned on all control paths."}
{"id": 1626, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_2m66t6(input a_0zmnws, input b_sit8k6, input c_i1tpeh, output y_uznmc0);\n  wire w_jkwspn;\n  assign w_jkwspn = a_092wj8 ^ b_gyeodz;\n  assign y_yx097p = a_092wj8 ? w_jkwspn : b_gyeodz;\n  wire t_tcptjw;\n  assign t_tcptjw = a_0zmnws & b_sit8k6;\n  assign t_tcptjw = c_i1tpeh;\n  assign y_uznmc0 = t_tcptjw;\nendmodule\n", "log": "Error: net 't_tcptjw' is assigned from more than one source."}
{"id": 1627, "label": "comb_loop", "template_id": "loop_0", "code": "module m_2lbidt(output a_nzu0fk, output b_exs7sf);\n  wire w_u062rv;\n  assign w_u062rv = a_9pamvy ^ b_wia1mv;\n  assign y_w3s67z = a_9pamvy ? w_u062rv : b_wia1mv;\n  assign a_nzu0fk = b_exs7sf;\n  assign b_exs7sf = a_nzu0fk;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1628, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_i1rohu(input clk_59bh5y, input d_51ho4y, output reg q_r87rdq);\n  wire w_w2ksjz;\n  assign w_w2ksjz = a_wrksod ^ b_tybs6e;\n  assign y_dkz5dt = a_wrksod ? w_w2ksjz : b_tybs6e;\n  always @(posedge clk_59bh5y) begin\n    q_r87rdq = d_51ho4y;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_r87rdq'."}
{"id": 1629, "label": "unused_signal", "template_id": "unused_0", "code": "module m_gnztfd(input a_b0078p, input b_vp0bsj, output y_pjqsnl);\n  wire w_8t3bkp;\n  assign w_8t3bkp = a_xhf72p ^ b_q9yjp1;\n  assign y_nbxqgw = a_xhf72p ? w_8t3bkp : b_q9yjp1;\n  wire t_kruuk0;\n  assign y_pjqsnl = a_b0078p & b_vp0bsj;\nendmodule\n", "log": "Warning: declaration 't_kruuk0' does not affect outputs."}
{"id": 1630, "label": "missing_default", "template_id": "case_0", "code": "module m_fde5sg(input [1:0] sel_orhcyg, output reg y_j7qx8v);\n  wire w_4pcud4;\n  assign w_4pcud4 = a_95sbbf ^ b_emo2d4;\n  assign y_wx59vo = a_95sbbf ? w_4pcud4 : b_emo2d4;\n  always @(*) begin\n    case(sel_orhcyg)\n      2'b00: y_j7qx8v = 1'b0;\n      2'b01: y_j7qx8v = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1631, "label": "comb_loop", "template_id": "loop_0", "code": "module m_8vu8gm(output a_7ijtgu, output b_euxkeq);\n  wire w_y200vv;\n  assign w_y200vv = a_pqaifq ^ b_3y4pn4;\n  assign y_xwpvnv = a_pqaifq ? w_y200vv : b_3y4pn4;\n  assign a_7ijtgu = b_euxkeq;\n  assign b_euxkeq = a_7ijtgu;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1632, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_bmiwum(input a_jd1m71, b_6lp76a output y_65vvag); assign y_65vvag = a_jd1m71 & b_6lp76a endmodule", "log": "Error: parse failed near port list."}
{"id": 1633, "label": "latch_inference", "template_id": "latch_0", "code": "module m_jox02e(input en_txdlxo, input d_nzxz2m, output reg q_82hfe8);\n  wire w_c8p3ap;\n  assign w_c8p3ap = a_8lkik8 ^ b_21ajgi;\n  assign y_474ikl = a_8lkik8 ? w_c8p3ap : b_21ajgi;\n  always @(*) begin\n    if (en_txdlxo) q_82hfe8 = d_nzxz2m;\n  end\nendmodule\n", "log": "Warning: signal 'q_82hfe8' may not be assigned on all control paths."}
{"id": 1634, "label": "latch_inference", "template_id": "latch_0", "code": "module m_3h8l9s(input en_q2twyi, input d_trpdlj, output reg q_uaaoau);\n  wire w_hiw5i3;\n  assign w_hiw5i3 = a_goiefb ^ b_lcpynp;\n  assign y_u22r8u = a_goiefb ? w_hiw5i3 : b_lcpynp;\n  always @(*) begin\n    if (en_q2twyi) q_uaaoau = d_trpdlj;\n  end\nendmodule\n", "log": "Warning: signal 'q_uaaoau' may not be assigned on all control paths."}
{"id": 1635, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_700yj5(input a_0l9ubp, input b_fpethq, input c_xhojzw, output y_00zozi);\n  wire w_ul6k5k;\n  assign w_ul6k5k = a_51x9uh ^ b_qtnz7n;\n  assign y_iekjrr = a_51x9uh ? w_ul6k5k : b_qtnz7n;\n  wire t_jrbbps;\n  assign t_jrbbps = a_0l9ubp & b_fpethq;\n  assign t_jrbbps = (c_xhojzw) ? a_0l9ubp : b_fpethq;\n  assign y_00zozi = t_jrbbps;\nendmodule\n", "log": "Error: net 't_jrbbps' is assigned from more than one source."}
{"id": 1636, "label": "comb_loop", "template_id": "loop_1", "code": "module m_tfk84j(output a_1chnn8, output b_idbskr);\n  wire w_tvfwky;\n  assign w_tvfwky = a_wz85pe ^ b_m128li;\n  assign y_m7fx9a = a_wz85pe ? w_tvfwky : b_m128li;\n  wire x_37wcd7;\n  assign x_37wcd7 = a_1chnn8;\n  assign a_1chnn8 = b_idbskr;\n  assign b_idbskr = x_37wcd7;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1637, "label": "width_mismatch", "template_id": "width_0", "code": "module m_tpqttv(input [3:0] a_ogrmzx, output [0:0] y_9wcoxf);\n  wire w_iuow7t;\n  assign w_iuow7t = a_p9lpvu ^ b_7m2rxt;\n  assign y_6xfjrp = a_p9lpvu ? w_iuow7t : b_7m2rxt;\n  assign y_9wcoxf = a_ogrmzx;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_9wcoxf'."}
{"id": 1638, "label": "comb_loop", "template_id": "loop_1", "code": "module m_a7ekjy(output a_vmxruu, output b_wbvkm3);\n  wire w_dmtfe6;\n  assign w_dmtfe6 = a_vu2bxe ^ b_wl3td2;\n  assign y_5uidkd = a_vu2bxe ? w_dmtfe6 : b_wl3td2;\n  wire x_xanytj;\n  assign x_xanytj = a_vmxruu;\n  assign a_vmxruu = b_wbvkm3;\n  assign b_wbvkm3 = x_xanytj;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1639, "label": "comb_loop", "template_id": "loop_1", "code": "module m_a59i06(output a_jbqd9p, output b_ynpg8z);\n  wire w_lktdmw;\n  assign w_lktdmw = a_47htp8 ^ b_cgdtnm;\n  assign y_ff0ckd = a_47htp8 ? w_lktdmw : b_cgdtnm;\n  wire x_obm0cz;\n  assign x_obm0cz = a_jbqd9p;\n  assign a_jbqd9p = b_ynpg8z;\n  assign b_ynpg8z = x_obm0cz;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1640, "label": "clean", "template_id": "clean_0", "code": "module m_n5tmlm(input a_3sue3z, input b_8nn2re, output y_bxmotv);\n  wire w_7cebbp;\n  assign w_7cebbp = a_4iq1r8 ^ b_zyjs9b;\n  assign y_stmgma = a_4iq1r8 ? w_7cebbp : b_zyjs9b;\n  assign y_bxmotv = a_3sue3z & b_8nn2re;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1641, "label": "unused_signal", "template_id": "unused_1", "code": "module m_qkq249(input a_j8jnad, input b_ke82xy, output y_633kqm);\n  wire w_ydkk8g;\n  assign w_ydkk8g = a_r8tajm ^ b_zvdamy;\n  assign y_nsosag = a_r8tajm ? w_ydkk8g : b_zvdamy;\n  wire t_6w82sz;\n  assign t_6w82sz = a_j8jnad | b_ke82xy;\n  assign y_633kqm = a_j8jnad & b_ke82xy;\nendmodule\n", "log": "Warning: declaration 't_6w82sz' does not affect outputs."}
{"id": 1642, "label": "latch_inference", "template_id": "latch_0", "code": "module m_r7u4dl(input en_y75bno, input d_d0o90p, output reg q_wgevtj);\n  wire w_dvu5tm;\n  assign w_dvu5tm = a_5nlqzo ^ b_nustif;\n  assign y_147r9u = a_5nlqzo ? w_dvu5tm : b_nustif;\n  always @(*) begin\n    if (en_y75bno) q_wgevtj = d_d0o90p;\n  end\nendmodule\n", "log": "Warning: signal 'q_wgevtj' may not be assigned on all control paths."}
{"id": 1643, "label": "unused_signal", "template_id": "unused_0", "code": "module m_xfl3rd(input a_y0k8l1, input b_85248g, output y_mr6ihg);\n  wire w_o27rx2;\n  assign w_o27rx2 = a_d2zz1e ^ b_f18od3;\n  assign y_n8c7rp = a_d2zz1e ? w_o27rx2 : b_f18od3;\n  wire t_5dm3jf;\n  assign y_mr6ihg = a_y0k8l1 & b_85248g;\nendmodule\n", "log": "Warning: declaration 't_5dm3jf' does not affect outputs."}
{"id": 1644, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_6m2o8v(input a_2zghiv, input b_7qbm0n, input c_7vwtte, output y_82uxjz);\n  wire w_xcexng;\n  assign w_xcexng = a_ahgme8 ^ b_zwml5a;\n  assign y_fxsk2x = a_ahgme8 ? w_xcexng : b_zwml5a;\n  wire t_bqfmqs;\n  assign t_bqfmqs = a_2zghiv & b_7qbm0n;\n  assign t_bqfmqs = c_7vwtte;\n  assign y_82uxjz = t_bqfmqs;\nendmodule\n", "log": "Error: net 't_bqfmqs' is assigned from more than one source."}
{"id": 1645, "label": "clean", "template_id": "clean_0", "code": "module m_nwfjrp(input a_td6bnt, input b_znfc49, output y_swojxk);\n  wire w_oplhsy;\n  assign w_oplhsy = a_v6ph7i ^ b_zt5olf;\n  assign y_cjcb98 = a_v6ph7i ? w_oplhsy : b_zt5olf;\n  assign y_swojxk = a_td6bnt & b_znfc49;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1646, "label": "comb_loop", "template_id": "loop_1", "code": "module m_psvlwj(output a_qaws18, output b_5i4rem);\n  wire w_gamn3z;\n  assign w_gamn3z = a_3wnihr ^ b_84eew2;\n  assign y_wiamou = a_3wnihr ? w_gamn3z : b_84eew2;\n  wire x_sg1pca;\n  assign x_sg1pca = a_qaws18;\n  assign a_qaws18 = b_5i4rem;\n  assign b_5i4rem = x_sg1pca;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1647, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_bat9wn(input a_92zt66, b_292w8h output y_4ibszv); assign y_4ibszv = a_92zt66 & b_292w8h endmodule", "log": "Error: parse failed near port list."}
{"id": 1648, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_xen5hp(input a_9lpkcj, input b_0asi7y, input c_lqyrm9, output y_w164na);\n  wire w_wo67og;\n  assign w_wo67og = a_72xyef ^ b_r3bepz;\n  assign y_ucukem = a_72xyef ? w_wo67og : b_r3bepz;\n  wire t_p1301l;\n  assign t_p1301l = a_9lpkcj & b_0asi7y;\n  assign t_p1301l = (c_lqyrm9) ? a_9lpkcj : b_0asi7y;\n  assign y_w164na = t_p1301l;\nendmodule\n", "log": "Error: net 't_p1301l' is assigned from more than one source."}
{"id": 1649, "label": "unused_signal", "template_id": "unused_0", "code": "module m_li7jlg(input a_ctk9vh, input b_yu4b82, output y_ah7ju3);\n  wire w_qvh9n6;\n  assign w_qvh9n6 = a_rlvvl6 ^ b_8qqff0;\n  assign y_bhit69 = a_rlvvl6 ? w_qvh9n6 : b_8qqff0;\n  wire t_gqwezz;\n  assign y_ah7ju3 = a_ctk9vh & b_yu4b82;\nendmodule\n", "log": "Warning: declaration 't_gqwezz' does not affect outputs."}
{"id": 1650, "label": "comb_loop", "template_id": "loop_1", "code": "module m_u917id(output a_q3bkm3, output b_ik952d);\n  wire w_plx5ds;\n  assign w_plx5ds = a_79oq1x ^ b_xusg4v;\n  assign y_5hmox5 = a_79oq1x ? w_plx5ds : b_xusg4v;\n  wire x_tpbsjm;\n  assign x_tpbsjm = a_q3bkm3;\n  assign a_q3bkm3 = b_ik952d;\n  assign b_ik952d = x_tpbsjm;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1651, "label": "comb_loop", "template_id": "loop_0", "code": "module m_a3mrt5(output a_2a40k2, output b_ybkres);\n  wire w_wn8orw;\n  assign w_wn8orw = a_nu6xap ^ b_gr6koj;\n  assign y_l9tzaf = a_nu6xap ? w_wn8orw : b_gr6koj;\n  assign a_2a40k2 = b_ybkres;\n  assign b_ybkres = a_2a40k2;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1652, "label": "missing_default", "template_id": "case_0", "code": "module m_wbcrky(input [1:0] sel_rfw4fo, output reg y_kyg68r);\n  wire w_bcvue3;\n  assign w_bcvue3 = a_xhg8ps ^ b_dkq8xz;\n  assign y_87ohlg = a_xhg8ps ? w_bcvue3 : b_dkq8xz;\n  always @(*) begin\n    case(sel_rfw4fo)\n      2'b00: y_kyg68r = 1'b0;\n      2'b01: y_kyg68r = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1653, "label": "missing_default", "template_id": "case_0", "code": "module m_9cvpkl(input [1:0] sel_tx93ys, output reg y_qb5gv0);\n  wire w_43sao5;\n  assign w_43sao5 = a_nhnvcf ^ b_pod2lv;\n  assign y_77ud87 = a_nhnvcf ? w_43sao5 : b_pod2lv;\n  always @(*) begin\n    case(sel_tx93ys)\n      2'b00: y_qb5gv0 = 1'b0;\n      2'b01: y_qb5gv0 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1654, "label": "clean", "template_id": "clean_0", "code": "module m_ofeor9(input a_eqz8mp, input b_urwvwv, output y_t9gxmy);\n  wire w_avuort;\n  assign w_avuort = a_sh4r86 ^ b_hscnoo;\n  assign y_fqqoeb = a_sh4r86 ? w_avuort : b_hscnoo;\n  assign y_t9gxmy = a_eqz8mp & b_urwvwv;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1655, "label": "unused_signal", "template_id": "unused_0", "code": "module m_rcxup1(input a_1te4yi, input b_vjhmwr, output y_jvspfe);\n  wire w_g1atzs;\n  assign w_g1atzs = a_5hh0bq ^ b_a0yqld;\n  assign y_vcxvyl = a_5hh0bq ? w_g1atzs : b_a0yqld;\n  wire t_qn02qp;\n  assign y_jvspfe = a_1te4yi & b_vjhmwr;\nendmodule\n", "log": "Warning: declaration 't_qn02qp' does not affect outputs."}
{"id": 1656, "label": "missing_default", "template_id": "case_0", "code": "module m_baluyd(input [1:0] sel_36v1z8, output reg y_zgv7yi);\n  wire w_gxzgeu;\n  assign w_gxzgeu = a_icqdi7 ^ b_mobyr2;\n  assign y_ocr061 = a_icqdi7 ? w_gxzgeu : b_mobyr2;\n  always @(*) begin\n    case(sel_36v1z8)\n      2'b00: y_zgv7yi = 1'b0;\n      2'b01: y_zgv7yi = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1657, "label": "clean", "template_id": "clean_0", "code": "module m_14skwc(input a_d8jr8w, input b_v48bi8, output y_poborv);\n  wire w_ip5jkf;\n  assign w_ip5jkf = a_ockeyt ^ b_c00ai9;\n  assign y_1kt6ds = a_ockeyt ? w_ip5jkf : b_c00ai9;\n  assign y_poborv = a_d8jr8w & b_v48bi8;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1658, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_jffxll(input clk_4x9yg4, input d_cfgptn, output reg q_7f06es);\n  wire w_o4fjpk;\n  assign w_o4fjpk = a_yimq2s ^ b_v8c3v5;\n  assign y_9swsom = a_yimq2s ? w_o4fjpk : b_v8c3v5;\n  always @(posedge clk_4x9yg4) begin\n    q_7f06es = d_cfgptn;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_7f06es'."}
{"id": 1659, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_pid6qi(input a_emb83g, input b_6gq2fb, input c_wd4tme, output y_ym72aq);\n  wire w_ro0dwr;\n  assign w_ro0dwr = a_lm885b ^ b_t5d79r;\n  assign y_0m6xey = a_lm885b ? w_ro0dwr : b_t5d79r;\n  wire t_jf0cmm;\n  assign t_jf0cmm = a_emb83g & b_6gq2fb;\n  assign t_jf0cmm = c_wd4tme;\n  assign y_ym72aq = t_jf0cmm;\nendmodule\n", "log": "Error: net 't_jf0cmm' is assigned from more than one source."}
{"id": 1660, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_6nbwkr(input clk_xv67bb, input d_3mx32g, output reg q_1pnoam);\n  wire w_zvxs4y;\n  assign w_zvxs4y = a_e7lk9l ^ b_wzhvdu;\n  assign y_pzwtke = a_e7lk9l ? w_zvxs4y : b_wzhvdu;\n  always @(posedge clk_xv67bb) begin\n    q_1pnoam = d_3mx32g;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_1pnoam'."}
{"id": 1661, "label": "latch_inference", "template_id": "latch_0", "code": "module m_w4whip(input en_z6x8c6, input d_whj282, output reg q_i9o7fv);\n  wire w_kwm4x6;\n  assign w_kwm4x6 = a_p728oa ^ b_tn9c1a;\n  assign y_rt02sb = a_p728oa ? w_kwm4x6 : b_tn9c1a;\n  always @(*) begin\n    if (en_z6x8c6) q_i9o7fv = d_whj282;\n  end\nendmodule\n", "log": "Warning: signal 'q_i9o7fv' may not be assigned on all control paths."}
{"id": 1662, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_xj19h9(input a_8o8zeu, b_qxq94g output y_1n90qm); assign y_1n90qm = a_8o8zeu & b_qxq94g endmodule", "log": "Error: parse failed near port list."}
{"id": 1663, "label": "width_mismatch", "template_id": "width_1", "code": "module m_wtctzk(input [15:0] a_iy735j, output [1:0] y_jl7qpo);\n  wire w_kmd9n0;\n  assign w_kmd9n0 = a_axm16g ^ b_h2q8rt;\n  assign y_uy7602 = a_axm16g ? w_kmd9n0 : b_h2q8rt;\n  wire p_vsfj0o;\n  assign p_vsfj0o = a_iy735j[0];\n  assign y_jl7qpo = {p_vsfj0o, a_iy735j[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_jl7qpo'."}
{"id": 1664, "label": "clean", "template_id": "clean_0", "code": "module m_jc61fl(input a_12n18k, input b_qv0fn8, output y_75304o);\n  wire w_fzf2oz;\n  assign w_fzf2oz = a_k7m6qb ^ b_w65qos;\n  assign y_pdspve = a_k7m6qb ? w_fzf2oz : b_w65qos;\n  assign y_75304o = a_12n18k & b_qv0fn8;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1665, "label": "unused_signal", "template_id": "unused_1", "code": "module m_zjldy7(input a_kcicv4, input b_osv6xd, output y_8je8xi);\n  wire w_kbisua;\n  assign w_kbisua = a_9kwnw3 ^ b_555xpa;\n  assign y_03cg5g = a_9kwnw3 ? w_kbisua : b_555xpa;\n  wire t_4olka3;\n  assign t_4olka3 = a_kcicv4 | b_osv6xd;\n  assign y_8je8xi = a_kcicv4 & b_osv6xd;\nendmodule\n", "log": "Warning: declaration 't_4olka3' does not affect outputs."}
{"id": 1666, "label": "latch_inference", "template_id": "latch_1", "code": "module m_uww9ki(input en_bl5kac, input d_gd3w88, output reg q_fcwnp4);\n  wire w_urk07v;\n  assign w_urk07v = a_4r70q2 ^ b_mp41f6;\n  assign y_5cneku = a_4r70q2 ? w_urk07v : b_mp41f6;\n  always @(*) begin\n    if (en_bl5kac) q_fcwnp4 = d_gd3w88;\n    // other path leaves q_fcwnp4 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_fcwnp4' may not be assigned on all control paths."}
{"id": 1667, "label": "comb_loop", "template_id": "loop_1", "code": "module m_yxlv35(output a_rqpwl9, output b_602bg6);\n  wire w_6i1pho;\n  assign w_6i1pho = a_b094y7 ^ b_xj3fdb;\n  assign y_we4cov = a_b094y7 ? w_6i1pho : b_xj3fdb;\n  wire x_vqt8kj;\n  assign x_vqt8kj = a_rqpwl9;\n  assign a_rqpwl9 = b_602bg6;\n  assign b_602bg6 = x_vqt8kj;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1668, "label": "comb_loop", "template_id": "loop_1", "code": "module m_s62awn(output a_g5e5bo, output b_pzhecf);\n  wire w_fdby3g;\n  assign w_fdby3g = a_1aub46 ^ b_y5mxbz;\n  assign y_kgoa1m = a_1aub46 ? w_fdby3g : b_y5mxbz;\n  wire x_pgxdgs;\n  assign x_pgxdgs = a_g5e5bo;\n  assign a_g5e5bo = b_pzhecf;\n  assign b_pzhecf = x_pgxdgs;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1669, "label": "unused_signal", "template_id": "unused_0", "code": "module m_z7lcic(input a_qkyqno, input b_z11mqq, output y_qphl67);\n  wire w_0zbmry;\n  assign w_0zbmry = a_al6wh7 ^ b_1hu1v5;\n  assign y_5s06n6 = a_al6wh7 ? w_0zbmry : b_1hu1v5;\n  wire t_pjw9av;\n  assign y_qphl67 = a_qkyqno & b_z11mqq;\nendmodule\n", "log": "Warning: declaration 't_pjw9av' does not affect outputs."}
{"id": 1670, "label": "comb_loop", "template_id": "loop_0", "code": "module m_n2r3un(output a_pfnw8p, output b_zxxxi8);\n  wire w_9pxbuq;\n  assign w_9pxbuq = a_5gwry4 ^ b_ns0b3e;\n  assign y_9wu6bb = a_5gwry4 ? w_9pxbuq : b_ns0b3e;\n  assign a_pfnw8p = b_zxxxi8;\n  assign b_zxxxi8 = a_pfnw8p;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1671, "label": "comb_loop", "template_id": "loop_0", "code": "module m_ydl9p6(output a_tu3o2w, output b_o32w0v);\n  wire w_iq0oyl;\n  assign w_iq0oyl = a_2l9wsh ^ b_0zi35s;\n  assign y_lgl284 = a_2l9wsh ? w_iq0oyl : b_0zi35s;\n  assign a_tu3o2w = b_o32w0v;\n  assign b_o32w0v = a_tu3o2w;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1672, "label": "comb_loop", "template_id": "loop_1", "code": "module m_1tp40o(output a_ob4su6, output b_n9fq0b);\n  wire w_8ydmyl;\n  assign w_8ydmyl = a_s2t64f ^ b_pju276;\n  assign y_p3d08z = a_s2t64f ? w_8ydmyl : b_pju276;\n  wire x_guusj5;\n  assign x_guusj5 = a_ob4su6;\n  assign a_ob4su6 = b_n9fq0b;\n  assign b_n9fq0b = x_guusj5;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1673, "label": "unused_signal", "template_id": "unused_1", "code": "module m_zi4mbf(input a_4z6oy4, input b_h9kl1k, output y_me1h7m);\n  wire w_usj3rm;\n  assign w_usj3rm = a_gj1npg ^ b_k2y9mb;\n  assign y_jn5bd7 = a_gj1npg ? w_usj3rm : b_k2y9mb;\n  wire t_k323my;\n  assign t_k323my = a_4z6oy4 | b_h9kl1k;\n  assign y_me1h7m = a_4z6oy4 & b_h9kl1k;\nendmodule\n", "log": "Warning: declaration 't_k323my' does not affect outputs."}
{"id": 1674, "label": "width_mismatch", "template_id": "width_0", "code": "module m_zoimrn(input [15:0] a_qkrwrb, output [3:0] y_7t7zo9);\n  wire w_960c4u;\n  assign w_960c4u = a_7laxun ^ b_d5tvck;\n  assign y_rd7pxu = a_7laxun ? w_960c4u : b_d5tvck;\n  assign y_7t7zo9 = a_qkrwrb;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_7t7zo9'."}
{"id": 1675, "label": "unused_signal", "template_id": "unused_0", "code": "module m_1rrgfb(input a_sj85rk, input b_pq8exq, output y_jtxg7b);\n  wire w_7gq9dd;\n  assign w_7gq9dd = a_e0u6bu ^ b_727sz2;\n  assign y_byx4x1 = a_e0u6bu ? w_7gq9dd : b_727sz2;\n  wire t_h2wtss;\n  assign y_jtxg7b = a_sj85rk & b_pq8exq;\nendmodule\n", "log": "Warning: declaration 't_h2wtss' does not affect outputs."}
{"id": 1676, "label": "clean", "template_id": "clean_0", "code": "module m_ym41k7(input a_syaacb, input b_h2aykn, output y_qtg42k);\n  wire w_dyh99i;\n  assign w_dyh99i = a_6dsp96 ^ b_gvgo19;\n  assign y_fmjgod = a_6dsp96 ? w_dyh99i : b_gvgo19;\n  assign y_qtg42k = a_syaacb & b_h2aykn;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1677, "label": "width_mismatch", "template_id": "width_1", "code": "module m_ujy2ph(input [3:0] a_13rcu4, output [2:0] y_f4bf7o);\n  wire w_6tiy4c;\n  assign w_6tiy4c = a_rpgzl7 ^ b_mt5y9x;\n  assign y_d8pthn = a_rpgzl7 ? w_6tiy4c : b_mt5y9x;\n  wire p_845lcj;\n  assign p_845lcj = a_13rcu4[0];\n  assign y_f4bf7o = {p_845lcj, a_13rcu4[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_f4bf7o'."}
{"id": 1678, "label": "comb_loop", "template_id": "loop_1", "code": "module m_jig4l7(output a_v0itsc, output b_tiwt4j);\n  wire w_cuniea;\n  assign w_cuniea = a_jyp8mg ^ b_gsj3eq;\n  assign y_usuw0q = a_jyp8mg ? w_cuniea : b_gsj3eq;\n  wire x_jhuojq;\n  assign x_jhuojq = a_v0itsc;\n  assign a_v0itsc = b_tiwt4j;\n  assign b_tiwt4j = x_jhuojq;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1679, "label": "missing_default", "template_id": "case_1", "code": "module m_qb60yk(input [1:0] sel_alaosq, output reg y_fj7bjv);\n  wire w_dvbqca;\n  assign w_dvbqca = a_v3ta7q ^ b_uvow00;\n  assign y_bi07vk = a_v3ta7q ? w_dvbqca : b_uvow00;\n  always @(*) begin\n    case(sel_alaosq)\n      2'b00: y_fj7bjv = 1'b0;\n      2'b01: y_fj7bjv = 1'b1;\n      2'b10: y_fj7bjv = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1680, "label": "latch_inference", "template_id": "latch_1", "code": "module m_dm7fkf(input en_hn8rvl, input d_9cx4dx, output reg q_tcvmgf);\n  wire w_risiwz;\n  assign w_risiwz = a_smop73 ^ b_614kby;\n  assign y_3a80v6 = a_smop73 ? w_risiwz : b_614kby;\n  always @(*) begin\n    if (en_hn8rvl) q_tcvmgf = d_9cx4dx;\n    // other path leaves q_tcvmgf unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_tcvmgf' may not be assigned on all control paths."}
{"id": 1681, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_i158q7(input clk_2nt4jh, input d_9cj12e, output reg q_oh62mj);\n  wire w_94nt7p;\n  assign w_94nt7p = a_gvbr05 ^ b_3hxzbe;\n  assign y_ayjmyi = a_gvbr05 ? w_94nt7p : b_3hxzbe;\n  always @(posedge clk_2nt4jh) begin\n    q_oh62mj = d_9cj12e;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_oh62mj'."}
{"id": 1682, "label": "clean", "template_id": "clean_0", "code": "module m_757c4k(input a_go4w29, input b_5dg3d7, output y_2mm59w);\n  wire w_8kbegl;\n  assign w_8kbegl = a_04dk0t ^ b_xw34jc;\n  assign y_2q0pvz = a_04dk0t ? w_8kbegl : b_xw34jc;\n  assign y_2mm59w = a_go4w29 & b_5dg3d7;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1683, "label": "clean", "template_id": "clean_0", "code": "module m_rt7hg7(input a_prud10, input b_h08u02, output y_rwc7sa);\n  wire w_cg4d33;\n  assign w_cg4d33 = a_ll7e7y ^ b_lwn7i1;\n  assign y_r4bjpb = a_ll7e7y ? w_cg4d33 : b_lwn7i1;\n  assign y_rwc7sa = a_prud10 & b_h08u02;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1684, "label": "comb_loop", "template_id": "loop_1", "code": "module m_culykz(output a_rnglqc, output b_p5gm67);\n  wire w_0f56x7;\n  assign w_0f56x7 = a_xo0l77 ^ b_bfgdnq;\n  assign y_enj6xw = a_xo0l77 ? w_0f56x7 : b_bfgdnq;\n  wire x_x4njcy;\n  assign x_x4njcy = a_rnglqc;\n  assign a_rnglqc = b_p5gm67;\n  assign b_p5gm67 = x_x4njcy;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1685, "label": "clean", "template_id": "clean_0", "code": "module m_3a8gld(input a_wrar0z, input b_dkvcts, output y_qk00y2);\n  wire w_bc384j;\n  assign w_bc384j = a_uv4ona ^ b_09cam9;\n  assign y_xmf7k0 = a_uv4ona ? w_bc384j : b_09cam9;\n  assign y_qk00y2 = a_wrar0z & b_dkvcts;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1686, "label": "clean", "template_id": "clean_0", "code": "module m_t7p60u(input a_vy5yac, input b_h9is29, output y_40zvgd);\n  wire w_q1583s;\n  assign w_q1583s = a_parpng ^ b_21z31l;\n  assign y_8sfs9f = a_parpng ? w_q1583s : b_21z31l;\n  assign y_40zvgd = a_vy5yac & b_h9is29;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1687, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_0stxjn(input a_kbzu6p, input b_h31uqx, input c_1islle, output y_3nco0t);\n  wire w_peurwu;\n  assign w_peurwu = a_4gzx5y ^ b_6ni88e;\n  assign y_6wb6ms = a_4gzx5y ? w_peurwu : b_6ni88e;\n  wire t_it8f1l;\n  assign t_it8f1l = a_kbzu6p & b_h31uqx;\n  assign t_it8f1l = (c_1islle) ? a_kbzu6p : b_h31uqx;\n  assign y_3nco0t = t_it8f1l;\nendmodule\n", "log": "Error: net 't_it8f1l' is assigned from more than one source."}
{"id": 1688, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_xz5856(input a_f4bibl, input b_xrs5ji, input c_1awjtl, output y_cvppov);\n  wire w_sti4l3;\n  assign w_sti4l3 = a_4csplm ^ b_hvcwwr;\n  assign y_rmh2kg = a_4csplm ? w_sti4l3 : b_hvcwwr;\n  wire t_ifqvo4;\n  assign t_ifqvo4 = a_f4bibl & b_xrs5ji;\n  assign t_ifqvo4 = c_1awjtl;\n  assign y_cvppov = t_ifqvo4;\nendmodule\n", "log": "Error: net 't_ifqvo4' is assigned from more than one source."}
{"id": 1689, "label": "missing_default", "template_id": "case_0", "code": "module m_max9xh(input [1:0] sel_dzmnnh, output reg y_gb571v);\n  wire w_iqwy9z;\n  assign w_iqwy9z = a_8p6rt3 ^ b_basew2;\n  assign y_4os7zh = a_8p6rt3 ? w_iqwy9z : b_basew2;\n  always @(*) begin\n    case(sel_dzmnnh)\n      2'b00: y_gb571v = 1'b0;\n      2'b01: y_gb571v = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1690, "label": "unused_signal", "template_id": "unused_0", "code": "module m_c7lfdy(input a_l0o3wu, input b_nknbxf, output y_nlfikx);\n  wire w_j0o6gb;\n  assign w_j0o6gb = a_5js5im ^ b_jjuhrk;\n  assign y_8w16c6 = a_5js5im ? w_j0o6gb : b_jjuhrk;\n  wire t_5lxf8t;\n  assign y_nlfikx = a_l0o3wu & b_nknbxf;\nendmodule\n", "log": "Warning: declaration 't_5lxf8t' does not affect outputs."}
{"id": 1691, "label": "clean", "template_id": "clean_0", "code": "module m_6we4a6(input a_6syzx9, input b_wzhdad, output y_teu43i);\n  wire w_0frcdd;\n  assign w_0frcdd = a_ketdx6 ^ b_1zh2ow;\n  assign y_acfmak = a_ketdx6 ? w_0frcdd : b_1zh2ow;\n  assign y_teu43i = a_6syzx9 & b_wzhdad;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1692, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_7mvoh2(input a_wldpuw, input b_su91xd, input c_gpe9ty, output y_tevq0a);\n  wire w_sej8xy;\n  assign w_sej8xy = a_7j346g ^ b_4p2j42;\n  assign y_cr2tqr = a_7j346g ? w_sej8xy : b_4p2j42;\n  wire t_fb0dfm;\n  assign t_fb0dfm = a_wldpuw & b_su91xd;\n  assign t_fb0dfm = (c_gpe9ty) ? a_wldpuw : b_su91xd;\n  assign y_tevq0a = t_fb0dfm;\nendmodule\n", "log": "Error: net 't_fb0dfm' is assigned from more than one source."}
{"id": 1693, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_sk5sta(input a_kl615m, b_bo61i6 output y_a29c2u); assign y_a29c2u = a_kl615m & b_bo61i6 endmodule", "log": "Error: parse failed near port list."}
{"id": 1694, "label": "unused_signal", "template_id": "unused_1", "code": "module m_bqo7sc(input a_r0c0x1, input b_q6z5eu, output y_99ax8g);\n  wire w_9ojdo5;\n  assign w_9ojdo5 = a_t9x59l ^ b_xb57dz;\n  assign y_fcnfi0 = a_t9x59l ? w_9ojdo5 : b_xb57dz;\n  wire t_jkcapq;\n  assign t_jkcapq = a_r0c0x1 | b_q6z5eu;\n  assign y_99ax8g = a_r0c0x1 & b_q6z5eu;\nendmodule\n", "log": "Warning: declaration 't_jkcapq' does not affect outputs."}
{"id": 1695, "label": "comb_loop", "template_id": "loop_1", "code": "module m_wfbyy2(output a_cg9bel, output b_pfmyag);\n  wire w_4tz2ho;\n  assign w_4tz2ho = a_z2ufm2 ^ b_g2fgxf;\n  assign y_7pal3a = a_z2ufm2 ? w_4tz2ho : b_g2fgxf;\n  wire x_ta0jon;\n  assign x_ta0jon = a_cg9bel;\n  assign a_cg9bel = b_pfmyag;\n  assign b_pfmyag = x_ta0jon;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1696, "label": "clean", "template_id": "clean_0", "code": "module m_iungz6(input a_vxghhm, input b_0u7b83, output y_setpwg);\n  wire w_xposgn;\n  assign w_xposgn = a_opiue3 ^ b_u224f1;\n  assign y_3rd9qe = a_opiue3 ? w_xposgn : b_u224f1;\n  assign y_setpwg = a_vxghhm & b_0u7b83;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1697, "label": "missing_default", "template_id": "case_0", "code": "module m_f67ov5(input [1:0] sel_4a49vx, output reg y_f30i9r);\n  wire w_qy8c0v;\n  assign w_qy8c0v = a_w3hlkr ^ b_k01guo;\n  assign y_mw54tc = a_w3hlkr ? w_qy8c0v : b_k01guo;\n  always @(*) begin\n    case(sel_4a49vx)\n      2'b00: y_f30i9r = 1'b0;\n      2'b01: y_f30i9r = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1698, "label": "missing_default", "template_id": "case_0", "code": "module m_4pqzz4(input [1:0] sel_g7l268, output reg y_02wdsj);\n  wire w_zagl7b;\n  assign w_zagl7b = a_k8vhp0 ^ b_nmv138;\n  assign y_aqp87h = a_k8vhp0 ? w_zagl7b : b_nmv138;\n  always @(*) begin\n    case(sel_g7l268)\n      2'b00: y_02wdsj = 1'b0;\n      2'b01: y_02wdsj = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1699, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_rvt99u(input a_2ujpg8, b_i6ggz2 output y_llgxnm); assign y_llgxnm = a_2ujpg8 & b_i6ggz2 endmodule", "log": "Error: parse failed near port list."}
{"id": 1700, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_useuoo(a_rxrsiw, b_odesgy, y_oerz3m) input a_rxrsiw, b_odesgy; output y_oerz3m assign y_oerz3m = a_rxrsiw | b_odesgy; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1701, "label": "missing_default", "template_id": "case_0", "code": "module m_r9tvjw(input [1:0] sel_qbt0wy, output reg y_oauhb6);\n  wire w_37rmdy;\n  assign w_37rmdy = a_bx8bg1 ^ b_36u664;\n  assign y_houbhy = a_bx8bg1 ? w_37rmdy : b_36u664;\n  always @(*) begin\n    case(sel_qbt0wy)\n      2'b00: y_oauhb6 = 1'b0;\n      2'b01: y_oauhb6 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1702, "label": "latch_inference", "template_id": "latch_0", "code": "module m_3emsbs(input en_z9sql2, input d_gb5x6c, output reg q_vv9v2e);\n  wire w_8krbkj;\n  assign w_8krbkj = a_n4epz5 ^ b_l7erwq;\n  assign y_7ul2rz = a_n4epz5 ? w_8krbkj : b_l7erwq;\n  always @(*) begin\n    if (en_z9sql2) q_vv9v2e = d_gb5x6c;\n  end\nendmodule\n", "log": "Warning: signal 'q_vv9v2e' may not be assigned on all control paths."}
{"id": 1703, "label": "width_mismatch", "template_id": "width_1", "code": "module m_9cfg2q(input [15:0] a_gqi5qt, output [2:0] y_yjxxgf);\n  wire w_lf0di5;\n  assign w_lf0di5 = a_rl7fid ^ b_5undyo;\n  assign y_x1qwl5 = a_rl7fid ? w_lf0di5 : b_5undyo;\n  wire p_yjl6ck;\n  assign p_yjl6ck = a_gqi5qt[0];\n  assign y_yjxxgf = {p_yjl6ck, a_gqi5qt[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_yjxxgf'."}
{"id": 1704, "label": "clean", "template_id": "clean_0", "code": "module m_2jetfd(input a_q1xyby, input b_kpvgoi, output y_zofezw);\n  wire w_khlahz;\n  assign w_khlahz = a_m233tn ^ b_zgel16;\n  assign y_bqdh92 = a_m233tn ? w_khlahz : b_zgel16;\n  assign y_zofezw = a_q1xyby & b_kpvgoi;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1705, "label": "clean", "template_id": "clean_0", "code": "module m_xa2jdt(input a_18om6x, input b_b2fsii, output y_ngbyw7);\n  wire w_na972l;\n  assign w_na972l = a_mux62y ^ b_8fzxc6;\n  assign y_xzspn1 = a_mux62y ? w_na972l : b_8fzxc6;\n  assign y_ngbyw7 = a_18om6x & b_b2fsii;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1706, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_7evsu5(input clk_m078b1, input d_uokwum, output reg q_wwwpci);\n  wire w_zcek6n;\n  assign w_zcek6n = a_vi3e4k ^ b_8pfp8x;\n  assign y_05uzs4 = a_vi3e4k ? w_zcek6n : b_8pfp8x;\n  always @(posedge clk_m078b1) begin\n    q_wwwpci = d_uokwum;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_wwwpci'."}
{"id": 1707, "label": "comb_loop", "template_id": "loop_1", "code": "module m_wwe9bd(output a_3t3va8, output b_xu2imk);\n  wire w_nu8v6j;\n  assign w_nu8v6j = a_j9kmdg ^ b_0zk8f1;\n  assign y_1x4xxo = a_j9kmdg ? w_nu8v6j : b_0zk8f1;\n  wire x_gc75ha;\n  assign x_gc75ha = a_3t3va8;\n  assign a_3t3va8 = b_xu2imk;\n  assign b_xu2imk = x_gc75ha;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1708, "label": "latch_inference", "template_id": "latch_0", "code": "module m_vbeuk4(input en_k9d4px, input d_kdselh, output reg q_mt1vg9);\n  wire w_bcdf1p;\n  assign w_bcdf1p = a_sva6m4 ^ b_1bpjzo;\n  assign y_ns4chj = a_sva6m4 ? w_bcdf1p : b_1bpjzo;\n  always @(*) begin\n    if (en_k9d4px) q_mt1vg9 = d_kdselh;\n  end\nendmodule\n", "log": "Warning: signal 'q_mt1vg9' may not be assigned on all control paths."}
{"id": 1709, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_biqbq6(a_g61awu, b_u1w2jd, y_ebd059) input a_g61awu, b_u1w2jd; output y_ebd059 assign y_ebd059 = a_g61awu | b_u1w2jd; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1710, "label": "clean", "template_id": "clean_0", "code": "module m_4gsg5y(input a_nxlhhj, input b_ntg5qr, output y_0fwzvw);\n  wire w_vk7pmw;\n  assign w_vk7pmw = a_qr19zd ^ b_xeblzt;\n  assign y_42zuhh = a_qr19zd ? w_vk7pmw : b_xeblzt;\n  assign y_0fwzvw = a_nxlhhj & b_ntg5qr;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1711, "label": "latch_inference", "template_id": "latch_0", "code": "module m_6sd7fb(input en_nnjqrx, input d_0ggbfm, output reg q_lc3zfe);\n  wire w_ujkj52;\n  assign w_ujkj52 = a_0p0seo ^ b_yarhxx;\n  assign y_3crp8v = a_0p0seo ? w_ujkj52 : b_yarhxx;\n  always @(*) begin\n    if (en_nnjqrx) q_lc3zfe = d_0ggbfm;\n  end\nendmodule\n", "log": "Warning: signal 'q_lc3zfe' may not be assigned on all control paths."}
{"id": 1712, "label": "width_mismatch", "template_id": "width_0", "code": "module m_g52oaw(input [3:0] a_oegzsl, output [2:0] y_qzc0ho);\n  wire w_cxdlpd;\n  assign w_cxdlpd = a_var0f2 ^ b_dhlndc;\n  assign y_4btrk3 = a_var0f2 ? w_cxdlpd : b_dhlndc;\n  assign y_qzc0ho = a_oegzsl;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_qzc0ho'."}
{"id": 1713, "label": "comb_loop", "template_id": "loop_0", "code": "module m_2cw70y(output a_21e9i8, output b_befl7s);\n  wire w_5eh2j8;\n  assign w_5eh2j8 = a_0xyhn1 ^ b_8ttv95;\n  assign y_kcqkbm = a_0xyhn1 ? w_5eh2j8 : b_8ttv95;\n  assign a_21e9i8 = b_befl7s;\n  assign b_befl7s = a_21e9i8;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1714, "label": "width_mismatch", "template_id": "width_1", "code": "module m_a5o2nc(input [2:0] a_byj36r, output [0:0] y_d0fs6u);\n  wire w_qhgod9;\n  assign w_qhgod9 = a_tw6d4v ^ b_bif7bw;\n  assign y_z4kz6i = a_tw6d4v ? w_qhgod9 : b_bif7bw;\n  wire p_sg9fd9;\n  assign p_sg9fd9 = a_byj36r[0];\n  assign y_d0fs6u = {p_sg9fd9, a_byj36r[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_d0fs6u'."}
{"id": 1715, "label": "comb_loop", "template_id": "loop_0", "code": "module m_86hsqr(output a_54ir0h, output b_xx4ecs);\n  wire w_xqaurc;\n  assign w_xqaurc = a_h10023 ^ b_exlxyk;\n  assign y_ok8zt7 = a_h10023 ? w_xqaurc : b_exlxyk;\n  assign a_54ir0h = b_xx4ecs;\n  assign b_xx4ecs = a_54ir0h;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1716, "label": "unused_signal", "template_id": "unused_1", "code": "module m_cgqk9r(input a_cwfg9i, input b_igm82j, output y_hu69js);\n  wire w_3qnaeh;\n  assign w_3qnaeh = a_dln1mt ^ b_bahyqy;\n  assign y_824v11 = a_dln1mt ? w_3qnaeh : b_bahyqy;\n  wire t_4l688s;\n  assign t_4l688s = a_cwfg9i | b_igm82j;\n  assign y_hu69js = a_cwfg9i & b_igm82j;\nendmodule\n", "log": "Warning: declaration 't_4l688s' does not affect outputs."}
{"id": 1717, "label": "clean", "template_id": "clean_0", "code": "module m_di0sgi(input a_i65crk, input b_wdpucp, output y_76wt8k);\n  wire w_72qqay;\n  assign w_72qqay = a_34dn0t ^ b_ga0rpo;\n  assign y_r0c1zi = a_34dn0t ? w_72qqay : b_ga0rpo;\n  assign y_76wt8k = a_i65crk & b_wdpucp;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1718, "label": "latch_inference", "template_id": "latch_1", "code": "module m_za2pgr(input en_fa9xc9, input d_1g6m4b, output reg q_tkqr0f);\n  wire w_oy018l;\n  assign w_oy018l = a_pgz53d ^ b_fh198b;\n  assign y_8uleof = a_pgz53d ? w_oy018l : b_fh198b;\n  always @(*) begin\n    if (en_fa9xc9) q_tkqr0f = d_1g6m4b;\n    // other path leaves q_tkqr0f unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_tkqr0f' may not be assigned on all control paths."}
{"id": 1719, "label": "unused_signal", "template_id": "unused_1", "code": "module m_25b6on(input a_fjtzpr, input b_7k8yhm, output y_k57n9c);\n  wire w_66eq5k;\n  assign w_66eq5k = a_iy4gc9 ^ b_9jz0wh;\n  assign y_l44xqy = a_iy4gc9 ? w_66eq5k : b_9jz0wh;\n  wire t_f2cb55;\n  assign t_f2cb55 = a_fjtzpr | b_7k8yhm;\n  assign y_k57n9c = a_fjtzpr & b_7k8yhm;\nendmodule\n", "log": "Warning: declaration 't_f2cb55' does not affect outputs."}
{"id": 1720, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_7rj451(input a_2zaznc, input b_hm6obf, input c_mbm1dy, output y_auaduy);\n  wire w_7xe7ep;\n  assign w_7xe7ep = a_id47l6 ^ b_v6b8k3;\n  assign y_qfi9o7 = a_id47l6 ? w_7xe7ep : b_v6b8k3;\n  wire t_1qognx;\n  assign t_1qognx = a_2zaznc & b_hm6obf;\n  assign t_1qognx = (c_mbm1dy) ? a_2zaznc : b_hm6obf;\n  assign y_auaduy = t_1qognx;\nendmodule\n", "log": "Error: net 't_1qognx' is assigned from more than one source."}
{"id": 1721, "label": "comb_loop", "template_id": "loop_1", "code": "module m_ko5sli(output a_ywqs6d, output b_jeqsdu);\n  wire w_1cuonv;\n  assign w_1cuonv = a_07f37g ^ b_b0wltj;\n  assign y_m2lago = a_07f37g ? w_1cuonv : b_b0wltj;\n  wire x_2oa1ns;\n  assign x_2oa1ns = a_ywqs6d;\n  assign a_ywqs6d = b_jeqsdu;\n  assign b_jeqsdu = x_2oa1ns;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1722, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_6ha8pv(input clk_8b2xbs, input d_93495f, output reg q_qu0lup);\n  wire w_vqe2d6;\n  assign w_vqe2d6 = a_2t4mj9 ^ b_9m4er5;\n  assign y_htwahv = a_2t4mj9 ? w_vqe2d6 : b_9m4er5;\n  always @(posedge clk_8b2xbs) begin\n    q_qu0lup = d_93495f;\n    q_qu0lup = q_qu0lup;\n    // extra ops using tmp_os7gbc\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_qu0lup'."}
{"id": 1723, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_4e41ju(input clk_9ihc2o, input d_7xb3oc, output reg q_tnocmz);\n  wire w_fhciej;\n  assign w_fhciej = a_diurg2 ^ b_7zzjom;\n  assign y_to25gh = a_diurg2 ? w_fhciej : b_7zzjom;\n  always @(posedge clk_9ihc2o) begin\n    q_tnocmz = d_7xb3oc;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_tnocmz'."}
{"id": 1724, "label": "clean", "template_id": "clean_0", "code": "module m_tf4bbg(input a_9qauef, input b_7c2msu, output y_dtf25i);\n  wire w_ss7p8j;\n  assign w_ss7p8j = a_f4pwvv ^ b_j7lelb;\n  assign y_c249hm = a_f4pwvv ? w_ss7p8j : b_j7lelb;\n  assign y_dtf25i = a_9qauef & b_7c2msu;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1725, "label": "width_mismatch", "template_id": "width_1", "code": "module m_4f8ham(input [15:0] a_zaq059, output [3:0] y_yw2f57);\n  wire w_cadfhf;\n  assign w_cadfhf = a_n29ni2 ^ b_rg0p3p;\n  assign y_ibuvpi = a_n29ni2 ? w_cadfhf : b_rg0p3p;\n  wire p_kx82jv;\n  assign p_kx82jv = a_zaq059[0];\n  assign y_yw2f57 = {p_kx82jv, a_zaq059[2:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_yw2f57'."}
{"id": 1726, "label": "unused_signal", "template_id": "unused_1", "code": "module m_nv46bf(input a_vf47rx, input b_hppyq3, output y_t0pq2a);\n  wire w_vdlhxl;\n  assign w_vdlhxl = a_dan2fc ^ b_aq1h97;\n  assign y_our37j = a_dan2fc ? w_vdlhxl : b_aq1h97;\n  wire t_0grr32;\n  assign t_0grr32 = a_vf47rx | b_hppyq3;\n  assign y_t0pq2a = a_vf47rx & b_hppyq3;\nendmodule\n", "log": "Warning: declaration 't_0grr32' does not affect outputs."}
{"id": 1727, "label": "latch_inference", "template_id": "latch_0", "code": "module m_logxw1(input en_vdmdtw, input d_yz0gy6, output reg q_0pas48);\n  wire w_s6ulfm;\n  assign w_s6ulfm = a_dl7zci ^ b_lo28vc;\n  assign y_a8eruc = a_dl7zci ? w_s6ulfm : b_lo28vc;\n  always @(*) begin\n    if (en_vdmdtw) q_0pas48 = d_yz0gy6;\n  end\nendmodule\n", "log": "Warning: signal 'q_0pas48' may not be assigned on all control paths."}
{"id": 1728, "label": "clean", "template_id": "clean_0", "code": "module m_s4kbqe(input a_1c2c7x, input b_zxlrog, output y_9htuak);\n  wire w_1mahms;\n  assign w_1mahms = a_9upxns ^ b_iijbg3;\n  assign y_j0qvf7 = a_9upxns ? w_1mahms : b_iijbg3;\n  assign y_9htuak = a_1c2c7x & b_zxlrog;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1729, "label": "comb_loop", "template_id": "loop_0", "code": "module m_w1zrki(output a_7ptcq9, output b_clqy5h);\n  wire w_3trxnq;\n  assign w_3trxnq = a_2d85ab ^ b_np1t3x;\n  assign y_3tpcey = a_2d85ab ? w_3trxnq : b_np1t3x;\n  assign a_7ptcq9 = b_clqy5h;\n  assign b_clqy5h = a_7ptcq9;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1730, "label": "width_mismatch", "template_id": "width_0", "code": "module m_rmtgxt(input [7:0] a_9w9qu7, output [1:0] y_52307z);\n  wire w_h5td5n;\n  assign w_h5td5n = a_zq05m7 ^ b_9y6lmu;\n  assign y_6hemhv = a_zq05m7 ? w_h5td5n : b_9y6lmu;\n  assign y_52307z = a_9w9qu7;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_52307z'."}
{"id": 1731, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_n2mjxf(input clk_zlfnh0, input d_6ukurj, output reg q_y3iu4t);\n  wire w_x9f602;\n  assign w_x9f602 = a_97jwzb ^ b_gcb37s;\n  assign y_v3pw4b = a_97jwzb ? w_x9f602 : b_gcb37s;\n  always @(posedge clk_zlfnh0) begin\n    q_y3iu4t = d_6ukurj;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_y3iu4t'."}
{"id": 1732, "label": "clean", "template_id": "clean_0", "code": "module m_kxkgnw(input a_mtgvvk, input b_sa804h, output y_i3eod6);\n  wire w_5tgogi;\n  assign w_5tgogi = a_ucbphu ^ b_hntjjk;\n  assign y_cmzew8 = a_ucbphu ? w_5tgogi : b_hntjjk;\n  assign y_i3eod6 = a_mtgvvk & b_sa804h;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1733, "label": "comb_loop", "template_id": "loop_1", "code": "module m_5l7vex(output a_lz6g1k, output b_72v95s);\n  wire w_8cs9sl;\n  assign w_8cs9sl = a_lgfs85 ^ b_lg7ptm;\n  assign y_vutjmt = a_lgfs85 ? w_8cs9sl : b_lg7ptm;\n  wire x_jl203s;\n  assign x_jl203s = a_lz6g1k;\n  assign a_lz6g1k = b_72v95s;\n  assign b_72v95s = x_jl203s;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1734, "label": "clean", "template_id": "clean_0", "code": "module m_gjw06k(input a_9srtoj, input b_x4m1ev, output y_cshtlv);\n  wire w_1z23sg;\n  assign w_1z23sg = a_74qaed ^ b_c80mqz;\n  assign y_54o9pq = a_74qaed ? w_1z23sg : b_c80mqz;\n  assign y_cshtlv = a_9srtoj & b_x4m1ev;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1735, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_y7dllr(input clk_6p03vp, input d_kqs6cn, output reg q_vgfdki);\n  wire w_2skbo9;\n  assign w_2skbo9 = a_8rai3a ^ b_lr5cmm;\n  assign y_dhl5os = a_8rai3a ? w_2skbo9 : b_lr5cmm;\n  always @(posedge clk_6p03vp) begin\n    q_vgfdki = d_kqs6cn;\n    q_vgfdki = q_vgfdki;\n    // extra ops using tmp_npj3do\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_vgfdki'."}
{"id": 1736, "label": "width_mismatch", "template_id": "width_0", "code": "module m_zfc2aq(input [2:0] a_locqvs, output [1:0] y_zit8xt);\n  wire w_l05o8v;\n  assign w_l05o8v = a_idkh99 ^ b_xo7z0r;\n  assign y_nwi7uo = a_idkh99 ? w_l05o8v : b_xo7z0r;\n  assign y_zit8xt = a_locqvs;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_zit8xt'."}
{"id": 1737, "label": "comb_loop", "template_id": "loop_1", "code": "module m_g041yg(output a_vgb3uw, output b_orktev);\n  wire w_lxmnfz;\n  assign w_lxmnfz = a_dcl7li ^ b_hmzzy5;\n  assign y_fecb70 = a_dcl7li ? w_lxmnfz : b_hmzzy5;\n  wire x_c1mnvw;\n  assign x_c1mnvw = a_vgb3uw;\n  assign a_vgb3uw = b_orktev;\n  assign b_orktev = x_c1mnvw;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1738, "label": "comb_loop", "template_id": "loop_0", "code": "module m_9ps2va(output a_4zj6hx, output b_c5ykpa);\n  wire w_9ljhld;\n  assign w_9ljhld = a_7o86bf ^ b_aj0l32;\n  assign y_nzz099 = a_7o86bf ? w_9ljhld : b_aj0l32;\n  assign a_4zj6hx = b_c5ykpa;\n  assign b_c5ykpa = a_4zj6hx;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1739, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_ez7bqc(input clk_evqiqy, input d_ele4ex, output reg q_4xj3bp);\n  wire w_xb5ivw;\n  assign w_xb5ivw = a_edbmub ^ b_zaygei;\n  assign y_vgv401 = a_edbmub ? w_xb5ivw : b_zaygei;\n  always @(posedge clk_evqiqy) begin\n    q_4xj3bp = d_ele4ex;\n    q_4xj3bp = q_4xj3bp;\n    // extra ops using tmp_o4vw9v\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_4xj3bp'."}
{"id": 1740, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_sytpwm(input a_48qyh6, input b_9alnoz, input c_mwpm6c, output y_l4ehxn);\n  wire w_y3ri7l;\n  assign w_y3ri7l = a_ggtsqt ^ b_n8j05t;\n  assign y_g12ags = a_ggtsqt ? w_y3ri7l : b_n8j05t;\n  wire t_dq6b43;\n  assign t_dq6b43 = a_48qyh6 & b_9alnoz;\n  assign t_dq6b43 = (c_mwpm6c) ? a_48qyh6 : b_9alnoz;\n  assign y_l4ehxn = t_dq6b43;\nendmodule\n", "log": "Error: net 't_dq6b43' is assigned from more than one source."}
{"id": 1741, "label": "missing_default", "template_id": "case_1", "code": "module m_ph8qju(input [1:0] sel_p5t211, output reg y_6q0srp);\n  wire w_3ssbce;\n  assign w_3ssbce = a_9pn8cs ^ b_0mz6vh;\n  assign y_kvp7h0 = a_9pn8cs ? w_3ssbce : b_0mz6vh;\n  always @(*) begin\n    case(sel_p5t211)\n      2'b00: y_6q0srp = 1'b0;\n      2'b01: y_6q0srp = 1'b1;\n      2'b10: y_6q0srp = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1742, "label": "clean", "template_id": "clean_0", "code": "module m_ebfg4n(input a_3mikym, input b_rgf57x, output y_ft7r05);\n  wire w_uc5mil;\n  assign w_uc5mil = a_bnlq1i ^ b_v1wkm5;\n  assign y_p6i327 = a_bnlq1i ? w_uc5mil : b_v1wkm5;\n  assign y_ft7r05 = a_3mikym & b_rgf57x;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1743, "label": "unused_signal", "template_id": "unused_1", "code": "module m_7a7kgf(input a_c58vqc, input b_omt4kn, output y_s4jqlj);\n  wire w_7e0dmq;\n  assign w_7e0dmq = a_fex3el ^ b_s01eto;\n  assign y_1f7ctt = a_fex3el ? w_7e0dmq : b_s01eto;\n  wire t_xyjxul;\n  assign t_xyjxul = a_c58vqc | b_omt4kn;\n  assign y_s4jqlj = a_c58vqc & b_omt4kn;\nendmodule\n", "log": "Warning: declaration 't_xyjxul' does not affect outputs."}
{"id": 1744, "label": "unused_signal", "template_id": "unused_1", "code": "module m_b32zun(input a_rabs31, input b_mwi757, output y_sw8rrf);\n  wire w_k367gl;\n  assign w_k367gl = a_uvga9y ^ b_4n9ftp;\n  assign y_kwcnbv = a_uvga9y ? w_k367gl : b_4n9ftp;\n  wire t_9ui2jb;\n  assign t_9ui2jb = a_rabs31 | b_mwi757;\n  assign y_sw8rrf = a_rabs31 & b_mwi757;\nendmodule\n", "log": "Warning: declaration 't_9ui2jb' does not affect outputs."}
{"id": 1745, "label": "comb_loop", "template_id": "loop_1", "code": "module m_q0y7iw(output a_uq181l, output b_0gwzu2);\n  wire w_9s6uwi;\n  assign w_9s6uwi = a_1cd0fx ^ b_jsjh3s;\n  assign y_qhgaal = a_1cd0fx ? w_9s6uwi : b_jsjh3s;\n  wire x_bwa9u0;\n  assign x_bwa9u0 = a_uq181l;\n  assign a_uq181l = b_0gwzu2;\n  assign b_0gwzu2 = x_bwa9u0;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1746, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_rdlhy3(a_at2r2e, b_wovvaf, y_68oqdv) input a_at2r2e, b_wovvaf; output y_68oqdv assign y_68oqdv = a_at2r2e | b_wovvaf; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1747, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_8ktart(input clk_b75luh, input d_bsxprq, output reg q_xhar15);\n  wire w_vpn1im;\n  assign w_vpn1im = a_65byzx ^ b_sv0pq3;\n  assign y_v18d6t = a_65byzx ? w_vpn1im : b_sv0pq3;\n  always @(posedge clk_b75luh) begin\n    q_xhar15 = d_bsxprq;\n    q_xhar15 = q_xhar15;\n    // extra ops using tmp_mvlzyo\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_xhar15'."}
{"id": 1748, "label": "clean", "template_id": "clean_0", "code": "module m_9jezll(input a_dy9g4p, input b_2o1w2c, output y_0wfcme);\n  wire w_mrp8ic;\n  assign w_mrp8ic = a_r0qtfm ^ b_118n1i;\n  assign y_gwqtuh = a_r0qtfm ? w_mrp8ic : b_118n1i;\n  assign y_0wfcme = a_dy9g4p & b_2o1w2c;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1749, "label": "missing_default", "template_id": "case_1", "code": "module m_7i8jfq(input [1:0] sel_37gpak, output reg y_vsh049);\n  wire w_irut6t;\n  assign w_irut6t = a_23asr8 ^ b_eyd9o4;\n  assign y_iwa778 = a_23asr8 ? w_irut6t : b_eyd9o4;\n  always @(*) begin\n    case(sel_37gpak)\n      2'b00: y_vsh049 = 1'b0;\n      2'b01: y_vsh049 = 1'b1;\n      2'b10: y_vsh049 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1750, "label": "width_mismatch", "template_id": "width_1", "code": "module m_5knwxp(input [15:0] a_t11hil, output [1:0] y_hmt2o5);\n  wire w_liad9p;\n  assign w_liad9p = a_8p3nq0 ^ b_fsvps8;\n  assign y_kbnfjz = a_8p3nq0 ? w_liad9p : b_fsvps8;\n  wire p_h7w50j;\n  assign p_h7w50j = a_t11hil[0];\n  assign y_hmt2o5 = {p_h7w50j, a_t11hil[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_hmt2o5'."}
{"id": 1751, "label": "width_mismatch", "template_id": "width_1", "code": "module m_02f5jy(input [15:0] a_7eiwk3, output [2:0] y_mprgci);\n  wire w_x470pr;\n  assign w_x470pr = a_hsy4kr ^ b_f787od;\n  assign y_82t9h6 = a_hsy4kr ? w_x470pr : b_f787od;\n  wire p_2vcc5m;\n  assign p_2vcc5m = a_7eiwk3[0];\n  assign y_mprgci = {p_2vcc5m, a_7eiwk3[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_mprgci'."}
{"id": 1752, "label": "unused_signal", "template_id": "unused_0", "code": "module m_2kth0r(input a_ftklsc, input b_ihvdpr, output y_oe9wjn);\n  wire w_xy4ite;\n  assign w_xy4ite = a_75xo46 ^ b_7jls11;\n  assign y_nb5v15 = a_75xo46 ? w_xy4ite : b_7jls11;\n  wire t_tl0fux;\n  assign y_oe9wjn = a_ftklsc & b_ihvdpr;\nendmodule\n", "log": "Warning: declaration 't_tl0fux' does not affect outputs."}
{"id": 1753, "label": "unused_signal", "template_id": "unused_1", "code": "module m_rht7b3(input a_5lxsq5, input b_15lac7, output y_ekbljk);\n  wire w_436wt3;\n  assign w_436wt3 = a_ilkfdz ^ b_nop7bl;\n  assign y_v5r1i1 = a_ilkfdz ? w_436wt3 : b_nop7bl;\n  wire t_nv2gjh;\n  assign t_nv2gjh = a_5lxsq5 | b_15lac7;\n  assign y_ekbljk = a_5lxsq5 & b_15lac7;\nendmodule\n", "log": "Warning: declaration 't_nv2gjh' does not affect outputs."}
{"id": 1754, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_8xw8cw(input a_slhhxl, input b_gp6n4p, input c_jhs67x, output y_lyyfrh);\n  wire w_v86wz4;\n  assign w_v86wz4 = a_cl59fx ^ b_g0cw6y;\n  assign y_4qluye = a_cl59fx ? w_v86wz4 : b_g0cw6y;\n  wire t_clb5xx;\n  assign t_clb5xx = a_slhhxl & b_gp6n4p;\n  assign t_clb5xx = (c_jhs67x) ? a_slhhxl : b_gp6n4p;\n  assign y_lyyfrh = t_clb5xx;\nendmodule\n", "log": "Error: net 't_clb5xx' is assigned from more than one source."}
{"id": 1755, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_cie2r2(input a_gcnnuv, b_gzjwh6 output y_a15ub7); assign y_a15ub7 = a_gcnnuv & b_gzjwh6 endmodule", "log": "Error: parse failed near port list."}
{"id": 1756, "label": "latch_inference", "template_id": "latch_1", "code": "module m_0p9zzx(input en_uap5p7, input d_tmwn3q, output reg q_fhqopi);\n  wire w_ayovff;\n  assign w_ayovff = a_5jcd9w ^ b_9yxwnp;\n  assign y_lga83k = a_5jcd9w ? w_ayovff : b_9yxwnp;\n  always @(*) begin\n    if (en_uap5p7) q_fhqopi = d_tmwn3q;\n    // other path leaves q_fhqopi unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_fhqopi' may not be assigned on all control paths."}
{"id": 1757, "label": "clean", "template_id": "clean_0", "code": "module m_3r8nni(input a_eyc00n, input b_zxxzk8, output y_cg80yu);\n  wire w_4vn3qb;\n  assign w_4vn3qb = a_utuz4h ^ b_m9tca9;\n  assign y_7r818u = a_utuz4h ? w_4vn3qb : b_m9tca9;\n  assign y_cg80yu = a_eyc00n & b_zxxzk8;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1758, "label": "width_mismatch", "template_id": "width_1", "code": "module m_76pla8(input [2:0] a_m8i4ra, output [1:0] y_3etehc);\n  wire w_rkbuqb;\n  assign w_rkbuqb = a_qz6hgb ^ b_v6kftk;\n  assign y_z0d8zy = a_qz6hgb ? w_rkbuqb : b_v6kftk;\n  wire p_h6aob2;\n  assign p_h6aob2 = a_m8i4ra[0];\n  assign y_3etehc = {p_h6aob2, a_m8i4ra[0:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_3etehc'."}
{"id": 1759, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_546w69(input a_2l2x2z, b_4zcg7w output y_6dsttr); assign y_6dsttr = a_2l2x2z & b_4zcg7w endmodule", "log": "Error: parse failed near port list."}
{"id": 1760, "label": "latch_inference", "template_id": "latch_1", "code": "module m_hkhtvh(input en_6oyyiw, input d_xzfg9r, output reg q_xshu8p);\n  wire w_55j3nw;\n  assign w_55j3nw = a_ze0vq4 ^ b_3piqqe;\n  assign y_19bdal = a_ze0vq4 ? w_55j3nw : b_3piqqe;\n  always @(*) begin\n    if (en_6oyyiw) q_xshu8p = d_xzfg9r;\n    // other path leaves q_xshu8p unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_xshu8p' may not be assigned on all control paths."}
{"id": 1761, "label": "clean", "template_id": "clean_0", "code": "module m_353zra(input a_l3edrl, input b_3nc2wa, output y_hfah7b);\n  wire w_zq94ma;\n  assign w_zq94ma = a_kc6096 ^ b_v7k0sa;\n  assign y_fe8xas = a_kc6096 ? w_zq94ma : b_v7k0sa;\n  assign y_hfah7b = a_l3edrl & b_3nc2wa;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1762, "label": "comb_loop", "template_id": "loop_0", "code": "module m_zwmdbd(output a_068ilc, output b_qggbpf);\n  wire w_arm3m3;\n  assign w_arm3m3 = a_0vf47v ^ b_jju980;\n  assign y_jdghji = a_0vf47v ? w_arm3m3 : b_jju980;\n  assign a_068ilc = b_qggbpf;\n  assign b_qggbpf = a_068ilc;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1763, "label": "width_mismatch", "template_id": "width_0", "code": "module m_etyoi2(input [15:0] a_ostm65, output [2:0] y_fykzc7);\n  wire w_je3895;\n  assign w_je3895 = a_rf8g79 ^ b_2icwub;\n  assign y_64ojn9 = a_rf8g79 ? w_je3895 : b_2icwub;\n  assign y_fykzc7 = a_ostm65;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_fykzc7'."}
{"id": 1764, "label": "missing_default", "template_id": "case_1", "code": "module m_i6qjd2(input [1:0] sel_nelmdk, output reg y_y41rxe);\n  wire w_8yg613;\n  assign w_8yg613 = a_x9jilm ^ b_oq11b5;\n  assign y_pe2646 = a_x9jilm ? w_8yg613 : b_oq11b5;\n  always @(*) begin\n    case(sel_nelmdk)\n      2'b00: y_y41rxe = 1'b0;\n      2'b01: y_y41rxe = 1'b1;\n      2'b10: y_y41rxe = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1765, "label": "clean", "template_id": "clean_0", "code": "module m_7foajh(input a_rtwsa5, input b_pv9iub, output y_egavxu);\n  wire w_j8pa1o;\n  assign w_j8pa1o = a_rkzjqo ^ b_jg93l2;\n  assign y_cykelp = a_rkzjqo ? w_j8pa1o : b_jg93l2;\n  assign y_egavxu = a_rtwsa5 & b_pv9iub;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1766, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_mi6y9a(input a_x1xy35, input b_joez6p, input c_aw0six, output y_sxiur2);\n  wire w_mewd93;\n  assign w_mewd93 = a_zkgetl ^ b_xg3c4m;\n  assign y_rl57gm = a_zkgetl ? w_mewd93 : b_xg3c4m;\n  wire t_dh99tl;\n  assign t_dh99tl = a_x1xy35 & b_joez6p;\n  assign t_dh99tl = (c_aw0six) ? a_x1xy35 : b_joez6p;\n  assign y_sxiur2 = t_dh99tl;\nendmodule\n", "log": "Error: net 't_dh99tl' is assigned from more than one source."}
{"id": 1767, "label": "comb_loop", "template_id": "loop_1", "code": "module m_2lzjmo(output a_qviqm5, output b_msb5b3);\n  wire w_unfmls;\n  assign w_unfmls = a_0qxvp8 ^ b_g4tdc8;\n  assign y_03sudd = a_0qxvp8 ? w_unfmls : b_g4tdc8;\n  wire x_8mh0eo;\n  assign x_8mh0eo = a_qviqm5;\n  assign a_qviqm5 = b_msb5b3;\n  assign b_msb5b3 = x_8mh0eo;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1768, "label": "latch_inference", "template_id": "latch_0", "code": "module m_yog5ku(input en_66n04y, input d_2wiu1a, output reg q_hz19ql);\n  wire w_qtpleb;\n  assign w_qtpleb = a_2maluk ^ b_elw9px;\n  assign y_08j57g = a_2maluk ? w_qtpleb : b_elw9px;\n  always @(*) begin\n    if (en_66n04y) q_hz19ql = d_2wiu1a;\n  end\nendmodule\n", "log": "Warning: signal 'q_hz19ql' may not be assigned on all control paths."}
{"id": 1769, "label": "latch_inference", "template_id": "latch_1", "code": "module m_fr3g76(input en_fo665r, input d_pvh6tx, output reg q_ajgd6a);\n  wire w_0gj2al;\n  assign w_0gj2al = a_e8g8w2 ^ b_aav9jo;\n  assign y_zpbccy = a_e8g8w2 ? w_0gj2al : b_aav9jo;\n  always @(*) begin\n    if (en_fo665r) q_ajgd6a = d_pvh6tx;\n    // other path leaves q_ajgd6a unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_ajgd6a' may not be assigned on all control paths."}
{"id": 1770, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_ww3a2z(input a_4enmwo, b_wc8kh5 output y_ytw42q); assign y_ytw42q = a_4enmwo & b_wc8kh5 endmodule", "log": "Error: parse failed near port list."}
{"id": 1771, "label": "missing_default", "template_id": "case_1", "code": "module m_2zwe3u(input [1:0] sel_mvjciv, output reg y_mtk853);\n  wire w_g1rfou;\n  assign w_g1rfou = a_yuyzp9 ^ b_o5tu4z;\n  assign y_pwb6k6 = a_yuyzp9 ? w_g1rfou : b_o5tu4z;\n  always @(*) begin\n    case(sel_mvjciv)\n      2'b00: y_mtk853 = 1'b0;\n      2'b01: y_mtk853 = 1'b1;\n      2'b10: y_mtk853 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1772, "label": "clean", "template_id": "clean_0", "code": "module m_n762u7(input a_4a3squ, input b_ib1kpf, output y_c7f8u2);\n  wire w_k80slw;\n  assign w_k80slw = a_t62r3i ^ b_vsfx3r;\n  assign y_e5d7vv = a_t62r3i ? w_k80slw : b_vsfx3r;\n  assign y_c7f8u2 = a_4a3squ & b_ib1kpf;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1773, "label": "width_mismatch", "template_id": "width_0", "code": "module m_nr8l1z(input [2:0] a_otjk77, output [0:0] y_2n1z7m);\n  wire w_kl8ybw;\n  assign w_kl8ybw = a_3303zs ^ b_qpkg8q;\n  assign y_uejcdn = a_3303zs ? w_kl8ybw : b_qpkg8q;\n  assign y_2n1z7m = a_otjk77;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_2n1z7m'."}
{"id": 1774, "label": "missing_default", "template_id": "case_0", "code": "module m_ybrqx3(input [1:0] sel_vkic1m, output reg y_xt0j4v);\n  wire w_mqwbvt;\n  assign w_mqwbvt = a_cpf9oz ^ b_1v2n8k;\n  assign y_sz096u = a_cpf9oz ? w_mqwbvt : b_1v2n8k;\n  always @(*) begin\n    case(sel_vkic1m)\n      2'b00: y_xt0j4v = 1'b0;\n      2'b01: y_xt0j4v = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1775, "label": "clean", "template_id": "clean_0", "code": "module m_9ytntj(input a_2szn9y, input b_9bp1rz, output y_2cx2v1);\n  wire w_u72pdg;\n  assign w_u72pdg = a_8lbhll ^ b_41uype;\n  assign y_4xtgr4 = a_8lbhll ? w_u72pdg : b_41uype;\n  assign y_2cx2v1 = a_2szn9y & b_9bp1rz;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1776, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_71dvod(a_30iox0, b_q930ex, y_riic2h) input a_30iox0, b_q930ex; output y_riic2h assign y_riic2h = a_30iox0 | b_q930ex; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1777, "label": "width_mismatch", "template_id": "width_0", "code": "module m_ryf2b3(input [15:0] a_9xf43o, output [1:0] y_dsoooh);\n  wire w_y7g4w8;\n  assign w_y7g4w8 = a_hoj1dn ^ b_h0mlnd;\n  assign y_mzdb1y = a_hoj1dn ? w_y7g4w8 : b_h0mlnd;\n  assign y_dsoooh = a_9xf43o;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_dsoooh'."}
{"id": 1778, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_s2g7c3(input a_csiqsc, input b_1ecovc, input c_p5xdas, output y_ioqavq);\n  wire w_iwrila;\n  assign w_iwrila = a_5jcqmw ^ b_8eqa30;\n  assign y_jdkvg2 = a_5jcqmw ? w_iwrila : b_8eqa30;\n  wire t_68csn4;\n  assign t_68csn4 = a_csiqsc & b_1ecovc;\n  assign t_68csn4 = c_p5xdas;\n  assign y_ioqavq = t_68csn4;\nendmodule\n", "log": "Error: net 't_68csn4' is assigned from more than one source."}
{"id": 1779, "label": "clean", "template_id": "clean_0", "code": "module m_30jmeo(input a_agzhlq, input b_a1uqhu, output y_qw7hj5);\n  wire w_mbb5f0;\n  assign w_mbb5f0 = a_y8w5cs ^ b_v7week;\n  assign y_6mouy1 = a_y8w5cs ? w_mbb5f0 : b_v7week;\n  assign y_qw7hj5 = a_agzhlq & b_a1uqhu;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1780, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_mo88m5(a_hlvau5, b_0vfyxc, y_m9g75z) input a_hlvau5, b_0vfyxc; output y_m9g75z assign y_m9g75z = a_hlvau5 | b_0vfyxc; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1781, "label": "clean", "template_id": "clean_0", "code": "module m_cdobau(input a_d5tf2x, input b_y9gx51, output y_7heo7b);\n  wire w_vn3p16;\n  assign w_vn3p16 = a_45pbls ^ b_dn7k7w;\n  assign y_kjiyyl = a_45pbls ? w_vn3p16 : b_dn7k7w;\n  assign y_7heo7b = a_d5tf2x & b_y9gx51;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1782, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_dwikdi(input a_d1lx67, input b_7xcalx, input c_0ytogp, output y_244dgt);\n  wire w_c7bm8p;\n  assign w_c7bm8p = a_v4wdyq ^ b_nywcoi;\n  assign y_wzbw6a = a_v4wdyq ? w_c7bm8p : b_nywcoi;\n  wire t_zebje1;\n  assign t_zebje1 = a_d1lx67 & b_7xcalx;\n  assign t_zebje1 = (c_0ytogp) ? a_d1lx67 : b_7xcalx;\n  assign y_244dgt = t_zebje1;\nendmodule\n", "log": "Error: net 't_zebje1' is assigned from more than one source."}
{"id": 1783, "label": "missing_default", "template_id": "case_0", "code": "module m_718vel(input [1:0] sel_d6jdwy, output reg y_no5v0z);\n  wire w_w4c2yy;\n  assign w_w4c2yy = a_e25rer ^ b_f1i9m4;\n  assign y_83v0qh = a_e25rer ? w_w4c2yy : b_f1i9m4;\n  always @(*) begin\n    case(sel_d6jdwy)\n      2'b00: y_no5v0z = 1'b0;\n      2'b01: y_no5v0z = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1784, "label": "clean", "template_id": "clean_0", "code": "module m_uskkbo(input a_428z91, input b_6vsk1k, output y_6mimj0);\n  wire w_1pedz2;\n  assign w_1pedz2 = a_zceaco ^ b_ka7hac;\n  assign y_f0wc7j = a_zceaco ? w_1pedz2 : b_ka7hac;\n  assign y_6mimj0 = a_428z91 & b_6vsk1k;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1785, "label": "clean", "template_id": "clean_0", "code": "module m_cpq3wv(input a_r77puu, input b_8z48wt, output y_02ljvs);\n  wire w_62l7tk;\n  assign w_62l7tk = a_ozd5ql ^ b_ijwqvn;\n  assign y_050m3y = a_ozd5ql ? w_62l7tk : b_ijwqvn;\n  assign y_02ljvs = a_r77puu & b_8z48wt;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1786, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_p3j8ok(input a_ezd3ub, input b_tzqfc0, input c_57mgks, output y_06e0d8);\n  wire w_mi4kcg;\n  assign w_mi4kcg = a_0aazb0 ^ b_txpohp;\n  assign y_py0zji = a_0aazb0 ? w_mi4kcg : b_txpohp;\n  wire t_47maso;\n  assign t_47maso = a_ezd3ub & b_tzqfc0;\n  assign t_47maso = c_57mgks;\n  assign y_06e0d8 = t_47maso;\nendmodule\n", "log": "Error: net 't_47maso' is assigned from more than one source."}
{"id": 1787, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_66bie3(input clk_jxwnz0, input d_9q3idd, output reg q_dpe377);\n  wire w_bqholm;\n  assign w_bqholm = a_nj5n9a ^ b_tttvb8;\n  assign y_26t9ns = a_nj5n9a ? w_bqholm : b_tttvb8;\n  always @(posedge clk_jxwnz0) begin\n    q_dpe377 = d_9q3idd;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_dpe377'."}
{"id": 1788, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_wpxz7p(input clk_kqum3p, input d_dkuvee, output reg q_zd4g5x);\n  wire w_m4dpsz;\n  assign w_m4dpsz = a_f71taf ^ b_kgpy1n;\n  assign y_uer6bk = a_f71taf ? w_m4dpsz : b_kgpy1n;\n  always @(posedge clk_kqum3p) begin\n    q_zd4g5x = d_dkuvee;\n    q_zd4g5x = q_zd4g5x;\n    // extra ops using tmp_996onk\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_zd4g5x'."}
{"id": 1789, "label": "comb_loop", "template_id": "loop_0", "code": "module m_ga8j6x(output a_34eczc, output b_u7gz7q);\n  wire w_5mq79h;\n  assign w_5mq79h = a_0kgbwe ^ b_130czs;\n  assign y_4p44zf = a_0kgbwe ? w_5mq79h : b_130czs;\n  assign a_34eczc = b_u7gz7q;\n  assign b_u7gz7q = a_34eczc;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1790, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_eojrlr(a_to8v5b, b_mwd3va, y_zcc2zf) input a_to8v5b, b_mwd3va; output y_zcc2zf assign y_zcc2zf = a_to8v5b | b_mwd3va; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1791, "label": "clean", "template_id": "clean_0", "code": "module m_6hg70b(input a_4fbr48, input b_kbfopp, output y_lwushh);\n  wire w_7jjiko;\n  assign w_7jjiko = a_116f85 ^ b_e0mp9t;\n  assign y_n0vyod = a_116f85 ? w_7jjiko : b_e0mp9t;\n  assign y_lwushh = a_4fbr48 & b_kbfopp;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1792, "label": "comb_loop", "template_id": "loop_0", "code": "module m_k4o39r(output a_97bzdr, output b_1oxtqh);\n  wire w_cinmjv;\n  assign w_cinmjv = a_mafu1b ^ b_118p7f;\n  assign y_2v81n1 = a_mafu1b ? w_cinmjv : b_118p7f;\n  assign a_97bzdr = b_1oxtqh;\n  assign b_1oxtqh = a_97bzdr;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1793, "label": "clean", "template_id": "clean_0", "code": "module m_bvg4cm(input a_wjt9zk, input b_ct4ta8, output y_85prm0);\n  wire w_bxksf9;\n  assign w_bxksf9 = a_z7ci2s ^ b_w6bk1e;\n  assign y_jwsann = a_z7ci2s ? w_bxksf9 : b_w6bk1e;\n  assign y_85prm0 = a_wjt9zk & b_ct4ta8;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1794, "label": "clean", "template_id": "clean_0", "code": "module m_u8opqz(input a_36n64s, input b_riymng, output y_a0i9fd);\n  wire w_ejlkft;\n  assign w_ejlkft = a_xd2ph6 ^ b_s59t9u;\n  assign y_pls3pw = a_xd2ph6 ? w_ejlkft : b_s59t9u;\n  assign y_a0i9fd = a_36n64s & b_riymng;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1795, "label": "comb_loop", "template_id": "loop_1", "code": "module m_mqnxzn(output a_xulzoy, output b_3abkbe);\n  wire w_gan2v3;\n  assign w_gan2v3 = a_78j7e2 ^ b_hwyv98;\n  assign y_h7t0w0 = a_78j7e2 ? w_gan2v3 : b_hwyv98;\n  wire x_a2zgp3;\n  assign x_a2zgp3 = a_xulzoy;\n  assign a_xulzoy = b_3abkbe;\n  assign b_3abkbe = x_a2zgp3;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1796, "label": "clean", "template_id": "clean_0", "code": "module m_15jugj(input a_k63yxf, input b_jkoj5y, output y_nu2pkk);\n  wire w_x4mqds;\n  assign w_x4mqds = a_bacqot ^ b_h8fnrw;\n  assign y_nubull = a_bacqot ? w_x4mqds : b_h8fnrw;\n  assign y_nu2pkk = a_k63yxf & b_jkoj5y;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1797, "label": "latch_inference", "template_id": "latch_0", "code": "module m_8uysv4(input en_nh176g, input d_490nk5, output reg q_6mgl5t);\n  wire w_py0rn2;\n  assign w_py0rn2 = a_sq40ww ^ b_kuj852;\n  assign y_699663 = a_sq40ww ? w_py0rn2 : b_kuj852;\n  always @(*) begin\n    if (en_nh176g) q_6mgl5t = d_490nk5;\n  end\nendmodule\n", "log": "Warning: signal 'q_6mgl5t' may not be assigned on all control paths."}
{"id": 1798, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_c992bb(input a_ptaxp0, input b_qlvadq, input c_ndmshp, output y_4ll3dx);\n  wire w_io4jjp;\n  assign w_io4jjp = a_n7dw0x ^ b_dsst7d;\n  assign y_r2vzvv = a_n7dw0x ? w_io4jjp : b_dsst7d;\n  wire t_qo64w5;\n  assign t_qo64w5 = a_ptaxp0 & b_qlvadq;\n  assign t_qo64w5 = (c_ndmshp) ? a_ptaxp0 : b_qlvadq;\n  assign y_4ll3dx = t_qo64w5;\nendmodule\n", "log": "Error: net 't_qo64w5' is assigned from more than one source."}
{"id": 1799, "label": "clean", "template_id": "clean_0", "code": "module m_0ud3cj(input a_693kjm, input b_bwziru, output y_d4j3av);\n  wire w_xfh1ys;\n  assign w_xfh1ys = a_uk5pzt ^ b_eullgq;\n  assign y_z4jd7v = a_uk5pzt ? w_xfh1ys : b_eullgq;\n  assign y_d4j3av = a_693kjm & b_bwziru;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1800, "label": "latch_inference", "template_id": "latch_1", "code": "module m_l4k8wv(input en_wsojbc, input d_jpedrp, output reg q_ev77cw);\n  wire w_1dc622;\n  assign w_1dc622 = a_m7e074 ^ b_18zh1x;\n  assign y_jn9cy1 = a_m7e074 ? w_1dc622 : b_18zh1x;\n  always @(*) begin\n    if (en_wsojbc) q_ev77cw = d_jpedrp;\n    // other path leaves q_ev77cw unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_ev77cw' may not be assigned on all control paths."}
{"id": 1801, "label": "clean", "template_id": "clean_0", "code": "module m_zum9co(input a_ggh11q, input b_ee6yv5, output y_itdg71);\n  wire w_9ytuo7;\n  assign w_9ytuo7 = a_bxc4ei ^ b_nxs0qd;\n  assign y_fajpcu = a_bxc4ei ? w_9ytuo7 : b_nxs0qd;\n  assign y_itdg71 = a_ggh11q & b_ee6yv5;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1802, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_1rp5fn(input clk_4zjgh2, input d_zqag0x, output reg q_vde7ae);\n  wire w_mjkwnj;\n  assign w_mjkwnj = a_2rqw3g ^ b_2n7gx3;\n  assign y_s77479 = a_2rqw3g ? w_mjkwnj : b_2n7gx3;\n  always @(posedge clk_4zjgh2) begin\n    q_vde7ae = d_zqag0x;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_vde7ae'."}
{"id": 1803, "label": "comb_loop", "template_id": "loop_0", "code": "module m_gnswvf(output a_0c2cja, output b_3lpup8);\n  wire w_cy0o6i;\n  assign w_cy0o6i = a_o72jzr ^ b_g6xgil;\n  assign y_s37ypu = a_o72jzr ? w_cy0o6i : b_g6xgil;\n  assign a_0c2cja = b_3lpup8;\n  assign b_3lpup8 = a_0c2cja;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1804, "label": "clean", "template_id": "clean_0", "code": "module m_ipxltz(input a_3nm4sc, input b_hv5g8n, output y_62xjsv);\n  wire w_4z2trv;\n  assign w_4z2trv = a_6nvp93 ^ b_eh13b0;\n  assign y_8ts7ab = a_6nvp93 ? w_4z2trv : b_eh13b0;\n  assign y_62xjsv = a_3nm4sc & b_hv5g8n;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1805, "label": "clean", "template_id": "clean_0", "code": "module m_m3x2em(input a_7hv2h5, input b_84sajs, output y_hrx30p);\n  wire w_qxeb70;\n  assign w_qxeb70 = a_dcgftj ^ b_1o1a9n;\n  assign y_iziqtq = a_dcgftj ? w_qxeb70 : b_1o1a9n;\n  assign y_hrx30p = a_7hv2h5 & b_84sajs;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1806, "label": "missing_default", "template_id": "case_0", "code": "module m_1nvsem(input [1:0] sel_usnfcl, output reg y_tlx6af);\n  wire w_kr5gqp;\n  assign w_kr5gqp = a_d06ahz ^ b_wa9lao;\n  assign y_82p69x = a_d06ahz ? w_kr5gqp : b_wa9lao;\n  always @(*) begin\n    case(sel_usnfcl)\n      2'b00: y_tlx6af = 1'b0;\n      2'b01: y_tlx6af = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1807, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_ivksnf(input clk_5d3hh8, input d_1l6u2b, output reg q_a4qi5s);\n  wire w_7j62wn;\n  assign w_7j62wn = a_ehmx1i ^ b_jmxm7d;\n  assign y_x88qs4 = a_ehmx1i ? w_7j62wn : b_jmxm7d;\n  always @(posedge clk_5d3hh8) begin\n    q_a4qi5s = d_1l6u2b;\n    q_a4qi5s = q_a4qi5s;\n    // extra ops using tmp_jlhf8p\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_a4qi5s'."}
{"id": 1808, "label": "comb_loop", "template_id": "loop_0", "code": "module m_3axfai(output a_x5ktfa, output b_mprq9u);\n  wire w_jfbdpz;\n  assign w_jfbdpz = a_z0ypjh ^ b_oamp06;\n  assign y_g1dcfp = a_z0ypjh ? w_jfbdpz : b_oamp06;\n  assign a_x5ktfa = b_mprq9u;\n  assign b_mprq9u = a_x5ktfa;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1809, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_trivnj(a_16j7vv, b_doo2qc, y_h999qh) input a_16j7vv, b_doo2qc; output y_h999qh assign y_h999qh = a_16j7vv | b_doo2qc; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1810, "label": "comb_loop", "template_id": "loop_0", "code": "module m_kqe0zj(output a_7cisha, output b_7bpo83);\n  wire w_qugl4o;\n  assign w_qugl4o = a_l3auub ^ b_u3fj99;\n  assign y_hju81y = a_l3auub ? w_qugl4o : b_u3fj99;\n  assign a_7cisha = b_7bpo83;\n  assign b_7bpo83 = a_7cisha;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1811, "label": "clean", "template_id": "clean_0", "code": "module m_lqczi4(input a_vfuf7r, input b_wnrxor, output y_f3m0st);\n  wire w_9rwzb8;\n  assign w_9rwzb8 = a_271evo ^ b_itpt0u;\n  assign y_h8t5hb = a_271evo ? w_9rwzb8 : b_itpt0u;\n  assign y_f3m0st = a_vfuf7r & b_wnrxor;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1812, "label": "unused_signal", "template_id": "unused_1", "code": "module m_vy9ou0(input a_jaa5pg, input b_awpc1b, output y_2b64or);\n  wire w_or4iiu;\n  assign w_or4iiu = a_jaaln4 ^ b_i3ow2p;\n  assign y_8nn3q2 = a_jaaln4 ? w_or4iiu : b_i3ow2p;\n  wire t_nnl3rm;\n  assign t_nnl3rm = a_jaa5pg | b_awpc1b;\n  assign y_2b64or = a_jaa5pg & b_awpc1b;\nendmodule\n", "log": "Warning: declaration 't_nnl3rm' does not affect outputs."}
{"id": 1813, "label": "missing_default", "template_id": "case_1", "code": "module m_9hs8fm(input [1:0] sel_ip5pqc, output reg y_5la9k4);\n  wire w_x8nvcq;\n  assign w_x8nvcq = a_mk9zuc ^ b_do4ueq;\n  assign y_ssdt4l = a_mk9zuc ? w_x8nvcq : b_do4ueq;\n  always @(*) begin\n    case(sel_ip5pqc)\n      2'b00: y_5la9k4 = 1'b0;\n      2'b01: y_5la9k4 = 1'b1;\n      2'b10: y_5la9k4 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1814, "label": "width_mismatch", "template_id": "width_0", "code": "module m_80aljr(input [3:0] a_oz1giz, output [1:0] y_x6o8o3);\n  wire w_tlyhij;\n  assign w_tlyhij = a_fsslsu ^ b_yo24s2;\n  assign y_5mdx8d = a_fsslsu ? w_tlyhij : b_yo24s2;\n  assign y_x6o8o3 = a_oz1giz;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_x6o8o3'."}
{"id": 1815, "label": "clean", "template_id": "clean_0", "code": "module m_l25lfx(input a_i3ktcs, input b_nai4pm, output y_tvec7f);\n  wire w_hs8l7b;\n  assign w_hs8l7b = a_wjibj0 ^ b_hexarh;\n  assign y_z09zew = a_wjibj0 ? w_hs8l7b : b_hexarh;\n  assign y_tvec7f = a_i3ktcs & b_nai4pm;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1816, "label": "latch_inference", "template_id": "latch_1", "code": "module m_keeh5q(input en_vs79jf, input d_x230qu, output reg q_nmppgf);\n  wire w_nll1ae;\n  assign w_nll1ae = a_6e48dx ^ b_e6tg4s;\n  assign y_0qodcj = a_6e48dx ? w_nll1ae : b_e6tg4s;\n  always @(*) begin\n    if (en_vs79jf) q_nmppgf = d_x230qu;\n    // other path leaves q_nmppgf unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_nmppgf' may not be assigned on all control paths."}
{"id": 1817, "label": "comb_loop", "template_id": "loop_1", "code": "module m_0zrnv6(output a_wg3hdz, output b_m7x96u);\n  wire w_iseagb;\n  assign w_iseagb = a_hoyo30 ^ b_9g3m8g;\n  assign y_8wfvqh = a_hoyo30 ? w_iseagb : b_9g3m8g;\n  wire x_nlcn2x;\n  assign x_nlcn2x = a_wg3hdz;\n  assign a_wg3hdz = b_m7x96u;\n  assign b_m7x96u = x_nlcn2x;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1818, "label": "clean", "template_id": "clean_0", "code": "module m_pbtg97(input a_4qmylt, input b_im4k2o, output y_lx4ic8);\n  wire w_g5o0yc;\n  assign w_g5o0yc = a_i6tfa8 ^ b_crh06j;\n  assign y_543xit = a_i6tfa8 ? w_g5o0yc : b_crh06j;\n  assign y_lx4ic8 = a_4qmylt & b_im4k2o;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1819, "label": "latch_inference", "template_id": "latch_1", "code": "module m_zdfmnk(input en_285kxp, input d_5lykev, output reg q_6uizaq);\n  wire w_g8re1w;\n  assign w_g8re1w = a_3jpahj ^ b_rgg5vd;\n  assign y_s5mdv8 = a_3jpahj ? w_g8re1w : b_rgg5vd;\n  always @(*) begin\n    if (en_285kxp) q_6uizaq = d_5lykev;\n    // other path leaves q_6uizaq unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_6uizaq' may not be assigned on all control paths."}
{"id": 1820, "label": "latch_inference", "template_id": "latch_0", "code": "module m_x9twev(input en_ofxabo, input d_o47apz, output reg q_5dnihn);\n  wire w_laz86y;\n  assign w_laz86y = a_3uzta4 ^ b_8fwdcs;\n  assign y_07i1nu = a_3uzta4 ? w_laz86y : b_8fwdcs;\n  always @(*) begin\n    if (en_ofxabo) q_5dnihn = d_o47apz;\n  end\nendmodule\n", "log": "Warning: signal 'q_5dnihn' may not be assigned on all control paths."}
{"id": 1821, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_6ysb60(input a_fs5mxi, b_g84be8 output y_np8rgn); assign y_np8rgn = a_fs5mxi & b_g84be8 endmodule", "log": "Error: parse failed near port list."}
{"id": 1822, "label": "clean", "template_id": "clean_0", "code": "module m_a64i9y(input a_ue0y32, input b_f2mg3m, output y_1thlgm);\n  wire w_yxfeqh;\n  assign w_yxfeqh = a_wjg87o ^ b_033t5t;\n  assign y_0tna2y = a_wjg87o ? w_yxfeqh : b_033t5t;\n  assign y_1thlgm = a_ue0y32 & b_f2mg3m;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1823, "label": "comb_loop", "template_id": "loop_1", "code": "module m_cyj6cx(output a_x65u22, output b_0kmi4y);\n  wire w_sntvr6;\n  assign w_sntvr6 = a_ayc9tn ^ b_7vbrlw;\n  assign y_nbniy8 = a_ayc9tn ? w_sntvr6 : b_7vbrlw;\n  wire x_xhomrj;\n  assign x_xhomrj = a_x65u22;\n  assign a_x65u22 = b_0kmi4y;\n  assign b_0kmi4y = x_xhomrj;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1824, "label": "clean", "template_id": "clean_0", "code": "module m_u3xwza(input a_gd1mgb, input b_sk0zde, output y_rwtoow);\n  wire w_fc4tai;\n  assign w_fc4tai = a_13mev8 ^ b_3lurrr;\n  assign y_qoh6ks = a_13mev8 ? w_fc4tai : b_3lurrr;\n  assign y_rwtoow = a_gd1mgb & b_sk0zde;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1825, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_gp1qmy(input a_6wudby, input b_gwvrsg, input c_5292ty, output y_o4wn3h);\n  wire w_rz2pbc;\n  assign w_rz2pbc = a_7w4p4a ^ b_aj2oz7;\n  assign y_f2z9u9 = a_7w4p4a ? w_rz2pbc : b_aj2oz7;\n  wire t_z1r2mf;\n  assign t_z1r2mf = a_6wudby & b_gwvrsg;\n  assign t_z1r2mf = (c_5292ty) ? a_6wudby : b_gwvrsg;\n  assign y_o4wn3h = t_z1r2mf;\nendmodule\n", "log": "Error: net 't_z1r2mf' is assigned from more than one source."}
{"id": 1826, "label": "clean", "template_id": "clean_0", "code": "module m_qappgh(input a_w9f7ew, input b_hbj0uj, output y_znhy97);\n  wire w_bjazq7;\n  assign w_bjazq7 = a_zdp1l8 ^ b_71ii1v;\n  assign y_qgj4dl = a_zdp1l8 ? w_bjazq7 : b_71ii1v;\n  assign y_znhy97 = a_w9f7ew & b_hbj0uj;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1827, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_vi33zc(input a_w6u34f, b_edawn3 output y_soxf6a); assign y_soxf6a = a_w6u34f & b_edawn3 endmodule", "log": "Error: parse failed near port list."}
{"id": 1828, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_t5jndo(input a_ciloow, b_ozvue6 output y_6uqwzs); assign y_6uqwzs = a_ciloow & b_ozvue6 endmodule", "log": "Error: parse failed near port list."}
{"id": 1829, "label": "missing_default", "template_id": "case_1", "code": "module m_i4fudd(input [1:0] sel_lwf5se, output reg y_r1vtyj);\n  wire w_z1yqrb;\n  assign w_z1yqrb = a_v27cxp ^ b_1zjl3k;\n  assign y_5xshgz = a_v27cxp ? w_z1yqrb : b_1zjl3k;\n  always @(*) begin\n    case(sel_lwf5se)\n      2'b00: y_r1vtyj = 1'b0;\n      2'b01: y_r1vtyj = 1'b1;\n      2'b10: y_r1vtyj = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1830, "label": "latch_inference", "template_id": "latch_0", "code": "module m_ownfvm(input en_4rfvoy, input d_kn1s79, output reg q_c7iotg);\n  wire w_1gifxb;\n  assign w_1gifxb = a_2um59q ^ b_oogsvn;\n  assign y_1cin41 = a_2um59q ? w_1gifxb : b_oogsvn;\n  always @(*) begin\n    if (en_4rfvoy) q_c7iotg = d_kn1s79;\n  end\nendmodule\n", "log": "Warning: signal 'q_c7iotg' may not be assigned on all control paths."}
{"id": 1831, "label": "clean", "template_id": "clean_0", "code": "module m_vrsvbo(input a_dcyfnv, input b_axyntf, output y_zu4t8s);\n  wire w_vzss2q;\n  assign w_vzss2q = a_sqha1k ^ b_9rjvvr;\n  assign y_948but = a_sqha1k ? w_vzss2q : b_9rjvvr;\n  assign y_zu4t8s = a_dcyfnv & b_axyntf;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1832, "label": "clean", "template_id": "clean_0", "code": "module m_vn3kpx(input a_g2h5wm, input b_8aybpp, output y_ono17g);\n  wire w_wuvc8d;\n  assign w_wuvc8d = a_3p1364 ^ b_4vvt4a;\n  assign y_ed9nas = a_3p1364 ? w_wuvc8d : b_4vvt4a;\n  assign y_ono17g = a_g2h5wm & b_8aybpp;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1833, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_731p90(input a_8u89ff, b_yy9g6d output y_8la51h); assign y_8la51h = a_8u89ff & b_yy9g6d endmodule", "log": "Error: parse failed near port list."}
{"id": 1834, "label": "width_mismatch", "template_id": "width_1", "code": "module m_e2u2ab(input [4:0] a_ivhv16, output [2:0] y_h2ebxt);\n  wire w_11hbk2;\n  assign w_11hbk2 = a_l468oh ^ b_csjczg;\n  assign y_cyrgaa = a_l468oh ? w_11hbk2 : b_csjczg;\n  wire p_q92j1m;\n  assign p_q92j1m = a_ivhv16[0];\n  assign y_h2ebxt = {p_q92j1m, a_ivhv16[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_h2ebxt'."}
{"id": 1835, "label": "latch_inference", "template_id": "latch_1", "code": "module m_0gl7gp(input en_ostkzd, input d_lhy3qd, output reg q_9adwdx);\n  wire w_ubcimh;\n  assign w_ubcimh = a_cfxk54 ^ b_tm7f4p;\n  assign y_4uoqxl = a_cfxk54 ? w_ubcimh : b_tm7f4p;\n  always @(*) begin\n    if (en_ostkzd) q_9adwdx = d_lhy3qd;\n    // other path leaves q_9adwdx unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_9adwdx' may not be assigned on all control paths."}
{"id": 1836, "label": "width_mismatch", "template_id": "width_0", "code": "module m_nn0npc(input [4:0] a_g8oh1o, output [1:0] y_79ewfa);\n  wire w_jvs5i9;\n  assign w_jvs5i9 = a_hqjmwb ^ b_hhxqos;\n  assign y_wqywb1 = a_hqjmwb ? w_jvs5i9 : b_hhxqos;\n  assign y_79ewfa = a_g8oh1o;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_79ewfa'."}
{"id": 1837, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_v2wn71(input clk_1sn4ie, input d_pg8yun, output reg q_yirrm8);\n  wire w_fmdteh;\n  assign w_fmdteh = a_burw40 ^ b_10wtpa;\n  assign y_f72pov = a_burw40 ? w_fmdteh : b_10wtpa;\n  always @(posedge clk_1sn4ie) begin\n    q_yirrm8 = d_pg8yun;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_yirrm8'."}
{"id": 1838, "label": "comb_loop", "template_id": "loop_0", "code": "module m_3cxjog(output a_z82rk9, output b_ip6642);\n  wire w_rfhfo0;\n  assign w_rfhfo0 = a_e532nk ^ b_g513h2;\n  assign y_rbe9fx = a_e532nk ? w_rfhfo0 : b_g513h2;\n  assign a_z82rk9 = b_ip6642;\n  assign b_ip6642 = a_z82rk9;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1839, "label": "clean", "template_id": "clean_0", "code": "module m_n8vuk1(input a_s14i0m, input b_0qvc92, output y_e7y9o6);\n  wire w_hapsyi;\n  assign w_hapsyi = a_9kruwf ^ b_v7mtbv;\n  assign y_9vcbr9 = a_9kruwf ? w_hapsyi : b_v7mtbv;\n  assign y_e7y9o6 = a_s14i0m & b_0qvc92;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1840, "label": "clean", "template_id": "clean_0", "code": "module m_ggczb7(input a_ucwtpk, input b_caecwv, output y_ywxpsj);\n  wire w_m2a12j;\n  assign w_m2a12j = a_iqy9sy ^ b_uygst8;\n  assign y_ztj3b4 = a_iqy9sy ? w_m2a12j : b_uygst8;\n  assign y_ywxpsj = a_ucwtpk & b_caecwv;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1841, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_qpetes(input clk_jnteet, input d_bjpkdk, output reg q_85qjlk);\n  wire w_amthi9;\n  assign w_amthi9 = a_osulck ^ b_vvp2tw;\n  assign y_bt8419 = a_osulck ? w_amthi9 : b_vvp2tw;\n  always @(posedge clk_jnteet) begin\n    q_85qjlk = d_bjpkdk;\n    q_85qjlk = q_85qjlk;\n    // extra ops using tmp_jyplq5\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_85qjlk'."}
{"id": 1842, "label": "width_mismatch", "template_id": "width_0", "code": "module m_xnsmc2(input [7:0] a_3uovf7, output [2:0] y_eul4j3);\n  wire w_mr9obi;\n  assign w_mr9obi = a_n10rxq ^ b_5wxbjn;\n  assign y_6mtut5 = a_n10rxq ? w_mr9obi : b_5wxbjn;\n  assign y_eul4j3 = a_3uovf7;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_eul4j3'."}
{"id": 1843, "label": "clean", "template_id": "clean_0", "code": "module m_tlh03f(input a_cg5l6y, input b_jilvs3, output y_lx47kg);\n  wire w_2rkd5c;\n  assign w_2rkd5c = a_jbf8tf ^ b_lfxglr;\n  assign y_eryj4t = a_jbf8tf ? w_2rkd5c : b_lfxglr;\n  assign y_lx47kg = a_cg5l6y & b_jilvs3;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1844, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_sowj2b(input clk_2gzoyt, input d_44kkzp, output reg q_drh6jy);\n  wire w_t0ipr1;\n  assign w_t0ipr1 = a_zs77ht ^ b_2qmayc;\n  assign y_gsh4gp = a_zs77ht ? w_t0ipr1 : b_2qmayc;\n  always @(posedge clk_2gzoyt) begin\n    q_drh6jy = d_44kkzp;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_drh6jy'."}
{"id": 1845, "label": "latch_inference", "template_id": "latch_1", "code": "module m_zubr3p(input en_mf8ixa, input d_v3n2rl, output reg q_1e4kwl);\n  wire w_2airvs;\n  assign w_2airvs = a_s6yfge ^ b_dlvcib;\n  assign y_j6eh55 = a_s6yfge ? w_2airvs : b_dlvcib;\n  always @(*) begin\n    if (en_mf8ixa) q_1e4kwl = d_v3n2rl;\n    // other path leaves q_1e4kwl unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_1e4kwl' may not be assigned on all control paths."}
{"id": 1846, "label": "comb_loop", "template_id": "loop_1", "code": "module m_tl1jph(output a_g1zxrb, output b_4q4817);\n  wire w_q73417;\n  assign w_q73417 = a_acjh7u ^ b_bte27a;\n  assign y_5ld69q = a_acjh7u ? w_q73417 : b_bte27a;\n  wire x_pn7vln;\n  assign x_pn7vln = a_g1zxrb;\n  assign a_g1zxrb = b_4q4817;\n  assign b_4q4817 = x_pn7vln;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1847, "label": "clean", "template_id": "clean_0", "code": "module m_utmemt(input a_pu22p3, input b_68q2og, output y_wa56tc);\n  wire w_eup2hf;\n  assign w_eup2hf = a_3bwhtl ^ b_wfwka3;\n  assign y_md06zj = a_3bwhtl ? w_eup2hf : b_wfwka3;\n  assign y_wa56tc = a_pu22p3 & b_68q2og;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1848, "label": "comb_loop", "template_id": "loop_0", "code": "module m_c534l3(output a_zst7z6, output b_jd5svt);\n  wire w_bsgvjy;\n  assign w_bsgvjy = a_ztqb49 ^ b_gpg8gk;\n  assign y_v9zv6k = a_ztqb49 ? w_bsgvjy : b_gpg8gk;\n  assign a_zst7z6 = b_jd5svt;\n  assign b_jd5svt = a_zst7z6;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1849, "label": "clean", "template_id": "clean_0", "code": "module m_mi8ont(input a_uk0rsh, input b_twecal, output y_ay72xv);\n  wire w_zzse6k;\n  assign w_zzse6k = a_wem66c ^ b_i1q5j0;\n  assign y_hti187 = a_wem66c ? w_zzse6k : b_i1q5j0;\n  assign y_ay72xv = a_uk0rsh & b_twecal;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1850, "label": "clean", "template_id": "clean_0", "code": "module m_z0f6te(input a_o5vox6, input b_vrorw7, output y_8zyh1j);\n  wire w_jagh2w;\n  assign w_jagh2w = a_ulai0k ^ b_js7kxw;\n  assign y_p018se = a_ulai0k ? w_jagh2w : b_js7kxw;\n  assign y_8zyh1j = a_o5vox6 & b_vrorw7;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1851, "label": "clean", "template_id": "clean_0", "code": "module m_jqua2w(input a_37ysm0, input b_dp38qt, output y_291tfj);\n  wire w_whm1f9;\n  assign w_whm1f9 = a_tjll66 ^ b_z5p61f;\n  assign y_ixli6z = a_tjll66 ? w_whm1f9 : b_z5p61f;\n  assign y_291tfj = a_37ysm0 & b_dp38qt;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1852, "label": "width_mismatch", "template_id": "width_1", "code": "module m_puzwm3(input [3:0] a_42cqt9, output [0:0] y_pdvuod);\n  wire w_8mw9id;\n  assign w_8mw9id = a_abwap5 ^ b_bpn32h;\n  assign y_isz56a = a_abwap5 ? w_8mw9id : b_bpn32h;\n  wire p_veto1d;\n  assign p_veto1d = a_42cqt9[0];\n  assign y_pdvuod = {p_veto1d, a_42cqt9[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_pdvuod'."}
{"id": 1853, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_c8rtti(input clk_wipexc, input d_1a5gti, output reg q_d3wfj1);\n  wire w_drnf93;\n  assign w_drnf93 = a_g0qzpo ^ b_8zrf1q;\n  assign y_x7clw4 = a_g0qzpo ? w_drnf93 : b_8zrf1q;\n  always @(posedge clk_wipexc) begin\n    q_d3wfj1 = d_1a5gti;\n    q_d3wfj1 = q_d3wfj1;\n    // extra ops using tmp_xr6zne\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_d3wfj1'."}
{"id": 1854, "label": "unused_signal", "template_id": "unused_0", "code": "module m_au1n6h(input a_ria17q, input b_wgbo4w, output y_kc4n3n);\n  wire w_r0hkh2;\n  assign w_r0hkh2 = a_joy9mq ^ b_0e220s;\n  assign y_wy9a4u = a_joy9mq ? w_r0hkh2 : b_0e220s;\n  wire t_e2r9z0;\n  assign y_kc4n3n = a_ria17q & b_wgbo4w;\nendmodule\n", "log": "Warning: declaration 't_e2r9z0' does not affect outputs."}
{"id": 1855, "label": "comb_loop", "template_id": "loop_1", "code": "module m_zhqc0g(output a_1qc0vi, output b_5wqlg2);\n  wire w_cduxjp;\n  assign w_cduxjp = a_8xc3lp ^ b_a2bgej;\n  assign y_a7rrbu = a_8xc3lp ? w_cduxjp : b_a2bgej;\n  wire x_vzggvm;\n  assign x_vzggvm = a_1qc0vi;\n  assign a_1qc0vi = b_5wqlg2;\n  assign b_5wqlg2 = x_vzggvm;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1856, "label": "latch_inference", "template_id": "latch_1", "code": "module m_r8rrpf(input en_oedvqp, input d_2xgp9y, output reg q_fcrv55);\n  wire w_j25s7f;\n  assign w_j25s7f = a_6sh86n ^ b_n3w1op;\n  assign y_vzeb1f = a_6sh86n ? w_j25s7f : b_n3w1op;\n  always @(*) begin\n    if (en_oedvqp) q_fcrv55 = d_2xgp9y;\n    // other path leaves q_fcrv55 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_fcrv55' may not be assigned on all control paths."}
{"id": 1857, "label": "comb_loop", "template_id": "loop_1", "code": "module m_o2faa0(output a_7gfui1, output b_n2vyl4);\n  wire w_xrb9jm;\n  assign w_xrb9jm = a_su5x43 ^ b_q0bh7h;\n  assign y_502n82 = a_su5x43 ? w_xrb9jm : b_q0bh7h;\n  wire x_6rl3kq;\n  assign x_6rl3kq = a_7gfui1;\n  assign a_7gfui1 = b_n2vyl4;\n  assign b_n2vyl4 = x_6rl3kq;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1858, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_tf6zm5(input clk_qdyc3e, input d_0zqi4o, output reg q_tp5wtd);\n  wire w_qqslw5;\n  assign w_qqslw5 = a_ivfq8t ^ b_n5j5ts;\n  assign y_9865ix = a_ivfq8t ? w_qqslw5 : b_n5j5ts;\n  always @(posedge clk_qdyc3e) begin\n    q_tp5wtd = d_0zqi4o;\n    q_tp5wtd = q_tp5wtd;\n    // extra ops using tmp_tcyybz\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_tp5wtd'."}
{"id": 1859, "label": "comb_loop", "template_id": "loop_1", "code": "module m_lk7k12(output a_jrsnao, output b_3ss9n6);\n  wire w_6nif8y;\n  assign w_6nif8y = a_dr0lbo ^ b_i54ng8;\n  assign y_81dwpy = a_dr0lbo ? w_6nif8y : b_i54ng8;\n  wire x_87qf6u;\n  assign x_87qf6u = a_jrsnao;\n  assign a_jrsnao = b_3ss9n6;\n  assign b_3ss9n6 = x_87qf6u;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1860, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_qn646o(input clk_mh03ia, input d_b2o14h, output reg q_5xvscx);\n  wire w_k9cgp1;\n  assign w_k9cgp1 = a_95d8ks ^ b_u954cm;\n  assign y_cddoy7 = a_95d8ks ? w_k9cgp1 : b_u954cm;\n  always @(posedge clk_mh03ia) begin\n    q_5xvscx = d_b2o14h;\n    q_5xvscx = q_5xvscx;\n    // extra ops using tmp_v82fjs\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_5xvscx'."}
{"id": 1861, "label": "clean", "template_id": "clean_0", "code": "module m_xx76s5(input a_kjihiu, input b_g65a2d, output y_v06y00);\n  wire w_xy0l6l;\n  assign w_xy0l6l = a_7361qm ^ b_346tk6;\n  assign y_6uh3u3 = a_7361qm ? w_xy0l6l : b_346tk6;\n  assign y_v06y00 = a_kjihiu & b_g65a2d;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1862, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_xw5p20(input a_zweh28, b_b7kenh output y_dzpqnw); assign y_dzpqnw = a_zweh28 & b_b7kenh endmodule", "log": "Error: parse failed near port list."}
{"id": 1863, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_tbzf49(input a_k5xbmd, b_aqvumy output y_i3vzqg); assign y_i3vzqg = a_k5xbmd & b_aqvumy endmodule", "log": "Error: parse failed near port list."}
{"id": 1864, "label": "unused_signal", "template_id": "unused_1", "code": "module m_kpdc0e(input a_gid84g, input b_m5vryy, output y_iuqyh0);\n  wire w_gahqg1;\n  assign w_gahqg1 = a_puhujp ^ b_7ty4b7;\n  assign y_8lxr4q = a_puhujp ? w_gahqg1 : b_7ty4b7;\n  wire t_9lap5p;\n  assign t_9lap5p = a_gid84g | b_m5vryy;\n  assign y_iuqyh0 = a_gid84g & b_m5vryy;\nendmodule\n", "log": "Warning: declaration 't_9lap5p' does not affect outputs."}
{"id": 1865, "label": "latch_inference", "template_id": "latch_1", "code": "module m_auilnl(input en_e9dz1f, input d_ggjzz6, output reg q_1emtux);\n  wire w_sw8uh9;\n  assign w_sw8uh9 = a_wkt971 ^ b_24149n;\n  assign y_ra74mo = a_wkt971 ? w_sw8uh9 : b_24149n;\n  always @(*) begin\n    if (en_e9dz1f) q_1emtux = d_ggjzz6;\n    // other path leaves q_1emtux unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_1emtux' may not be assigned on all control paths."}
{"id": 1866, "label": "comb_loop", "template_id": "loop_1", "code": "module m_81ulx9(output a_jewsp6, output b_mgt0lu);\n  wire w_13f7jg;\n  assign w_13f7jg = a_isuix9 ^ b_pefttc;\n  assign y_c40fs9 = a_isuix9 ? w_13f7jg : b_pefttc;\n  wire x_14z35f;\n  assign x_14z35f = a_jewsp6;\n  assign a_jewsp6 = b_mgt0lu;\n  assign b_mgt0lu = x_14z35f;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1867, "label": "clean", "template_id": "clean_0", "code": "module m_qeinvp(input a_8whv8t, input b_9elimf, output y_69p1bk);\n  wire w_yw11tb;\n  assign w_yw11tb = a_qf7jf3 ^ b_yiuf8l;\n  assign y_s32lqn = a_qf7jf3 ? w_yw11tb : b_yiuf8l;\n  assign y_69p1bk = a_8whv8t & b_9elimf;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1868, "label": "missing_default", "template_id": "case_0", "code": "module m_2abwkd(input [1:0] sel_waqjzj, output reg y_tzoaxn);\n  wire w_ae2u3v;\n  assign w_ae2u3v = a_a999xy ^ b_ng6tdh;\n  assign y_afj42u = a_a999xy ? w_ae2u3v : b_ng6tdh;\n  always @(*) begin\n    case(sel_waqjzj)\n      2'b00: y_tzoaxn = 1'b0;\n      2'b01: y_tzoaxn = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1869, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_0qzxuo(input a_232lfb, input b_0ml29s, input c_ehpzv7, output y_stvxpq);\n  wire w_dilody;\n  assign w_dilody = a_zeaqzo ^ b_wmijz7;\n  assign y_hg1e25 = a_zeaqzo ? w_dilody : b_wmijz7;\n  wire t_3dq780;\n  assign t_3dq780 = a_232lfb & b_0ml29s;\n  assign t_3dq780 = (c_ehpzv7) ? a_232lfb : b_0ml29s;\n  assign y_stvxpq = t_3dq780;\nendmodule\n", "log": "Error: net 't_3dq780' is assigned from more than one source."}
{"id": 1870, "label": "clean", "template_id": "clean_0", "code": "module m_ozi5pk(input a_fy0vtu, input b_3vj9i3, output y_oyjj4x);\n  wire w_4uaem0;\n  assign w_4uaem0 = a_zdxrkl ^ b_le55pl;\n  assign y_ycchcv = a_zdxrkl ? w_4uaem0 : b_le55pl;\n  assign y_oyjj4x = a_fy0vtu & b_3vj9i3;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1871, "label": "missing_default", "template_id": "case_1", "code": "module m_fix245(input [1:0] sel_uw57w0, output reg y_8740p0);\n  wire w_x9y23g;\n  assign w_x9y23g = a_gyih9u ^ b_nrv0zp;\n  assign y_ye8ty0 = a_gyih9u ? w_x9y23g : b_nrv0zp;\n  always @(*) begin\n    case(sel_uw57w0)\n      2'b00: y_8740p0 = 1'b0;\n      2'b01: y_8740p0 = 1'b1;\n      2'b10: y_8740p0 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1872, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_r4qnmk(input a_dv369n, b_bfo2rw output y_rq6k4w); assign y_rq6k4w = a_dv369n & b_bfo2rw endmodule", "log": "Error: parse failed near port list."}
{"id": 1873, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_ypyzmr(input clk_gcsknm, input d_djaaxy, output reg q_gq0e31);\n  wire w_58kms5;\n  assign w_58kms5 = a_jroqm8 ^ b_qnptr8;\n  assign y_ejjjg8 = a_jroqm8 ? w_58kms5 : b_qnptr8;\n  always @(posedge clk_gcsknm) begin\n    q_gq0e31 = d_djaaxy;\n    q_gq0e31 = q_gq0e31;\n    // extra ops using tmp_h7wasu\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_gq0e31'."}
{"id": 1874, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_r2e41b(input a_pspfe6, b_o8zxtg output y_p3l6ps); assign y_p3l6ps = a_pspfe6 & b_o8zxtg endmodule", "log": "Error: parse failed near port list."}
{"id": 1875, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_8fevzp(input a_oalio6, input b_7o2sbk, input c_2a5sm6, output y_5e1pqj);\n  wire w_24qyai;\n  assign w_24qyai = a_mkx6vk ^ b_b4imma;\n  assign y_lm3pr2 = a_mkx6vk ? w_24qyai : b_b4imma;\n  wire t_76h09o;\n  assign t_76h09o = a_oalio6 & b_7o2sbk;\n  assign t_76h09o = c_2a5sm6;\n  assign y_5e1pqj = t_76h09o;\nendmodule\n", "log": "Error: net 't_76h09o' is assigned from more than one source."}
{"id": 1876, "label": "width_mismatch", "template_id": "width_0", "code": "module m_ithru7(input [4:0] a_3hpc4c, output [0:0] y_sx1oh0);\n  wire w_bs6atx;\n  assign w_bs6atx = a_124yrf ^ b_lwzsvo;\n  assign y_zu44pa = a_124yrf ? w_bs6atx : b_lwzsvo;\n  assign y_sx1oh0 = a_3hpc4c;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_sx1oh0'."}
{"id": 1877, "label": "latch_inference", "template_id": "latch_1", "code": "module m_86vj0n(input en_3mnsck, input d_02144o, output reg q_rejm08);\n  wire w_l9b2hh;\n  assign w_l9b2hh = a_sb7jr8 ^ b_chijwj;\n  assign y_vdd9qs = a_sb7jr8 ? w_l9b2hh : b_chijwj;\n  always @(*) begin\n    if (en_3mnsck) q_rejm08 = d_02144o;\n    // other path leaves q_rejm08 unchanged\n  end\nendmodule\n", "log": "Warning: signal 'q_rejm08' may not be assigned on all control paths."}
{"id": 1878, "label": "missing_default", "template_id": "case_0", "code": "module m_i5o8eq(input [1:0] sel_f4nqhq, output reg y_n067kv);\n  wire w_pdm5al;\n  assign w_pdm5al = a_fgygz8 ^ b_7v4oui;\n  assign y_i8u8q5 = a_fgygz8 ? w_pdm5al : b_7v4oui;\n  always @(*) begin\n    case(sel_f4nqhq)\n      2'b00: y_n067kv = 1'b0;\n      2'b01: y_n067kv = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1879, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_i7fkks(input a_wsrn2w, b_2cafqc output y_vnbzvi); assign y_vnbzvi = a_wsrn2w & b_2cafqc endmodule", "log": "Error: parse failed near port list."}
{"id": 1880, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_1jhnna(input clk_mh348s, input d_vwflxa, output reg q_zt3gw5);\n  wire w_6uhv4q;\n  assign w_6uhv4q = a_0pciiv ^ b_ahsc1v;\n  assign y_1h3sks = a_0pciiv ? w_6uhv4q : b_ahsc1v;\n  always @(posedge clk_mh348s) begin\n    q_zt3gw5 = d_vwflxa;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_zt3gw5'."}
{"id": 1881, "label": "missing_default", "template_id": "case_0", "code": "module m_v7pupy(input [1:0] sel_j4lw23, output reg y_445lx2);\n  wire w_oiwz5s;\n  assign w_oiwz5s = a_f6p2xl ^ b_169oui;\n  assign y_vc8yy5 = a_f6p2xl ? w_oiwz5s : b_169oui;\n  always @(*) begin\n    case(sel_j4lw23)\n      2'b00: y_445lx2 = 1'b0;\n      2'b01: y_445lx2 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1882, "label": "clean", "template_id": "clean_0", "code": "module m_xlfdej(input a_bfs6y7, input b_nxd8vc, output y_w2xdbd);\n  wire w_83fb48;\n  assign w_83fb48 = a_rr78vp ^ b_9kaw6x;\n  assign y_7f724h = a_rr78vp ? w_83fb48 : b_9kaw6x;\n  assign y_w2xdbd = a_bfs6y7 & b_nxd8vc;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1883, "label": "comb_loop", "template_id": "loop_1", "code": "module m_pxxmly(output a_vrkqj5, output b_z8pyh8);\n  wire w_6z0ne7;\n  assign w_6z0ne7 = a_2c8dpq ^ b_6lqiqf;\n  assign y_8dp1af = a_2c8dpq ? w_6z0ne7 : b_6lqiqf;\n  wire x_f7xc4r;\n  assign x_f7xc4r = a_vrkqj5;\n  assign a_vrkqj5 = b_z8pyh8;\n  assign b_z8pyh8 = x_f7xc4r;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1884, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_og2uwk(a_gjqwhj, b_8d5tn7, y_wh2i40) input a_gjqwhj, b_8d5tn7; output y_wh2i40 assign y_wh2i40 = a_gjqwhj | b_8d5tn7; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1885, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_gdf249(input a_clbx8s, b_8uhpjn output y_p11mts); assign y_p11mts = a_clbx8s & b_8uhpjn endmodule", "log": "Error: parse failed near port list."}
{"id": 1886, "label": "width_mismatch", "template_id": "width_1", "code": "module m_pn8xyc(input [7:0] a_veoy4o, output [3:0] y_uuudel);\n  wire w_6qro4d;\n  assign w_6qro4d = a_lzgmtx ^ b_uay4d3;\n  assign y_03kj7h = a_lzgmtx ? w_6qro4d : b_uay4d3;\n  wire p_md7ycg;\n  assign p_md7ycg = a_veoy4o[0];\n  assign y_uuudel = {p_md7ycg, a_veoy4o[2:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_uuudel'."}
{"id": 1887, "label": "clean", "template_id": "clean_0", "code": "module m_qievqc(input a_t62jet, input b_j8y3fj, output y_28ucs1);\n  wire w_dxvegm;\n  assign w_dxvegm = a_fs94h7 ^ b_kjefpv;\n  assign y_9442o4 = a_fs94h7 ? w_dxvegm : b_kjefpv;\n  assign y_28ucs1 = a_t62jet & b_j8y3fj;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1888, "label": "comb_loop", "template_id": "loop_1", "code": "module m_y7ku5o(output a_08i9k3, output b_e7iop5);\n  wire w_k6seo8;\n  assign w_k6seo8 = a_w0suim ^ b_rgyu3z;\n  assign y_yrhq0k = a_w0suim ? w_k6seo8 : b_rgyu3z;\n  wire x_7u8y8u;\n  assign x_7u8y8u = a_08i9k3;\n  assign a_08i9k3 = b_e7iop5;\n  assign b_e7iop5 = x_7u8y8u;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1889, "label": "unused_signal", "template_id": "unused_1", "code": "module m_nqr51v(input a_4430ro, input b_6n97gb, output y_gb84v8);\n  wire w_axiit9;\n  assign w_axiit9 = a_pux2gj ^ b_fo8vrw;\n  assign y_evfgok = a_pux2gj ? w_axiit9 : b_fo8vrw;\n  wire t_ottiqs;\n  assign t_ottiqs = a_4430ro | b_6n97gb;\n  assign y_gb84v8 = a_4430ro & b_6n97gb;\nendmodule\n", "log": "Warning: declaration 't_ottiqs' does not affect outputs."}
{"id": 1890, "label": "unused_signal", "template_id": "unused_1", "code": "module m_5cvi7e(input a_xkku4b, input b_kiiqej, output y_q5ulbq);\n  wire w_xzactu;\n  assign w_xzactu = a_qsvlh0 ^ b_bxylh5;\n  assign y_n4hbsr = a_qsvlh0 ? w_xzactu : b_bxylh5;\n  wire t_9lvlcp;\n  assign t_9lvlcp = a_xkku4b | b_kiiqej;\n  assign y_q5ulbq = a_xkku4b & b_kiiqej;\nendmodule\n", "log": "Warning: declaration 't_9lvlcp' does not affect outputs."}
{"id": 1891, "label": "width_mismatch", "template_id": "width_1", "code": "module m_ksz1np(input [3:0] a_jsq8tr, output [2:0] y_nwfq09);\n  wire w_eq81ix;\n  assign w_eq81ix = a_xqyrih ^ b_zi7tuw;\n  assign y_f7k6bb = a_xqyrih ? w_eq81ix : b_zi7tuw;\n  wire p_1j98nx;\n  assign p_1j98nx = a_jsq8tr[0];\n  assign y_nwfq09 = {p_1j98nx, a_jsq8tr[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_nwfq09'."}
{"id": 1892, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_68whck(input a_tm88ta, input b_cykhze, input c_31036p, output y_amk8lk);\n  wire w_mvqpg6;\n  assign w_mvqpg6 = a_t2lq8u ^ b_tf20xy;\n  assign y_hj8twr = a_t2lq8u ? w_mvqpg6 : b_tf20xy;\n  wire t_1stcgn;\n  assign t_1stcgn = a_tm88ta & b_cykhze;\n  assign t_1stcgn = c_31036p;\n  assign y_amk8lk = t_1stcgn;\nendmodule\n", "log": "Error: net 't_1stcgn' is assigned from more than one source."}
{"id": 1893, "label": "clean", "template_id": "clean_0", "code": "module m_ebf2jl(input a_1ftvfg, input b_on8hik, output y_1nruqp);\n  wire w_l023km;\n  assign w_l023km = a_cmvpwy ^ b_7fmu7v;\n  assign y_hijtd7 = a_cmvpwy ? w_l023km : b_7fmu7v;\n  assign y_1nruqp = a_1ftvfg & b_on8hik;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1894, "label": "unused_signal", "template_id": "unused_1", "code": "module m_pzm7ch(input a_4u7rof, input b_hwad4n, output y_hiu5ga);\n  wire w_bnz20p;\n  assign w_bnz20p = a_6cek5n ^ b_13utbm;\n  assign y_njqxol = a_6cek5n ? w_bnz20p : b_13utbm;\n  wire t_qtfnhx;\n  assign t_qtfnhx = a_4u7rof | b_hwad4n;\n  assign y_hiu5ga = a_4u7rof & b_hwad4n;\nendmodule\n", "log": "Warning: declaration 't_qtfnhx' does not affect outputs."}
{"id": 1895, "label": "comb_loop", "template_id": "loop_1", "code": "module m_6tckto(output a_2gmmpr, output b_f4h10s);\n  wire w_ym2e90;\n  assign w_ym2e90 = a_aw1bl8 ^ b_gu9cnb;\n  assign y_achbeb = a_aw1bl8 ? w_ym2e90 : b_gu9cnb;\n  wire x_16prih;\n  assign x_16prih = a_2gmmpr;\n  assign a_2gmmpr = b_f4h10s;\n  assign b_f4h10s = x_16prih;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1896, "label": "width_mismatch", "template_id": "width_1", "code": "module m_qr9zmm(input [15:0] a_vciq7w, output [3:0] y_bd2q0w);\n  wire w_x1njyg;\n  assign w_x1njyg = a_xy72ao ^ b_97mwwm;\n  assign y_dcvmwf = a_xy72ao ? w_x1njyg : b_97mwwm;\n  wire p_gyzueg;\n  assign p_gyzueg = a_vciq7w[0];\n  assign y_bd2q0w = {p_gyzueg, a_vciq7w[2:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_bd2q0w'."}
{"id": 1897, "label": "clean", "template_id": "clean_0", "code": "module m_n2vnrf(input a_ytucsa, input b_6k9z3m, output y_b9t98p);\n  wire w_13cznm;\n  assign w_13cznm = a_zjo7l5 ^ b_puusxq;\n  assign y_qk4spl = a_zjo7l5 ? w_13cznm : b_puusxq;\n  assign y_b9t98p = a_ytucsa & b_6k9z3m;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1898, "label": "comb_loop", "template_id": "loop_0", "code": "module m_uqahq1(output a_a9gpt8, output b_rghln6);\n  wire w_obk1zl;\n  assign w_obk1zl = a_bwwqzx ^ b_fo74qi;\n  assign y_18uf0r = a_bwwqzx ? w_obk1zl : b_fo74qi;\n  assign a_a9gpt8 = b_rghln6;\n  assign b_rghln6 = a_a9gpt8;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1899, "label": "clean", "template_id": "clean_0", "code": "module m_0shdl8(input a_rcxy66, input b_njqjfz, output y_sndpok);\n  wire w_jlcd9d;\n  assign w_jlcd9d = a_0xpaym ^ b_y5h5vy;\n  assign y_bpu80x = a_0xpaym ? w_jlcd9d : b_y5h5vy;\n  assign y_sndpok = a_rcxy66 & b_njqjfz;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1900, "label": "comb_loop", "template_id": "loop_0", "code": "module m_da6p9j(output a_ovs18w, output b_5yf6lr);\n  wire w_u6vjhi;\n  assign w_u6vjhi = a_r2mgpm ^ b_ja5yo1;\n  assign y_5o2ugk = a_r2mgpm ? w_u6vjhi : b_ja5yo1;\n  assign a_ovs18w = b_5yf6lr;\n  assign b_5yf6lr = a_ovs18w;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1901, "label": "comb_loop", "template_id": "loop_1", "code": "module m_4ufmt8(output a_v7zmwt, output b_dib362);\n  wire w_ey2df6;\n  assign w_ey2df6 = a_8svoqj ^ b_uyy3qw;\n  assign y_3wa6fw = a_8svoqj ? w_ey2df6 : b_uyy3qw;\n  wire x_lemx9c;\n  assign x_lemx9c = a_v7zmwt;\n  assign a_v7zmwt = b_dib362;\n  assign b_dib362 = x_lemx9c;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1902, "label": "unused_signal", "template_id": "unused_0", "code": "module m_dul7l6(input a_u9do1m, input b_dxcqt3, output y_49n306);\n  wire w_0ag2ry;\n  assign w_0ag2ry = a_onw310 ^ b_oq1ee8;\n  assign y_g973az = a_onw310 ? w_0ag2ry : b_oq1ee8;\n  wire t_pdeiqr;\n  assign y_49n306 = a_u9do1m & b_dxcqt3;\nendmodule\n", "log": "Warning: declaration 't_pdeiqr' does not affect outputs."}
{"id": 1903, "label": "syntax_error", "template_id": "syntax_1", "code": "module m_ym44fe(a_anq3tz, b_9gh2vj, y_47fiuu) input a_anq3tz, b_9gh2vj; output y_47fiuu assign y_47fiuu = a_anq3tz | b_9gh2vj; endmodule", "log": "Error: expected ';' before statement."}
{"id": 1904, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_fozp8y(input clk_caqbv4, input d_knpfsf, output reg q_yfxqnx);\n  wire w_zwx27r;\n  assign w_zwx27r = a_bxybeu ^ b_qw8vc9;\n  assign y_3s8onj = a_bxybeu ? w_zwx27r : b_qw8vc9;\n  always @(posedge clk_caqbv4) begin\n    q_yfxqnx = d_knpfsf;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_yfxqnx'."}
{"id": 1905, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_1hxvn7(input a_ou6gkq, input b_7xxvtd, input c_qpvfzi, output y_dc0jbi);\n  wire w_rt4ihx;\n  assign w_rt4ihx = a_lbptwt ^ b_tudglm;\n  assign y_56xba1 = a_lbptwt ? w_rt4ihx : b_tudglm;\n  wire t_7d9dlb;\n  assign t_7d9dlb = a_ou6gkq & b_7xxvtd;\n  assign t_7d9dlb = (c_qpvfzi) ? a_ou6gkq : b_7xxvtd;\n  assign y_dc0jbi = t_7d9dlb;\nendmodule\n", "log": "Error: net 't_7d9dlb' is assigned from more than one source."}
{"id": 1906, "label": "comb_loop", "template_id": "loop_0", "code": "module m_7gosxk(output a_h5aetd, output b_r427zx);\n  wire w_u9r57v;\n  assign w_u9r57v = a_86h8op ^ b_sa85ya;\n  assign y_hlh8b3 = a_86h8op ? w_u9r57v : b_sa85ya;\n  assign a_h5aetd = b_r427zx;\n  assign b_r427zx = a_h5aetd;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1907, "label": "missing_default", "template_id": "case_1", "code": "module m_40hmih(input [1:0] sel_gso52j, output reg y_fnnrv0);\n  wire w_1o4tte;\n  assign w_1o4tte = a_rg5uyq ^ b_3ynfpx;\n  assign y_sxasgi = a_rg5uyq ? w_1o4tte : b_3ynfpx;\n  always @(*) begin\n    case(sel_gso52j)\n      2'b00: y_fnnrv0 = 1'b0;\n      2'b01: y_fnnrv0 = 1'b1;\n      2'b10: y_fnnrv0 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1908, "label": "clean", "template_id": "clean_0", "code": "module m_1bj1gu(input a_o5b4tl, input b_n0dlpl, output y_aivopt);\n  wire w_kqxxg0;\n  assign w_kqxxg0 = a_k3ca2b ^ b_oqq4nx;\n  assign y_5iklkb = a_k3ca2b ? w_kqxxg0 : b_oqq4nx;\n  assign y_aivopt = a_o5b4tl & b_n0dlpl;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1909, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_oqr2e3(input clk_vahvl7, input d_7aozcq, output reg q_ocg7vw);\n  wire w_9huq2c;\n  assign w_9huq2c = a_hj6q85 ^ b_lqiril;\n  assign y_p2zqw0 = a_hj6q85 ? w_9huq2c : b_lqiril;\n  always @(posedge clk_vahvl7) begin\n    q_ocg7vw = d_7aozcq;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_ocg7vw'."}
{"id": 1910, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_62ysuu(input a_z7ulrk, b_cq38v0 output y_1b5q75); assign y_1b5q75 = a_z7ulrk & b_cq38v0 endmodule", "log": "Error: parse failed near port list."}
{"id": 1911, "label": "comb_loop", "template_id": "loop_0", "code": "module m_qw4z4v(output a_90qs7e, output b_d9h52t);\n  wire w_z25f8l;\n  assign w_z25f8l = a_iggk2z ^ b_pzh6nx;\n  assign y_5ylpl1 = a_iggk2z ? w_z25f8l : b_pzh6nx;\n  assign a_90qs7e = b_d9h52t;\n  assign b_d9h52t = a_90qs7e;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1912, "label": "width_mismatch", "template_id": "width_1", "code": "module m_r92qyq(input [15:0] a_29af3i, output [3:0] y_jt47k0);\n  wire w_jebmyl;\n  assign w_jebmyl = a_n6l7tg ^ b_pdigts;\n  assign y_8y0t4p = a_n6l7tg ? w_jebmyl : b_pdigts;\n  wire p_sng11k;\n  assign p_sng11k = a_29af3i[0];\n  assign y_jt47k0 = {p_sng11k, a_29af3i[2:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_jt47k0'."}
{"id": 1913, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_n23g7r(input a_chg65n, input b_naa9vz, input c_ka5ef6, output y_pniyj2);\n  wire w_kebyqz;\n  assign w_kebyqz = a_5txq4v ^ b_4dxv2i;\n  assign y_u2xifc = a_5txq4v ? w_kebyqz : b_4dxv2i;\n  wire t_k8g4xd;\n  assign t_k8g4xd = a_chg65n & b_naa9vz;\n  assign t_k8g4xd = (c_ka5ef6) ? a_chg65n : b_naa9vz;\n  assign y_pniyj2 = t_k8g4xd;\nendmodule\n", "log": "Error: net 't_k8g4xd' is assigned from more than one source."}
{"id": 1914, "label": "clean", "template_id": "clean_0", "code": "module m_1il5if(input a_ajkwjf, input b_7efogw, output y_x8tn3r);\n  wire w_oim2tb;\n  assign w_oim2tb = a_oayu7z ^ b_j6c8kb;\n  assign y_6d8s5g = a_oayu7z ? w_oim2tb : b_j6c8kb;\n  assign y_x8tn3r = a_ajkwjf & b_7efogw;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1915, "label": "comb_loop", "template_id": "loop_0", "code": "module m_qf6fex(output a_u5we42, output b_rmzrgc);\n  wire w_6ol177;\n  assign w_6ol177 = a_oiomeq ^ b_ng3fj8;\n  assign y_3pyiux = a_oiomeq ? w_6ol177 : b_ng3fj8;\n  assign a_u5we42 = b_rmzrgc;\n  assign b_rmzrgc = a_u5we42;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1916, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_7rza45(input a_t7iu1n, input b_ti0wup, input c_v0bbe5, output y_fnit2z);\n  wire w_q9lyeq;\n  assign w_q9lyeq = a_7gpmy5 ^ b_avwf8o;\n  assign y_34bumi = a_7gpmy5 ? w_q9lyeq : b_avwf8o;\n  wire t_psszpr;\n  assign t_psszpr = a_t7iu1n & b_ti0wup;\n  assign t_psszpr = (c_v0bbe5) ? a_t7iu1n : b_ti0wup;\n  assign y_fnit2z = t_psszpr;\nendmodule\n", "log": "Error: net 't_psszpr' is assigned from more than one source."}
{"id": 1917, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_dvum5g(input clk_iyujam, input d_vw83ko, output reg q_mkal7e);\n  wire w_rb23av;\n  assign w_rb23av = a_nxh29x ^ b_fni3xn;\n  assign y_xjikmf = a_nxh29x ? w_rb23av : b_fni3xn;\n  always @(posedge clk_iyujam) begin\n    q_mkal7e = d_vw83ko;\n    q_mkal7e = q_mkal7e;\n    // extra ops using tmp_01tsig\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_mkal7e'."}
{"id": 1918, "label": "clean", "template_id": "clean_0", "code": "module m_3j7r5o(input a_94ujkc, input b_x5pn4y, output y_qp0kc3);\n  wire w_eknkhb;\n  assign w_eknkhb = a_4w8iz1 ^ b_ec964u;\n  assign y_dyrbhb = a_4w8iz1 ? w_eknkhb : b_ec964u;\n  assign y_qp0kc3 = a_94ujkc & b_x5pn4y;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1919, "label": "latch_inference", "template_id": "latch_0", "code": "module m_9ecsyf(input en_zwb1nz, input d_x01btw, output reg q_u0wdzg);\n  wire w_5yc0nd;\n  assign w_5yc0nd = a_qsx82b ^ b_y3ez89;\n  assign y_pvgyev = a_qsx82b ? w_5yc0nd : b_y3ez89;\n  always @(*) begin\n    if (en_zwb1nz) q_u0wdzg = d_x01btw;\n  end\nendmodule\n", "log": "Warning: signal 'q_u0wdzg' may not be assigned on all control paths."}
{"id": 1920, "label": "comb_loop", "template_id": "loop_1", "code": "module m_epb69t(output a_wy0fv4, output b_o6rhg8);\n  wire w_vjk2w4;\n  assign w_vjk2w4 = a_35h6tj ^ b_16pq22;\n  assign y_wxydwu = a_35h6tj ? w_vjk2w4 : b_16pq22;\n  wire x_q01tpd;\n  assign x_q01tpd = a_wy0fv4;\n  assign a_wy0fv4 = b_o6rhg8;\n  assign b_o6rhg8 = x_q01tpd;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1921, "label": "comb_loop", "template_id": "loop_0", "code": "module m_lu9r8m(output a_zb5pyq, output b_bgfoyc);\n  wire w_mzy5aj;\n  assign w_mzy5aj = a_9crc40 ^ b_axz0l2;\n  assign y_iugduq = a_9crc40 ? w_mzy5aj : b_axz0l2;\n  assign a_zb5pyq = b_bgfoyc;\n  assign b_bgfoyc = a_zb5pyq;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1922, "label": "clean", "template_id": "clean_0", "code": "module m_t95tf9(input a_mu6okj, input b_c98cb9, output y_tdad1i);\n  wire w_c1a7b7;\n  assign w_c1a7b7 = a_0xpq70 ^ b_ogag9d;\n  assign y_28cttj = a_0xpq70 ? w_c1a7b7 : b_ogag9d;\n  assign y_tdad1i = a_mu6okj & b_c98cb9;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1923, "label": "missing_default", "template_id": "case_0", "code": "module m_4bdma2(input [1:0] sel_sjxyu7, output reg y_pzyke9);\n  wire w_co1hri;\n  assign w_co1hri = a_gvrjie ^ b_9ws2oe;\n  assign y_92pzg4 = a_gvrjie ? w_co1hri : b_9ws2oe;\n  always @(*) begin\n    case(sel_sjxyu7)\n      2'b00: y_pzyke9 = 1'b0;\n      2'b01: y_pzyke9 = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1924, "label": "clean", "template_id": "clean_0", "code": "module m_03vje0(input a_66j6up, input b_0eza87, output y_jmiooa);\n  wire w_k5zp7b;\n  assign w_k5zp7b = a_bmrn2d ^ b_drec02;\n  assign y_gt4cy8 = a_bmrn2d ? w_k5zp7b : b_drec02;\n  assign y_jmiooa = a_66j6up & b_0eza87;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1925, "label": "width_mismatch", "template_id": "width_0", "code": "module m_ywq2vs(input [15:0] a_j6ebd6, output [2:0] y_g1o2ic);\n  wire w_0zmm4p;\n  assign w_0zmm4p = a_lmpigj ^ b_rjuu74;\n  assign y_nwairr = a_lmpigj ? w_0zmm4p : b_rjuu74;\n  assign y_g1o2ic = a_j6ebd6;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_g1o2ic'."}
{"id": 1926, "label": "missing_default", "template_id": "case_0", "code": "module m_0dvzry(input [1:0] sel_lfh4f0, output reg y_wxogyf);\n  wire w_kuiqiy;\n  assign w_kuiqiy = a_ajvxen ^ b_flfn8h;\n  assign y_qqby0o = a_ajvxen ? w_kuiqiy : b_flfn8h;\n  always @(*) begin\n    case(sel_lfh4f0)\n      2'b00: y_wxogyf = 1'b0;\n      2'b01: y_wxogyf = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1927, "label": "clean", "template_id": "clean_0", "code": "module m_yvlynz(input a_6s7uxl, input b_ukvch0, output y_2cjil3);\n  wire w_nrkbvn;\n  assign w_nrkbvn = a_pjbbsv ^ b_znplki;\n  assign y_8s5mtv = a_pjbbsv ? w_nrkbvn : b_znplki;\n  assign y_2cjil3 = a_6s7uxl & b_ukvch0;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1928, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_xt9i7h(input clk_ciz97k, input d_48obzb, output reg q_fdhuo5);\n  wire w_uw5avl;\n  assign w_uw5avl = a_swg301 ^ b_2piqiw;\n  assign y_f71y9x = a_swg301 ? w_uw5avl : b_2piqiw;\n  always @(posedge clk_ciz97k) begin\n    q_fdhuo5 = d_48obzb;\n    q_fdhuo5 = q_fdhuo5;\n    // extra ops using tmp_q7uipj\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_fdhuo5'."}
{"id": 1929, "label": "missing_default", "template_id": "case_1", "code": "module m_bjtr7x(input [1:0] sel_rq6oet, output reg y_9wb8fg);\n  wire w_mjgfiy;\n  assign w_mjgfiy = a_bzm0il ^ b_gc98bw;\n  assign y_aktjse = a_bzm0il ? w_mjgfiy : b_gc98bw;\n  always @(*) begin\n    case(sel_rq6oet)\n      2'b00: y_9wb8fg = 1'b0;\n      2'b01: y_9wb8fg = 1'b1;\n      2'b10: y_9wb8fg = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1930, "label": "comb_loop", "template_id": "loop_1", "code": "module m_q3u3wy(output a_ydxeg2, output b_mt7iy7);\n  wire w_lbn29y;\n  assign w_lbn29y = a_z92vtw ^ b_q6dsno;\n  assign y_9y1j7f = a_z92vtw ? w_lbn29y : b_q6dsno;\n  wire x_51ldf8;\n  assign x_51ldf8 = a_ydxeg2;\n  assign a_ydxeg2 = b_mt7iy7;\n  assign b_mt7iy7 = x_51ldf8;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1931, "label": "width_mismatch", "template_id": "width_1", "code": "module m_xliprc(input [4:0] a_4d45v2, output [2:0] y_9b3bl8);\n  wire w_ypdox6;\n  assign w_ypdox6 = a_fjdy2b ^ b_6ubfvl;\n  assign y_1ors21 = a_fjdy2b ? w_ypdox6 : b_6ubfvl;\n  wire p_ofszuf;\n  assign p_ofszuf = a_4d45v2[0];\n  assign y_9b3bl8 = {p_ofszuf, a_4d45v2[1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_9b3bl8'."}
{"id": 1932, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_61b9w1(input a_skhhs0, input b_bc3mf8, input c_nag6na, output y_56g7s8);\n  wire w_0vajyx;\n  assign w_0vajyx = a_mc02aj ^ b_9ucq8b;\n  assign y_qx4465 = a_mc02aj ? w_0vajyx : b_9ucq8b;\n  wire t_631b0m;\n  assign t_631b0m = a_skhhs0 & b_bc3mf8;\n  assign t_631b0m = (c_nag6na) ? a_skhhs0 : b_bc3mf8;\n  assign y_56g7s8 = t_631b0m;\nendmodule\n", "log": "Error: net 't_631b0m' is assigned from more than one source."}
{"id": 1933, "label": "missing_default", "template_id": "case_0", "code": "module m_4pbyxp(input [1:0] sel_gqj5bn, output reg y_tvqz5k);\n  wire w_aoe73f;\n  assign w_aoe73f = a_i4hy5z ^ b_n8dsv9;\n  assign y_9gz9eb = a_i4hy5z ? w_aoe73f : b_n8dsv9;\n  always @(*) begin\n    case(sel_gqj5bn)\n      2'b00: y_tvqz5k = 1'b0;\n      2'b01: y_tvqz5k = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1934, "label": "clean", "template_id": "clean_0", "code": "module m_fw2f8p(input a_h5x3w2, input b_fb2199, output y_96yx85);\n  wire w_5tf8as;\n  assign w_5tf8as = a_th9iqk ^ b_9pffp4;\n  assign y_j2qr1w = a_th9iqk ? w_5tf8as : b_9pffp4;\n  assign y_96yx85 = a_h5x3w2 & b_fb2199;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1935, "label": "comb_loop", "template_id": "loop_1", "code": "module m_qf811u(output a_7z275q, output b_jdzfs2);\n  wire w_9w6cu8;\n  assign w_9w6cu8 = a_798eeb ^ b_9b3gr7;\n  assign y_h4sggu = a_798eeb ? w_9w6cu8 : b_9b3gr7;\n  wire x_od5jve;\n  assign x_od5jve = a_7z275q;\n  assign a_7z275q = b_jdzfs2;\n  assign b_jdzfs2 = x_od5jve;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1936, "label": "width_mismatch", "template_id": "width_0", "code": "module m_o0hhlj(input [4:0] a_v1fxk0, output [2:0] y_g50xcx);\n  wire w_wty56t;\n  assign w_wty56t = a_zgf67e ^ b_wbsnb8;\n  assign y_rglie1 = a_zgf67e ? w_wty56t : b_wbsnb8;\n  assign y_g50xcx = a_v1fxk0;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_g50xcx'."}
{"id": 1937, "label": "clean", "template_id": "clean_0", "code": "module m_pu8o7q(input a_svk0m6, input b_d0fimr, output y_qc2u2o);\n  wire w_45ttk0;\n  assign w_45ttk0 = a_oxjnx1 ^ b_kyxwy4;\n  assign y_kxx52l = a_oxjnx1 ? w_45ttk0 : b_kyxwy4;\n  assign y_qc2u2o = a_svk0m6 & b_d0fimr;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1938, "label": "clean", "template_id": "clean_0", "code": "module m_5zohjx(input a_evmabr, input b_c5pdci, output y_ja60z5);\n  wire w_5edksb;\n  assign w_5edksb = a_uxtufu ^ b_nb21ec;\n  assign y_01r01g = a_uxtufu ? w_5edksb : b_nb21ec;\n  assign y_ja60z5 = a_evmabr & b_c5pdci;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1939, "label": "clean", "template_id": "clean_0", "code": "module m_mvkbl1(input a_8rogqo, input b_pvusjc, output y_dmkca7);\n  wire w_py9xgh;\n  assign w_py9xgh = a_7qmj9t ^ b_qetd6a;\n  assign y_mfan4y = a_7qmj9t ? w_py9xgh : b_qetd6a;\n  assign y_dmkca7 = a_8rogqo & b_pvusjc;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1940, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_gsxvsg(input clk_pg1f9s, input d_35vci7, output reg q_kluavm);\n  wire w_n7ahf3;\n  assign w_n7ahf3 = a_nvf5wt ^ b_3tkn6a;\n  assign y_idcxdh = a_nvf5wt ? w_n7ahf3 : b_3tkn6a;\n  always @(posedge clk_pg1f9s) begin\n    q_kluavm = d_35vci7;\n    q_kluavm = q_kluavm;\n    // extra ops using tmp_wkvge7\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_kluavm'."}
{"id": 1941, "label": "clean", "template_id": "clean_0", "code": "module m_vqgmjk(input a_mll9bk, input b_z85mbr, output y_96f9e8);\n  wire w_bcyimx;\n  assign w_bcyimx = a_9yw4q3 ^ b_jil6vw;\n  assign y_t0v9m5 = a_9yw4q3 ? w_bcyimx : b_jil6vw;\n  assign y_96f9e8 = a_mll9bk & b_z85mbr;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1942, "label": "missing_default", "template_id": "case_1", "code": "module m_0dtdns(input [1:0] sel_nhl8qc, output reg y_x4t11g);\n  wire w_15ec5c;\n  assign w_15ec5c = a_7thezz ^ b_eri83v;\n  assign y_q1ax8w = a_7thezz ? w_15ec5c : b_eri83v;\n  always @(*) begin\n    case(sel_nhl8qc)\n      2'b00: y_x4t11g = 1'b0;\n      2'b01: y_x4t11g = 1'b1;\n      2'b10: y_x4t11g = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1943, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_jtifpc(input clk_41spic, input d_o2ng4c, output reg q_prd1kp);\n  wire w_gqksx7;\n  assign w_gqksx7 = a_slv2bm ^ b_j3imzx;\n  assign y_ej1brd = a_slv2bm ? w_gqksx7 : b_j3imzx;\n  always @(posedge clk_41spic) begin\n    q_prd1kp = d_o2ng4c;\n    q_prd1kp = q_prd1kp;\n    // extra ops using tmp_t45n3v\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_prd1kp'."}
{"id": 1944, "label": "latch_inference", "template_id": "latch_0", "code": "module m_tsfylz(input en_pgvu7s, input d_f7k66p, output reg q_bt45r6);\n  wire w_6dg55y;\n  assign w_6dg55y = a_xfrp5u ^ b_6feshu;\n  assign y_j3gm8i = a_xfrp5u ? w_6dg55y : b_6feshu;\n  always @(*) begin\n    if (en_pgvu7s) q_bt45r6 = d_f7k66p;\n  end\nendmodule\n", "log": "Warning: signal 'q_bt45r6' may not be assigned on all control paths."}
{"id": 1945, "label": "clean", "template_id": "clean_0", "code": "module m_ifzjy8(input a_dq5wkn, input b_ppydq1, output y_009w7a);\n  wire w_n97seb;\n  assign w_n97seb = a_yb2qbm ^ b_lfmujo;\n  assign y_x4o9xa = a_yb2qbm ? w_n97seb : b_lfmujo;\n  assign y_009w7a = a_dq5wkn & b_ppydq1;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1946, "label": "missing_default", "template_id": "case_1", "code": "module m_td6u9h(input [1:0] sel_supyrj, output reg y_hwenpj);\n  wire w_a8x9pj;\n  assign w_a8x9pj = a_7s3lkv ^ b_bw17tm;\n  assign y_q4ybqn = a_7s3lkv ? w_a8x9pj : b_bw17tm;\n  always @(*) begin\n    case(sel_supyrj)\n      2'b00: y_hwenpj = 1'b0;\n      2'b01: y_hwenpj = 1'b1;\n      2'b10: y_hwenpj = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1947, "label": "clean", "template_id": "clean_0", "code": "module m_j9riux(input a_x4n2oi, input b_zfknqy, output y_z1q02y);\n  wire w_7ptlv2;\n  assign w_7ptlv2 = a_whft0h ^ b_aubdj0;\n  assign y_2tr04g = a_whft0h ? w_7ptlv2 : b_aubdj0;\n  assign y_z1q02y = a_x4n2oi & b_zfknqy;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1948, "label": "comb_loop", "template_id": "loop_0", "code": "module m_yeff6n(output a_4pbczd, output b_1bv832);\n  wire w_ulhl0p;\n  assign w_ulhl0p = a_tt0gg2 ^ b_k53plf;\n  assign y_y0ivjf = a_tt0gg2 ? w_ulhl0p : b_k53plf;\n  assign a_4pbczd = b_1bv832;\n  assign b_1bv832 = a_4pbczd;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1949, "label": "clean", "template_id": "clean_0", "code": "module m_kocuoj(input a_1qcmaw, input b_53bm8i, output y_sbg2tb);\n  wire w_8uwney;\n  assign w_8uwney = a_zwv8jl ^ b_gt0gqr;\n  assign y_fqh5bn = a_zwv8jl ? w_8uwney : b_gt0gqr;\n  assign y_sbg2tb = a_1qcmaw & b_53bm8i;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1950, "label": "clean", "template_id": "clean_0", "code": "module m_2p38ov(input a_cgev7h, input b_qcfg1a, output y_8q3mmo);\n  wire w_ifylxp;\n  assign w_ifylxp = a_lrnzcz ^ b_xa2k4f;\n  assign y_iifxmp = a_lrnzcz ? w_ifylxp : b_xa2k4f;\n  assign y_8q3mmo = a_cgev7h & b_qcfg1a;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1951, "label": "clean", "template_id": "clean_0", "code": "module m_49xjpo(input a_n68j63, input b_68dtps, output y_92sten);\n  wire w_joud3u;\n  assign w_joud3u = a_vgoc6i ^ b_6glgp2;\n  assign y_wnf03b = a_vgoc6i ? w_joud3u : b_6glgp2;\n  assign y_92sten = a_n68j63 & b_68dtps;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1952, "label": "comb_loop", "template_id": "loop_0", "code": "module m_425y1v(output a_mzcbb7, output b_b5anwc);\n  wire w_hwq49v;\n  assign w_hwq49v = a_qt0odd ^ b_7s9xrc;\n  assign y_q4y9a1 = a_qt0odd ? w_hwq49v : b_7s9xrc;\n  assign a_mzcbb7 = b_b5anwc;\n  assign b_b5anwc = a_mzcbb7;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1953, "label": "unused_signal", "template_id": "unused_0", "code": "module m_pc1dnk(input a_etd8e2, input b_j6zens, output y_cd0a0s);\n  wire w_m82362;\n  assign w_m82362 = a_5yrtqs ^ b_q1j3a5;\n  assign y_w40pw8 = a_5yrtqs ? w_m82362 : b_q1j3a5;\n  wire t_b2hm2u;\n  assign y_cd0a0s = a_etd8e2 & b_j6zens;\nendmodule\n", "log": "Warning: declaration 't_b2hm2u' does not affect outputs."}
{"id": 1954, "label": "unused_signal", "template_id": "unused_1", "code": "module m_ig2z9g(input a_y8894i, input b_1wisj5, output y_oy6w4k);\n  wire w_zw4uig;\n  assign w_zw4uig = a_mwedff ^ b_rkhbg9;\n  assign y_q0oqum = a_mwedff ? w_zw4uig : b_rkhbg9;\n  wire t_rgq7ri;\n  assign t_rgq7ri = a_y8894i | b_1wisj5;\n  assign y_oy6w4k = a_y8894i & b_1wisj5;\nendmodule\n", "log": "Warning: declaration 't_rgq7ri' does not affect outputs."}
{"id": 1955, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_a1mql3(input a_1schg4, b_rcdmsn output y_lze4w9); assign y_lze4w9 = a_1schg4 & b_rcdmsn endmodule", "log": "Error: parse failed near port list."}
{"id": 1956, "label": "clean", "template_id": "clean_0", "code": "module m_gmi7i2(input a_zkplfr, input b_rhcxkw, output y_12kf24);\n  wire w_b71qjc;\n  assign w_b71qjc = a_xhfc8l ^ b_n6jdsy;\n  assign y_34wb72 = a_xhfc8l ? w_b71qjc : b_n6jdsy;\n  assign y_12kf24 = a_zkplfr & b_rhcxkw;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1957, "label": "unused_signal", "template_id": "unused_1", "code": "module m_365tqq(input a_nvtgpx, input b_i0qsuq, output y_u7hprj);\n  wire w_6ibotw;\n  assign w_6ibotw = a_1rrcvc ^ b_tguaog;\n  assign y_cnjk75 = a_1rrcvc ? w_6ibotw : b_tguaog;\n  wire t_wu5xqc;\n  assign t_wu5xqc = a_nvtgpx | b_i0qsuq;\n  assign y_u7hprj = a_nvtgpx & b_i0qsuq;\nendmodule\n", "log": "Warning: declaration 't_wu5xqc' does not affect outputs."}
{"id": 1958, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_b2w094(input clk_kyabmz, input d_grzbd0, output reg q_rasxdr);\n  wire w_efspej;\n  assign w_efspej = a_8fnbwg ^ b_mizn0n;\n  assign y_c5c52t = a_8fnbwg ? w_efspej : b_mizn0n;\n  always @(posedge clk_kyabmz) begin\n    q_rasxdr = d_grzbd0;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_rasxdr'."}
{"id": 1959, "label": "comb_loop", "template_id": "loop_0", "code": "module m_jgk7iy(output a_g9dj8t, output b_7zqxds);\n  wire w_52ecu1;\n  assign w_52ecu1 = a_vqe8hf ^ b_1icogq;\n  assign y_druaae = a_vqe8hf ? w_52ecu1 : b_1icogq;\n  assign a_g9dj8t = b_7zqxds;\n  assign b_7zqxds = a_g9dj8t;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1960, "label": "clean", "template_id": "clean_0", "code": "module m_7s1g4j(input a_lhxqrs, input b_x8838o, output y_r2p7zh);\n  wire w_rajt6p;\n  assign w_rajt6p = a_0ila06 ^ b_53sr1k;\n  assign y_lbp1ew = a_0ila06 ? w_rajt6p : b_53sr1k;\n  assign y_r2p7zh = a_lhxqrs & b_x8838o;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1961, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_02pmpd(input a_d4r3et, input b_5saapu, input c_chc0v9, output y_pal8jq);\n  wire w_iwl62h;\n  assign w_iwl62h = a_2pcu76 ^ b_behopt;\n  assign y_ayork7 = a_2pcu76 ? w_iwl62h : b_behopt;\n  wire t_dcfaju;\n  assign t_dcfaju = a_d4r3et & b_5saapu;\n  assign t_dcfaju = c_chc0v9;\n  assign y_pal8jq = t_dcfaju;\nendmodule\n", "log": "Error: net 't_dcfaju' is assigned from more than one source."}
{"id": 1962, "label": "missing_default", "template_id": "case_1", "code": "module m_slcfg9(input [1:0] sel_2lavmf, output reg y_9nv4of);\n  wire w_ajdi63;\n  assign w_ajdi63 = a_5apaje ^ b_qrqpfs;\n  assign y_pbabpe = a_5apaje ? w_ajdi63 : b_qrqpfs;\n  always @(*) begin\n    case(sel_2lavmf)\n      2'b00: y_9nv4of = 1'b0;\n      2'b01: y_9nv4of = 1'b1;\n      2'b10: y_9nv4of = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1963, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_axmq1j(input a_5zfaqg, b_jfh7sc output y_dssjsl); assign y_dssjsl = a_5zfaqg & b_jfh7sc endmodule", "log": "Error: parse failed near port list."}
{"id": 1964, "label": "width_mismatch", "template_id": "width_1", "code": "module m_e96gzc(input [15:0] a_7u6evr, output [0:0] y_x3n4xn);\n  wire w_yt6l3n;\n  assign w_yt6l3n = a_cgn5jk ^ b_x9cnid;\n  assign y_r2w4p0 = a_cgn5jk ? w_yt6l3n : b_x9cnid;\n  wire p_dm1zv4;\n  assign p_dm1zv4 = a_7u6evr[0];\n  assign y_x3n4xn = {p_dm1zv4, a_7u6evr[-1:0]};\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_x3n4xn'."}
{"id": 1965, "label": "clean", "template_id": "clean_0", "code": "module m_ywbpdh(input a_ilai4v, input b_kmn87f, output y_fq3tq1);\n  wire w_mmc04z;\n  assign w_mmc04z = a_nnswwd ^ b_8rsqtr;\n  assign y_jofrcf = a_nnswwd ? w_mmc04z : b_8rsqtr;\n  assign y_fq3tq1 = a_ilai4v & b_kmn87f;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1966, "label": "clean", "template_id": "clean_0", "code": "module m_acbhij(input a_7xbilr, input b_c00ze0, output y_55zpnd);\n  wire w_2xwti6;\n  assign w_2xwti6 = a_k1hxg7 ^ b_l9te8r;\n  assign y_wxywh1 = a_k1hxg7 ? w_2xwti6 : b_l9te8r;\n  assign y_55zpnd = a_7xbilr & b_c00ze0;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1967, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_sfhhwo(input clk_j7bl9u, input d_7wbdl7, output reg q_w4ndq0);\n  wire w_u9e2q0;\n  assign w_u9e2q0 = a_55zwjl ^ b_hfv9qy;\n  assign y_ic80d5 = a_55zwjl ? w_u9e2q0 : b_hfv9qy;\n  always @(posedge clk_j7bl9u) begin\n    q_w4ndq0 = d_7wbdl7;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_w4ndq0'."}
{"id": 1968, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_y8a93c(input a_e9sqoa, input b_09mll1, input c_4wxmu7, output y_1fi84c);\n  wire w_81we87;\n  assign w_81we87 = a_rxcimv ^ b_06ky7x;\n  assign y_0tqqbu = a_rxcimv ? w_81we87 : b_06ky7x;\n  wire t_omhsh4;\n  assign t_omhsh4 = a_e9sqoa & b_09mll1;\n  assign t_omhsh4 = c_4wxmu7;\n  assign y_1fi84c = t_omhsh4;\nendmodule\n", "log": "Error: net 't_omhsh4' is assigned from more than one source."}
{"id": 1969, "label": "comb_loop", "template_id": "loop_1", "code": "module m_ddvxc0(output a_4z893w, output b_zu1p8t);\n  wire w_uf5yu7;\n  assign w_uf5yu7 = a_q42n6z ^ b_m3a3te;\n  assign y_ha59dq = a_q42n6z ? w_uf5yu7 : b_m3a3te;\n  wire x_rn1u87;\n  assign x_rn1u87 = a_4z893w;\n  assign a_4z893w = b_zu1p8t;\n  assign b_zu1p8t = x_rn1u87;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1970, "label": "missing_default", "template_id": "case_0", "code": "module m_wfxzwj(input [1:0] sel_8lf7ob, output reg y_4kd5ws);\n  wire w_ja22rm;\n  assign w_ja22rm = a_6u7he0 ^ b_wz4dpb;\n  assign y_lpgiuh = a_6u7he0 ? w_ja22rm : b_wz4dpb;\n  always @(*) begin\n    case(sel_8lf7ob)\n      2'b00: y_4kd5ws = 1'b0;\n      2'b01: y_4kd5ws = 1'b1;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1971, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_bc11ry(input a_5k5i0r, input b_yldufy, input c_g89zae, output y_15oan7);\n  wire w_93updm;\n  assign w_93updm = a_dm74xi ^ b_cic5ba;\n  assign y_p8zf1v = a_dm74xi ? w_93updm : b_cic5ba;\n  wire t_nzdloc;\n  assign t_nzdloc = a_5k5i0r & b_yldufy;\n  assign t_nzdloc = (c_g89zae) ? a_5k5i0r : b_yldufy;\n  assign y_15oan7 = t_nzdloc;\nendmodule\n", "log": "Error: net 't_nzdloc' is assigned from more than one source."}
{"id": 1972, "label": "width_mismatch", "template_id": "width_0", "code": "module m_oy22yw(input [3:0] a_holsiu, output [1:0] y_er8nqc);\n  wire w_g305kp;\n  assign w_g305kp = a_wuj0v6 ^ b_066tea;\n  assign y_3i6xco = a_wuj0v6 ? w_g305kp : b_066tea;\n  assign y_er8nqc = a_holsiu;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_er8nqc'."}
{"id": 1973, "label": "unused_signal", "template_id": "unused_0", "code": "module m_ryfyun(input a_l1mcm7, input b_yju6co, output y_38xx12);\n  wire w_jb1d2q;\n  assign w_jb1d2q = a_czgv39 ^ b_zus25v;\n  assign y_cu6x9s = a_czgv39 ? w_jb1d2q : b_zus25v;\n  wire t_hfxbft;\n  assign y_38xx12 = a_l1mcm7 & b_yju6co;\nendmodule\n", "log": "Warning: declaration 't_hfxbft' does not affect outputs."}
{"id": 1974, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_8k09b7(input a_8bhdoz, input b_za3au2, input c_lsrhj5, output y_x95bz0);\n  wire w_ij4onz;\n  assign w_ij4onz = a_ytcm98 ^ b_m3kgjk;\n  assign y_jlk1y4 = a_ytcm98 ? w_ij4onz : b_m3kgjk;\n  wire t_xx3aqu;\n  assign t_xx3aqu = a_8bhdoz & b_za3au2;\n  assign t_xx3aqu = (c_lsrhj5) ? a_8bhdoz : b_za3au2;\n  assign y_x95bz0 = t_xx3aqu;\nendmodule\n", "log": "Error: net 't_xx3aqu' is assigned from more than one source."}
{"id": 1975, "label": "multi_driver", "template_id": "mdrv_1", "code": "module m_0ew0cm(input a_dva7g4, input b_ogr2of, input c_8y7on9, output y_dk6vf0);\n  wire w_543etm;\n  assign w_543etm = a_0fbmgi ^ b_549bho;\n  assign y_w4z64o = a_0fbmgi ? w_543etm : b_549bho;\n  wire t_g4ctdf;\n  assign t_g4ctdf = a_dva7g4 & b_ogr2of;\n  assign t_g4ctdf = (c_8y7on9) ? a_dva7g4 : b_ogr2of;\n  assign y_dk6vf0 = t_g4ctdf;\nendmodule\n", "log": "Error: net 't_g4ctdf' is assigned from more than one source."}
{"id": 1976, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_33yeut(input a_0ecjpu, input b_zv3fhq, input c_6bv4dl, output y_7xydjq);\n  wire w_qflt6z;\n  assign w_qflt6z = a_f6b7dr ^ b_wsr3rq;\n  assign y_r7bl1l = a_f6b7dr ? w_qflt6z : b_wsr3rq;\n  wire t_319ite;\n  assign t_319ite = a_0ecjpu & b_zv3fhq;\n  assign t_319ite = c_6bv4dl;\n  assign y_7xydjq = t_319ite;\nendmodule\n", "log": "Error: net 't_319ite' is assigned from more than one source."}
{"id": 1977, "label": "multi_driver", "template_id": "mdrv_0", "code": "module m_22zuqh(input a_c0ctyl, input b_f9k5os, input c_om9e4q, output y_qor7hg);\n  wire w_bh6cpf;\n  assign w_bh6cpf = a_apuhlw ^ b_spjm99;\n  assign y_91sj6z = a_apuhlw ? w_bh6cpf : b_spjm99;\n  wire t_edhhnj;\n  assign t_edhhnj = a_c0ctyl & b_f9k5os;\n  assign t_edhhnj = c_om9e4q;\n  assign y_qor7hg = t_edhhnj;\nendmodule\n", "log": "Error: net 't_edhhnj' is assigned from more than one source."}
{"id": 1978, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_9hxqmf(input a_e5z2wi, b_7zkl9h output y_teu5ke); assign y_teu5ke = a_e5z2wi & b_7zkl9h endmodule", "log": "Error: parse failed near port list."}
{"id": 1979, "label": "missing_default", "template_id": "case_1", "code": "module m_gru535(input [1:0] sel_9iltlz, output reg y_dxxbvz);\n  wire w_yw874u;\n  assign w_yw874u = a_y562x3 ^ b_6fntsv;\n  assign y_jtg7hd = a_y562x3 ? w_yw874u : b_6fntsv;\n  always @(*) begin\n    case(sel_9iltlz)\n      2'b00: y_dxxbvz = 1'b0;\n      2'b01: y_dxxbvz = 1'b1;\n      2'b10: y_dxxbvz = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1980, "label": "unused_signal", "template_id": "unused_0", "code": "module m_wyxztc(input a_icbgx3, input b_kqpxoh, output y_lgy5wu);\n  wire w_xx6ntn;\n  assign w_xx6ntn = a_wggvbu ^ b_gert1t;\n  assign y_zwjxpj = a_wggvbu ? w_xx6ntn : b_gert1t;\n  wire t_4uqrxx;\n  assign y_lgy5wu = a_icbgx3 & b_kqpxoh;\nendmodule\n", "log": "Warning: declaration 't_4uqrxx' does not affect outputs."}
{"id": 1981, "label": "clean", "template_id": "clean_0", "code": "module m_sy0pl9(input a_anb0o7, input b_zsuyks, output y_e1nstq);\n  wire w_00zm1z;\n  assign w_00zm1z = a_vt7oem ^ b_33axu6;\n  assign y_01u1j7 = a_vt7oem ? w_00zm1z : b_33axu6;\n  assign y_e1nstq = a_anb0o7 & b_zsuyks;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1982, "label": "unused_signal", "template_id": "unused_1", "code": "module m_5v0kuf(input a_b4615k, input b_zkr0mp, output y_10fjhu);\n  wire w_dso69e;\n  assign w_dso69e = a_hui3up ^ b_l0pyv4;\n  assign y_zz8flf = a_hui3up ? w_dso69e : b_l0pyv4;\n  wire t_y5o6pj;\n  assign t_y5o6pj = a_b4615k | b_zkr0mp;\n  assign y_10fjhu = a_b4615k & b_zkr0mp;\nendmodule\n", "log": "Warning: declaration 't_y5o6pj' does not affect outputs."}
{"id": 1983, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_wy8xfw(input clk_he5d5x, input d_68dpj1, output reg q_c9wz5b);\n  wire w_rajn5u;\n  assign w_rajn5u = a_z7mckb ^ b_vhk31n;\n  assign y_058mui = a_z7mckb ? w_rajn5u : b_vhk31n;\n  always @(posedge clk_he5d5x) begin\n    q_c9wz5b = d_68dpj1;\n    q_c9wz5b = q_c9wz5b;\n    // extra ops using tmp_89aspy\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_c9wz5b'."}
{"id": 1984, "label": "comb_loop", "template_id": "loop_1", "code": "module m_9fqw93(output a_ff06fk, output b_jwr0k7);\n  wire w_geczmo;\n  assign w_geczmo = a_b6xmy7 ^ b_8kplp5;\n  assign y_0xlo2b = a_b6xmy7 ? w_geczmo : b_8kplp5;\n  wire x_hq4vbk;\n  assign x_hq4vbk = a_ff06fk;\n  assign a_ff06fk = b_jwr0k7;\n  assign b_jwr0k7 = x_hq4vbk;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1985, "label": "comb_loop", "template_id": "loop_0", "code": "module m_a2quuw(output a_vxspcd, output b_ky7za9);\n  wire w_wp64gg;\n  assign w_wp64gg = a_z62cx9 ^ b_bldoog;\n  assign y_equ65j = a_z62cx9 ? w_wp64gg : b_bldoog;\n  assign a_vxspcd = b_ky7za9;\n  assign b_ky7za9 = a_vxspcd;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1986, "label": "syntax_error", "template_id": "syntax_0", "code": "module m_ejenus(input a_4le1br, b_liwseq output y_dx3umj); assign y_dx3umj = a_4le1br & b_liwseq endmodule", "log": "Error: parse failed near port list."}
{"id": 1987, "label": "blocking_misuse", "template_id": "blocking_0", "code": "module m_bhx0pk(input clk_rn0oeq, input d_vzib9c, output reg q_jcg1v7);\n  wire w_xagdi1;\n  assign w_xagdi1 = a_vaeyvx ^ b_b5yody;\n  assign y_jb50oa = a_vaeyvx ? w_xagdi1 : b_b5yody;\n  always @(posedge clk_rn0oeq) begin\n    q_jcg1v7 = d_vzib9c;\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_jcg1v7'."}
{"id": 1988, "label": "clean", "template_id": "clean_0", "code": "module m_7mhpow(input a_mbmicb, input b_07mfi8, output y_10nsuk);\n  wire w_gio0cr;\n  assign w_gio0cr = a_oezs2d ^ b_5os0eu;\n  assign y_7d1nsj = a_oezs2d ? w_gio0cr : b_5os0eu;\n  assign y_10nsuk = a_mbmicb & b_07mfi8;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1989, "label": "clean", "template_id": "clean_0", "code": "module m_xmqj1b(input a_o3424g, input b_h9wcnv, output y_cr2tit);\n  wire w_gdy2x4;\n  assign w_gdy2x4 = a_cfu77p ^ b_xdgxl2;\n  assign y_xtti65 = a_cfu77p ? w_gdy2x4 : b_xdgxl2;\n  assign y_cr2tit = a_o3424g & b_h9wcnv;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 1990, "label": "comb_loop", "template_id": "loop_1", "code": "module m_r2vhp2(output a_kpum19, output b_anunz5);\n  wire w_4xhrwf;\n  assign w_4xhrwf = a_6o4tbj ^ b_117s6n;\n  assign y_3b766q = a_6o4tbj ? w_4xhrwf : b_117s6n;\n  wire x_vc4z7y;\n  assign x_vc4z7y = a_kpum19;\n  assign a_kpum19 = b_anunz5;\n  assign b_anunz5 = x_vc4z7y;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1991, "label": "missing_default", "template_id": "case_1", "code": "module m_kev77i(input [1:0] sel_kxvdzj, output reg y_bn0976);\n  wire w_n424ih;\n  assign w_n424ih = a_zzwajf ^ b_6o7vqb;\n  assign y_ctx7j4 = a_zzwajf ? w_n424ih : b_6o7vqb;\n  always @(*) begin\n    case(sel_kxvdzj)\n      2'b00: y_bn0976 = 1'b0;\n      2'b01: y_bn0976 = 1'b1;\n      2'b10: y_bn0976 = 1'b0;\n    endcase\n  end\nendmodule\n", "log": "Warning: not all select values are handled in case statement."}
{"id": 1992, "label": "unused_signal", "template_id": "unused_0", "code": "module m_rfikdj(input a_c3081c, input b_agku39, output y_gcyyep);\n  wire w_kwbh36;\n  assign w_kwbh36 = a_z72hfa ^ b_mgq9gi;\n  assign y_6to1i4 = a_z72hfa ? w_kwbh36 : b_mgq9gi;\n  wire t_66xdf3;\n  assign y_gcyyep = a_c3081c & b_agku39;\nendmodule\n", "log": "Warning: declaration 't_66xdf3' does not affect outputs."}
{"id": 1993, "label": "unused_signal", "template_id": "unused_1", "code": "module m_777p1a(input a_aa6gya, input b_k7tl4m, output y_7ef2yo);\n  wire w_f6xroi;\n  assign w_f6xroi = a_l13c72 ^ b_tgwiz3;\n  assign y_ere0aa = a_l13c72 ? w_f6xroi : b_tgwiz3;\n  wire t_ht3o1v;\n  assign t_ht3o1v = a_aa6gya | b_k7tl4m;\n  assign y_7ef2yo = a_aa6gya & b_k7tl4m;\nendmodule\n", "log": "Warning: declaration 't_ht3o1v' does not affect outputs."}
{"id": 1994, "label": "latch_inference", "template_id": "latch_0", "code": "module m_a1o4kx(input en_poettp, input d_pvc2ph, output reg q_4ynzlz);\n  wire w_2r1tid;\n  assign w_2r1tid = a_og9l3f ^ b_1633rr;\n  assign y_zxy08j = a_og9l3f ? w_2r1tid : b_1633rr;\n  always @(*) begin\n    if (en_poettp) q_4ynzlz = d_pvc2ph;\n  end\nendmodule\n", "log": "Warning: signal 'q_4ynzlz' may not be assigned on all control paths."}
{"id": 1995, "label": "width_mismatch", "template_id": "width_0", "code": "module m_ig4xw4(input [3:0] a_32eibo, output [2:0] y_3n4l7f);\n  wire w_3157e2;\n  assign w_3157e2 = a_nkb4w1 ^ b_rt0qyd;\n  assign y_a8vy80 = a_nkb4w1 ? w_3157e2 : b_rt0qyd;\n  assign y_3n4l7f = a_32eibo;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_3n4l7f'."}
{"id": 1996, "label": "unused_signal", "template_id": "unused_1", "code": "module m_34h1ck(input a_00acbu, input b_v7y8ze, output y_3ug6yx);\n  wire w_y8lzlg;\n  assign w_y8lzlg = a_p595xz ^ b_ecfzem;\n  assign y_bn7li2 = a_p595xz ? w_y8lzlg : b_ecfzem;\n  wire t_iylxl9;\n  assign t_iylxl9 = a_00acbu | b_v7y8ze;\n  assign y_3ug6yx = a_00acbu & b_v7y8ze;\nendmodule\n", "log": "Warning: declaration 't_iylxl9' does not affect outputs."}
{"id": 1997, "label": "comb_loop", "template_id": "loop_0", "code": "module m_sbrujg(output a_9qkrvy, output b_83wyx7);\n  wire w_qgpf55;\n  assign w_qgpf55 = a_9uxekz ^ b_af60ea;\n  assign y_eyw412 = a_9uxekz ? w_qgpf55 : b_af60ea;\n  assign a_9qkrvy = b_83wyx7;\n  assign b_83wyx7 = a_9qkrvy;\nendmodule\n", "log": "Error: zero-delay feedback detected among continuous assignments."}
{"id": 1998, "label": "width_mismatch", "template_id": "width_0", "code": "module m_w2xtiw(input [4:0] a_64lqn2, output [2:0] y_shle2x);\n  wire w_kbpd21;\n  assign w_kbpd21 = a_86f5ks ^ b_l2czcm;\n  assign y_99ww40 = a_86f5ks ? w_kbpd21 : b_l2czcm;\n  assign y_shle2x = a_64lqn2;\nendmodule\n", "log": "Warning: implicit truncation/extension may occur on assignment to 'y_shle2x'."}
{"id": 1999, "label": "clean", "template_id": "clean_0", "code": "module m_2upyex(input a_ax4ukw, input b_nim792, output y_5ir3zc);\n  wire w_xaxcsq;\n  assign w_xaxcsq = a_kugg9r ^ b_etjlam;\n  assign y_fr1o68 = a_kugg9r ? w_xaxcsq : b_etjlam;\n  assign y_5ir3zc = a_ax4ukw & b_nim792;\nendmodule\n", "log": "Info: analysis completed with no critical issues."}
{"id": 2000, "label": "blocking_misuse", "template_id": "blocking_1", "code": "module m_77rmc9(input clk_zk8lfu, input d_7gvex5, output reg q_owz9zz);\n  wire w_ou0ybd;\n  assign w_ou0ybd = a_dmxsdk ^ b_5fxrpu;\n  assign y_gut5cw = a_dmxsdk ? w_ou0ybd : b_5fxrpu;\n  always @(posedge clk_zk8lfu) begin\n    q_owz9zz = d_7gvex5;\n    q_owz9zz = q_owz9zz;\n    // extra ops using tmp_ng2skn\n  end\nendmodule\n", "log": "Warning: assignment style in clocked block may cause unexpected behavior for 'q_owz9zz'."}
