<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Udiff src/hotspot/cpu/aarch64/aarch64.ad</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../../../../make/conf/jib-profiles.js.udiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_aarch64.cpp.udiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/aarch64.ad</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-new-header">@@ -1955,20 +1955,24 @@</span>
    C2_MacroAssembler _masm(&amp;cbuf);
  
    int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
    int reg    = ra_-&gt;get_encode(this);
  
<span class="udiff-line-modified-removed">-   if (Assembler::operand_valid_for_add_sub_immediate(offset)) {</span>
<span class="udiff-line-modified-removed">-     __ add(as_Register(reg), sp, offset);</span>
<span class="udiff-line-modified-removed">-   } else {</span>
<span class="udiff-line-removed">-     ShouldNotReachHere();</span>
<span class="udiff-line-removed">-   }</span>
<span class="udiff-line-modified-added">+   // This add will handle any 24-bit signed offset. 24 bits allows an</span>
<span class="udiff-line-modified-added">+   // 8 megabyte stack frame.</span>
<span class="udiff-line-modified-added">+   __ add(as_Register(reg), sp, offset);</span>
  }
  
  uint BoxLockNode::size(PhaseRegAlloc *ra_) const {
    // BoxLockNode is not a MachNode, so we can&#39;t just call MachNode::size(ra_).
<span class="udiff-line-modified-removed">-   return 4;</span>
<span class="udiff-line-modified-added">+   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+   if (Assembler::operand_valid_for_add_sub_immediate(offset)) {</span>
<span class="udiff-line-added">+     return NativeInstruction::instruction_size;</span>
<span class="udiff-line-added">+   } else {</span>
<span class="udiff-line-added">+     return 2 * NativeInstruction::instruction_size;</span>
<span class="udiff-line-added">+   }</span>
  }
  
  ///=============================================================================
  #ifndef PRODUCT
  void MachVEPNode::format(PhaseRegAlloc* ra_, outputStream* st) const
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -3157,11 +3161,11 @@</span>
  
    /// mov envcodings
  
    enc_class aarch64_enc_movw_imm(iRegI dst, immI src) %{
      C2_MacroAssembler _masm(&amp;cbuf);
<span class="udiff-line-modified-removed">-     u_int32_t con = (u_int32_t)$src$$constant;</span>
<span class="udiff-line-modified-added">+     uint32_t con = (uint32_t)$src$$constant;</span>
      Register dst_reg = as_Register($dst$$reg);
      if (con == 0) {
        __ movw(dst_reg, zr);
      } else {
        __ movw(dst_reg, con);
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -3169,11 +3173,11 @@</span>
    %}
  
    enc_class aarch64_enc_mov_imm(iRegL dst, immL src) %{
      C2_MacroAssembler _masm(&amp;cbuf);
      Register dst_reg = as_Register($dst$$reg);
<span class="udiff-line-modified-removed">-     u_int64_t con = (u_int64_t)$src$$constant;</span>
<span class="udiff-line-modified-added">+     uint64_t con = (uint64_t)$src$$constant;</span>
      if (con == 0) {
        __ mov(dst_reg, zr);
      } else {
        __ mov(dst_reg, con);
      }
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -3211,11 +3215,11 @@</span>
    %}
  
    enc_class aarch64_enc_mov_p1(iRegP dst, immP_1 src) %{
      C2_MacroAssembler _masm(&amp;cbuf);
      Register dst_reg = as_Register($dst$$reg);
<span class="udiff-line-modified-removed">-     __ mov(dst_reg, (u_int64_t)1);</span>
<span class="udiff-line-modified-added">+     __ mov(dst_reg, (uint64_t)1);</span>
    %}
  
    enc_class aarch64_enc_mov_byte_map_base(iRegP dst, immByteMapBase src) %{
      C2_MacroAssembler _masm(&amp;cbuf);
      __ load_byte_map_base($dst$$Register);
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -3336,11 +3340,11 @@</span>
    %}
  
    enc_class aarch64_enc_cmpw_imm(iRegI src1, immI src2) %{
      C2_MacroAssembler _masm(&amp;cbuf);
      Register reg1 = as_Register($src1$$reg);
<span class="udiff-line-modified-removed">-     u_int32_t val = (u_int32_t)$src2$$constant;</span>
<span class="udiff-line-modified-added">+     uint32_t val = (uint32_t)$src2$$constant;</span>
      __ movw(rscratch1, val);
      __ cmpw(reg1, rscratch1);
    %}
  
    enc_class aarch64_enc_cmp(iRegL src1, iRegL src2) %{
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -3358,19 +3362,19 @@</span>
        __ subs(zr, reg, val);
      } else if (val != -val) {
        __ adds(zr, reg, -val);
      } else {
      // aargh, Long.MIN_VALUE is a special case
<span class="udiff-line-modified-removed">-       __ orr(rscratch1, zr, (u_int64_t)val);</span>
<span class="udiff-line-modified-added">+       __ orr(rscratch1, zr, (uint64_t)val);</span>
        __ subs(zr, reg, rscratch1);
      }
    %}
  
    enc_class aarch64_enc_cmp_imm(iRegL src1, immL src2) %{
      C2_MacroAssembler _masm(&amp;cbuf);
      Register reg1 = as_Register($src1$$reg);
<span class="udiff-line-modified-removed">-     u_int64_t val = (u_int64_t)$src2$$constant;</span>
<span class="udiff-line-modified-added">+     uint64_t val = (uint64_t)$src2$$constant;</span>
      __ mov(rscratch1, val);
      __ cmp(reg1, rscratch1);
    %}
  
    enc_class aarch64_enc_cmpp(iRegP src1, iRegP src2) %{
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -13933,14 +13937,31 @@</span>
  %{
    match(Set dummy (ClearArray (Binary cnt base) val));
    effect(USE_KILL cnt, USE_KILL base, KILL cr);
  
    ins_cost(4 * INSN_COST);
<span class="udiff-line-modified-removed">-   format %{ &quot;ClearArray $cnt, $base, $val&quot; %}</span>
<span class="udiff-line-modified-added">+   format %{ &quot;ClearArray $cnt, $base&quot; %}</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+   ins_encode %{</span>
<span class="udiff-line-added">+     __ zero_words($base$$Register, $cnt$$Register);</span>
<span class="udiff-line-added">+   %}</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+   ins_pipe(pipe_class_memory);</span>
<span class="udiff-line-added">+ %}</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+ instruct clearArray_imm_reg(immL cnt, iRegP_R10 base, Universe dummy, rFlagsReg cr)</span>
<span class="udiff-line-added">+ %{</span>
<span class="udiff-line-added">+   predicate((uint64_t)n-&gt;in(2)-&gt;get_long()</span>
<span class="udiff-line-added">+             &lt; (uint64_t)(BlockZeroingLowLimit &gt;&gt; LogBytesPerWord));</span>
<span class="udiff-line-added">+   match(Set dummy (ClearArray cnt base));</span>
<span class="udiff-line-added">+   effect(USE_KILL base);</span>
<span class="udiff-line-added">+ </span>
<span class="udiff-line-added">+   ins_cost(4 * INSN_COST);</span>
<span class="udiff-line-added">+   format %{ &quot;ClearArray $cnt, $base&quot; %}</span>
  
    ins_encode %{
<span class="udiff-line-modified-removed">-     __ fill_words($base$$Register, $cnt$$Register, $val$$Register);</span>
<span class="udiff-line-modified-added">+     __ zero_words($base$$Register, (uint64_t)$cnt$$constant);</span>
    %}
  
    ins_pipe(pipe_class_memory);
  %}
  
</pre>
<center><a href="../../../../make/conf/jib-profiles.js.udiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_aarch64.cpp.udiff.html" target="_top">next &gt;</a></center>  </body>
</html>