// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module LLSSineReconstruction_computeRemainingChannels (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sine_reconstructor_16_873_dout,
        sine_reconstructor_16_873_empty_n,
        sine_reconstructor_16_873_read,
        sine_reconstructor_16_873_din,
        sine_reconstructor_16_873_full_n,
        sine_reconstructor_16_873_write,
        sine_reconstructor_16_974_dout,
        sine_reconstructor_16_974_empty_n,
        sine_reconstructor_16_974_read,
        sine_reconstructor_16_974_din,
        sine_reconstructor_16_974_full_n,
        sine_reconstructor_16_974_write,
        sine_reconstructor_16_1075_dout,
        sine_reconstructor_16_1075_empty_n,
        sine_reconstructor_16_1075_read,
        sine_reconstructor_16_1075_din,
        sine_reconstructor_16_1075_full_n,
        sine_reconstructor_16_1075_write,
        sine_reconstructor_16_1176_dout,
        sine_reconstructor_16_1176_empty_n,
        sine_reconstructor_16_1176_read,
        sine_reconstructor_16_1176_din,
        sine_reconstructor_16_1176_full_n,
        sine_reconstructor_16_1176_write,
        sine_reconstructor_16_1277_dout,
        sine_reconstructor_16_1277_empty_n,
        sine_reconstructor_16_1277_read,
        sine_reconstructor_16_1277_din,
        sine_reconstructor_16_1277_full_n,
        sine_reconstructor_16_1277_write,
        sine_reconstructor_16_1378_dout,
        sine_reconstructor_16_1378_empty_n,
        sine_reconstructor_16_1378_read,
        sine_reconstructor_16_1378_din,
        sine_reconstructor_16_1378_full_n,
        sine_reconstructor_16_1378_write,
        this_times_address0,
        this_times_ce0,
        this_times_q0,
        p_read,
        p_read1,
        p_read2,
        this_offsets_s_address0,
        this_offsets_s_ce0,
        this_offsets_s_we0,
        this_offsets_s_d0,
        this_amplitudes_s_address0,
        this_amplitudes_s_ce0,
        this_amplitudes_s_we0,
        this_amplitudes_s_d0,
        this_A_address0,
        this_A_ce0,
        this_A_we0,
        this_A_d0,
        this_A_q0,
        this_A_address1,
        this_A_ce1,
        this_A_we1,
        this_A_d1,
        this_b_address0,
        this_b_ce0,
        this_b_we0,
        this_b_d0,
        this_b_q0,
        this_x_address0,
        this_x_ce0,
        this_x_we0,
        this_x_d0,
        this_x_q0,
        this_x_address1,
        this_x_ce1,
        this_x_q1,
        this_U_address0,
        this_U_ce0,
        this_U_we0,
        this_U_d0,
        this_U_q0,
        this_V_address0,
        this_V_ce0,
        this_V_we0,
        this_V_d0,
        this_V_q0,
        this_S_address0,
        this_S_ce0,
        this_S_we0,
        this_S_d0,
        this_S_q0,
        this_UT_address0,
        this_UT_ce0,
        this_UT_we0,
        this_UT_d0,
        this_UT_q0,
        this_A_pinv_address0,
        this_A_pinv_ce0,
        this_A_pinv_we0,
        this_A_pinv_d0,
        this_A_pinv_q0,
        this_gesvj_matA_0_address0,
        this_gesvj_matA_0_ce0,
        this_gesvj_matA_0_we0,
        this_gesvj_matA_0_d0,
        this_gesvj_matA_0_q0,
        this_gesvj_matA_0_address1,
        this_gesvj_matA_0_ce1,
        this_gesvj_matA_0_q1,
        this_gesvj_matU_address0,
        this_gesvj_matU_ce0,
        this_gesvj_matU_we0,
        this_gesvj_matU_d0,
        this_gesvj_matU_q0,
        this_gesvj_matV_0_address0,
        this_gesvj_matV_0_ce0,
        this_gesvj_matV_0_we0,
        this_gesvj_matV_0_d0,
        this_gesvj_matV_0_q0,
        this_gesvj_matV_0_address1,
        this_gesvj_matV_0_ce1,
        this_gesvj_matV_0_q1,
        this_gesvj_A_i_0_address0,
        this_gesvj_A_i_0_ce0,
        this_gesvj_A_i_0_we0,
        this_gesvj_A_i_0_d0,
        this_gesvj_A_i_0_q0,
        this_gesvj_A_j_0_address0,
        this_gesvj_A_j_0_ce0,
        this_gesvj_A_j_0_we0,
        this_gesvj_A_j_0_d0,
        this_gesvj_A_j_0_q0,
        this_gesvj_V_i_0_address0,
        this_gesvj_V_i_0_ce0,
        this_gesvj_V_i_0_we0,
        this_gesvj_V_i_0_d0,
        this_gesvj_V_i_0_q0,
        this_gesvj_V_j_0_address0,
        this_gesvj_V_j_0_ce0,
        this_gesvj_V_j_0_we0,
        this_gesvj_V_j_0_d0,
        this_gesvj_V_j_0_q0,
        this_gesvj_sigma_address0,
        this_gesvj_sigma_ce0,
        this_gesvj_sigma_we0,
        this_gesvj_sigma_d0,
        this_gesvj_sigma_q0,
        this_gesvj_alpha_acc_0_address0,
        this_gesvj_alpha_acc_0_ce0,
        this_gesvj_alpha_acc_0_we0,
        this_gesvj_alpha_acc_0_d0,
        this_gesvj_alpha_acc_0_q0,
        this_gesvj_beta_acc_0_address0,
        this_gesvj_beta_acc_0_ce0,
        this_gesvj_beta_acc_0_we0,
        this_gesvj_beta_acc_0_d0,
        this_gesvj_beta_acc_0_q0,
        this_gesvj_gamma_acc_0_address0,
        this_gesvj_gamma_acc_0_ce0,
        this_gesvj_gamma_acc_0_we0,
        this_gesvj_gamma_acc_0_d0,
        this_gesvj_gamma_acc_0_q0,
        this_gesvj_alpha_sum_address0,
        this_gesvj_alpha_sum_ce0,
        this_gesvj_alpha_sum_we0,
        this_gesvj_alpha_sum_d0,
        this_gesvj_alpha_sum_q0,
        this_gesvj_alpha_sum_address1,
        this_gesvj_alpha_sum_ce1,
        this_gesvj_alpha_sum_q1,
        this_gesvj_beta_sum_address0,
        this_gesvj_beta_sum_ce0,
        this_gesvj_beta_sum_we0,
        this_gesvj_beta_sum_d0,
        this_gesvj_beta_sum_q0,
        this_gesvj_beta_sum_address1,
        this_gesvj_beta_sum_ce1,
        this_gesvj_beta_sum_q1,
        this_gesvj_gamma_sum_address0,
        this_gesvj_gamma_sum_ce0,
        this_gesvj_gamma_sum_we0,
        this_gesvj_gamma_sum_d0,
        this_gesvj_gamma_sum_q0,
        this_gesvj_gamma_sum_address1,
        this_gesvj_gamma_sum_ce1,
        this_gesvj_gamma_sum_q1,
        sliding_window_front_ptr_s,
        sliding_window_back_ptr_s,
        sliding_window_buffer_samples_sample_V_address0,
        sliding_window_buffer_samples_sample_V_ce0,
        sliding_window_buffer_samples_sample_V_q0,
        ap_return,
        grp_fu_1216_p_din0,
        grp_fu_1216_p_din1,
        grp_fu_1216_p_dout0,
        grp_fu_1216_p_ce,
        grp_fu_1220_p_din0,
        grp_fu_1220_p_din1,
        grp_fu_1220_p_dout0,
        grp_fu_1220_p_ce
);

parameter    ap_ST_fsm_state1 = 49'd1;
parameter    ap_ST_fsm_state2 = 49'd2;
parameter    ap_ST_fsm_state3 = 49'd4;
parameter    ap_ST_fsm_state4 = 49'd8;
parameter    ap_ST_fsm_state5 = 49'd16;
parameter    ap_ST_fsm_state6 = 49'd32;
parameter    ap_ST_fsm_state7 = 49'd64;
parameter    ap_ST_fsm_state8 = 49'd128;
parameter    ap_ST_fsm_state9 = 49'd256;
parameter    ap_ST_fsm_state10 = 49'd512;
parameter    ap_ST_fsm_state11 = 49'd1024;
parameter    ap_ST_fsm_state12 = 49'd2048;
parameter    ap_ST_fsm_state13 = 49'd4096;
parameter    ap_ST_fsm_state14 = 49'd8192;
parameter    ap_ST_fsm_state15 = 49'd16384;
parameter    ap_ST_fsm_state16 = 49'd32768;
parameter    ap_ST_fsm_state17 = 49'd65536;
parameter    ap_ST_fsm_state18 = 49'd131072;
parameter    ap_ST_fsm_state19 = 49'd262144;
parameter    ap_ST_fsm_state20 = 49'd524288;
parameter    ap_ST_fsm_state21 = 49'd1048576;
parameter    ap_ST_fsm_state22 = 49'd2097152;
parameter    ap_ST_fsm_state23 = 49'd4194304;
parameter    ap_ST_fsm_state24 = 49'd8388608;
parameter    ap_ST_fsm_state25 = 49'd16777216;
parameter    ap_ST_fsm_state26 = 49'd33554432;
parameter    ap_ST_fsm_state27 = 49'd67108864;
parameter    ap_ST_fsm_state28 = 49'd134217728;
parameter    ap_ST_fsm_state29 = 49'd268435456;
parameter    ap_ST_fsm_state30 = 49'd536870912;
parameter    ap_ST_fsm_state31 = 49'd1073741824;
parameter    ap_ST_fsm_state32 = 49'd2147483648;
parameter    ap_ST_fsm_state33 = 49'd4294967296;
parameter    ap_ST_fsm_state34 = 49'd8589934592;
parameter    ap_ST_fsm_state35 = 49'd17179869184;
parameter    ap_ST_fsm_state36 = 49'd34359738368;
parameter    ap_ST_fsm_state37 = 49'd68719476736;
parameter    ap_ST_fsm_state38 = 49'd137438953472;
parameter    ap_ST_fsm_state39 = 49'd274877906944;
parameter    ap_ST_fsm_state40 = 49'd549755813888;
parameter    ap_ST_fsm_state41 = 49'd1099511627776;
parameter    ap_ST_fsm_state42 = 49'd2199023255552;
parameter    ap_ST_fsm_state43 = 49'd4398046511104;
parameter    ap_ST_fsm_state44 = 49'd8796093022208;
parameter    ap_ST_fsm_state45 = 49'd17592186044416;
parameter    ap_ST_fsm_state46 = 49'd35184372088832;
parameter    ap_ST_fsm_state47 = 49'd70368744177664;
parameter    ap_ST_fsm_state48 = 49'd140737488355328;
parameter    ap_ST_fsm_state49 = 49'd281474976710656;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [59:0] sine_reconstructor_16_873_dout;
input   sine_reconstructor_16_873_empty_n;
output   sine_reconstructor_16_873_read;
output  [59:0] sine_reconstructor_16_873_din;
input   sine_reconstructor_16_873_full_n;
output   sine_reconstructor_16_873_write;
input  [59:0] sine_reconstructor_16_974_dout;
input   sine_reconstructor_16_974_empty_n;
output   sine_reconstructor_16_974_read;
output  [59:0] sine_reconstructor_16_974_din;
input   sine_reconstructor_16_974_full_n;
output   sine_reconstructor_16_974_write;
input  [59:0] sine_reconstructor_16_1075_dout;
input   sine_reconstructor_16_1075_empty_n;
output   sine_reconstructor_16_1075_read;
output  [59:0] sine_reconstructor_16_1075_din;
input   sine_reconstructor_16_1075_full_n;
output   sine_reconstructor_16_1075_write;
input  [59:0] sine_reconstructor_16_1176_dout;
input   sine_reconstructor_16_1176_empty_n;
output   sine_reconstructor_16_1176_read;
output  [59:0] sine_reconstructor_16_1176_din;
input   sine_reconstructor_16_1176_full_n;
output   sine_reconstructor_16_1176_write;
input  [59:0] sine_reconstructor_16_1277_dout;
input   sine_reconstructor_16_1277_empty_n;
output   sine_reconstructor_16_1277_read;
output  [59:0] sine_reconstructor_16_1277_din;
input   sine_reconstructor_16_1277_full_n;
output   sine_reconstructor_16_1277_write;
input  [59:0] sine_reconstructor_16_1378_dout;
input   sine_reconstructor_16_1378_empty_n;
output   sine_reconstructor_16_1378_read;
output  [59:0] sine_reconstructor_16_1378_din;
input   sine_reconstructor_16_1378_full_n;
output   sine_reconstructor_16_1378_write;
output  [6:0] this_times_address0;
output   this_times_ce0;
input  [59:0] this_times_q0;
input  [31:0] p_read;
input  [3:0] p_read1;
input  [6:0] p_read2;
output  [3:0] this_offsets_s_address0;
output   this_offsets_s_ce0;
output   this_offsets_s_we0;
output  [31:0] this_offsets_s_d0;
output  [3:0] this_amplitudes_s_address0;
output   this_amplitudes_s_ce0;
output   this_amplitudes_s_we0;
output  [31:0] this_amplitudes_s_d0;
output  [7:0] this_A_address0;
output   this_A_ce0;
output   this_A_we0;
output  [59:0] this_A_d0;
input  [59:0] this_A_q0;
output  [7:0] this_A_address1;
output   this_A_ce1;
output   this_A_we1;
output  [59:0] this_A_d1;
output  [6:0] this_b_address0;
output   this_b_ce0;
output   this_b_we0;
output  [50:0] this_b_d0;
input  [50:0] this_b_q0;
output  [1:0] this_x_address0;
output   this_x_ce0;
output   this_x_we0;
output  [59:0] this_x_d0;
input  [59:0] this_x_q0;
output  [1:0] this_x_address1;
output   this_x_ce1;
input  [59:0] this_x_q1;
output  [12:0] this_U_address0;
output   this_U_ce0;
output   this_U_we0;
output  [59:0] this_U_d0;
input  [59:0] this_U_q0;
output  [3:0] this_V_address0;
output   this_V_ce0;
output   this_V_we0;
output  [59:0] this_V_d0;
input  [59:0] this_V_q0;
output  [1:0] this_S_address0;
output   this_S_ce0;
output   this_S_we0;
output  [59:0] this_S_d0;
input  [59:0] this_S_q0;
output  [7:0] this_UT_address0;
output   this_UT_ce0;
output   this_UT_we0;
output  [59:0] this_UT_d0;
input  [59:0] this_UT_q0;
output  [7:0] this_A_pinv_address0;
output   this_A_pinv_ce0;
output   this_A_pinv_we0;
output  [59:0] this_A_pinv_d0;
input  [59:0] this_A_pinv_q0;
output  [7:0] this_gesvj_matA_0_address0;
output   this_gesvj_matA_0_ce0;
output   this_gesvj_matA_0_we0;
output  [59:0] this_gesvj_matA_0_d0;
input  [59:0] this_gesvj_matA_0_q0;
output  [7:0] this_gesvj_matA_0_address1;
output   this_gesvj_matA_0_ce1;
input  [59:0] this_gesvj_matA_0_q1;
output  [12:0] this_gesvj_matU_address0;
output   this_gesvj_matU_ce0;
output   this_gesvj_matU_we0;
output  [59:0] this_gesvj_matU_d0;
input  [59:0] this_gesvj_matU_q0;
output  [3:0] this_gesvj_matV_0_address0;
output   this_gesvj_matV_0_ce0;
output   this_gesvj_matV_0_we0;
output  [59:0] this_gesvj_matV_0_d0;
input  [59:0] this_gesvj_matV_0_q0;
output  [3:0] this_gesvj_matV_0_address1;
output   this_gesvj_matV_0_ce1;
input  [59:0] this_gesvj_matV_0_q1;
output  [6:0] this_gesvj_A_i_0_address0;
output   this_gesvj_A_i_0_ce0;
output   this_gesvj_A_i_0_we0;
output  [59:0] this_gesvj_A_i_0_d0;
input  [59:0] this_gesvj_A_i_0_q0;
output  [6:0] this_gesvj_A_j_0_address0;
output   this_gesvj_A_j_0_ce0;
output   this_gesvj_A_j_0_we0;
output  [59:0] this_gesvj_A_j_0_d0;
input  [59:0] this_gesvj_A_j_0_q0;
output  [1:0] this_gesvj_V_i_0_address0;
output   this_gesvj_V_i_0_ce0;
output   this_gesvj_V_i_0_we0;
output  [59:0] this_gesvj_V_i_0_d0;
input  [59:0] this_gesvj_V_i_0_q0;
output  [1:0] this_gesvj_V_j_0_address0;
output   this_gesvj_V_j_0_ce0;
output   this_gesvj_V_j_0_we0;
output  [59:0] this_gesvj_V_j_0_d0;
input  [59:0] this_gesvj_V_j_0_q0;
output  [1:0] this_gesvj_sigma_address0;
output   this_gesvj_sigma_ce0;
output   this_gesvj_sigma_we0;
output  [59:0] this_gesvj_sigma_d0;
input  [59:0] this_gesvj_sigma_q0;
output  [3:0] this_gesvj_alpha_acc_0_address0;
output   this_gesvj_alpha_acc_0_ce0;
output   this_gesvj_alpha_acc_0_we0;
output  [59:0] this_gesvj_alpha_acc_0_d0;
input  [59:0] this_gesvj_alpha_acc_0_q0;
output  [3:0] this_gesvj_beta_acc_0_address0;
output   this_gesvj_beta_acc_0_ce0;
output   this_gesvj_beta_acc_0_we0;
output  [59:0] this_gesvj_beta_acc_0_d0;
input  [59:0] this_gesvj_beta_acc_0_q0;
output  [3:0] this_gesvj_gamma_acc_0_address0;
output   this_gesvj_gamma_acc_0_ce0;
output   this_gesvj_gamma_acc_0_we0;
output  [59:0] this_gesvj_gamma_acc_0_d0;
input  [59:0] this_gesvj_gamma_acc_0_q0;
output  [3:0] this_gesvj_alpha_sum_address0;
output   this_gesvj_alpha_sum_ce0;
output   this_gesvj_alpha_sum_we0;
output  [59:0] this_gesvj_alpha_sum_d0;
input  [59:0] this_gesvj_alpha_sum_q0;
output  [3:0] this_gesvj_alpha_sum_address1;
output   this_gesvj_alpha_sum_ce1;
input  [59:0] this_gesvj_alpha_sum_q1;
output  [3:0] this_gesvj_beta_sum_address0;
output   this_gesvj_beta_sum_ce0;
output   this_gesvj_beta_sum_we0;
output  [59:0] this_gesvj_beta_sum_d0;
input  [59:0] this_gesvj_beta_sum_q0;
output  [3:0] this_gesvj_beta_sum_address1;
output   this_gesvj_beta_sum_ce1;
input  [59:0] this_gesvj_beta_sum_q1;
output  [3:0] this_gesvj_gamma_sum_address0;
output   this_gesvj_gamma_sum_ce0;
output   this_gesvj_gamma_sum_we0;
output  [59:0] this_gesvj_gamma_sum_d0;
input  [59:0] this_gesvj_gamma_sum_q0;
output  [3:0] this_gesvj_gamma_sum_address1;
output   this_gesvj_gamma_sum_ce1;
input  [59:0] this_gesvj_gamma_sum_q1;
input  [4:0] sliding_window_front_ptr_s;
input  [4:0] sliding_window_back_ptr_s;
output  [9:0] sliding_window_buffer_samples_sample_V_address0;
output   sliding_window_buffer_samples_sample_V_ce0;
input  [11:0] sliding_window_buffer_samples_sample_V_q0;
output  [59:0] ap_return;
output  [59:0] grp_fu_1216_p_din0;
output  [126:0] grp_fu_1216_p_din1;
input  [176:0] grp_fu_1216_p_dout0;
output   grp_fu_1216_p_ce;
output  [59:0] grp_fu_1220_p_din0;
output  [126:0] grp_fu_1220_p_din1;
input  [176:0] grp_fu_1220_p_dout0;
output   grp_fu_1220_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg sine_reconstructor_16_873_read;
reg sine_reconstructor_16_873_write;
reg sine_reconstructor_16_974_read;
reg sine_reconstructor_16_974_write;
reg sine_reconstructor_16_1075_read;
reg sine_reconstructor_16_1075_write;
reg sine_reconstructor_16_1176_read;
reg sine_reconstructor_16_1176_write;
reg sine_reconstructor_16_1277_read;
reg sine_reconstructor_16_1277_write;
reg sine_reconstructor_16_1378_read;
reg sine_reconstructor_16_1378_write;
reg[6:0] this_times_address0;
reg this_times_ce0;
reg this_offsets_s_ce0;
reg this_offsets_s_we0;
reg this_amplitudes_s_ce0;
reg this_amplitudes_s_we0;
reg[7:0] this_A_address0;
reg this_A_ce0;
reg this_A_we0;
reg[59:0] this_A_d0;
reg this_A_ce1;
reg this_A_we1;
reg[6:0] this_b_address0;
reg this_b_ce0;
reg this_b_we0;
reg[1:0] this_x_address0;
reg this_x_ce0;
reg this_x_we0;
reg this_x_ce1;
reg sliding_window_buffer_samples_sample_V_ce0;

(* fsm_encoding = "none" *) reg   [48:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] grp_sin_or_cos_float_s_fu_720_ap_return;
reg   [31:0] reg_759;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state42;
wire   [3:0] add_ln362_fu_785_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln362_fu_779_p2;
wire  signed [176:0] sext_ln379_fu_832_p1;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire  signed [5:0] sext_ln524_fu_846_p1;
reg  signed [5:0] sext_ln524_reg_5572;
wire   [3:0] empty_152_fu_850_p1;
reg   [3:0] empty_152_reg_5577;
wire   [176:0] grp_fu_836_p2;
reg   [176:0] r_V_reg_5582;
wire   [3:0] add_ln379_fu_854_p2;
reg   [3:0] add_ln379_reg_5587;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln379_fu_865_p2;
wire   [0:0] cmp20_fu_871_p2;
reg   [0:0] cmp20_reg_5600;
wire   [9:0] channels_q0;
reg   [9:0] ch_reg_5604;
wire    ap_CS_fsm_state6;
wire   [63:0] idxprom16_fu_877_p1;
reg   [63:0] idxprom16_reg_5609;
wire   [8:0] zext_ln727_fu_881_p1;
reg   [8:0] zext_ln727_reg_5615;
wire   [176:0] rhs_10_fu_885_p3;
reg   [176:0] rhs_10_reg_5620;
wire   [3:0] add_ln385_fu_897_p2;
reg   [3:0] add_ln385_reg_5628;
wire    ap_CS_fsm_state7;
wire   [6:0] tmp_40_fu_909_p3;
reg   [6:0] tmp_40_reg_5636;
wire   [0:0] icmp_ln385_fu_903_p2;
wire   [7:0] zext_ln392_fu_994_p1;
reg   [7:0] zext_ln392_reg_5641;
wire   [3:0] add_ln392_fu_998_p2;
reg   [3:0] add_ln392_reg_5646;
wire    ap_CS_fsm_state8;
reg   [9:0] sliding_window_buffer_samples_sample_V_addr_reg_5651;
wire   [6:0] add_ln396_fu_1059_p2;
reg   [6:0] add_ln396_reg_5659;
wire   [0:0] icmp_ln392_fu_1053_p2;
wire   [63:0] zext_ln22_fu_1064_p1;
reg   [63:0] zext_ln22_reg_5664;
wire  signed [176:0] sext_ln1118_fu_1069_p1;
wire    ap_CS_fsm_state9;
wire   [8:0] zext_ln22_1_fu_1079_p1;
reg   [8:0] zext_ln22_1_reg_5679;
wire    ap_CS_fsm_state10;
wire   [50:0] sample_V_1_fu_1082_p3;
reg   [50:0] sample_V_1_reg_5684;
reg   [59:0] trunc_ln708_5_reg_5689;
reg   [0:0] tmp_128_reg_5694;
wire   [59:0] angle_V_fu_1135_p2;
reg   [59:0] angle_V_reg_5699;
reg   [0:0] p_Result_194_reg_5706;
wire   [59:0] angle_V_1_fu_1152_p2;
reg   [59:0] angle_V_1_reg_5712;
wire    ap_CS_fsm_state11;
reg   [0:0] p_Result_202_reg_5718;
wire   [59:0] tmp_V_24_fu_1165_p2;
reg   [59:0] tmp_V_24_reg_5724;
wire   [0:0] icmp_ln935_3_fu_1171_p2;
reg   [0:0] icmp_ln935_3_reg_5729;
wire    ap_CS_fsm_state12;
reg   [59:0] m_3_reg_5734;
reg   [0:0] p_Result_188_reg_5739;
wire   [7:0] trunc_ln943_7_fu_1409_p1;
reg   [7:0] trunc_ln943_7_reg_5744;
wire   [31:0] select_ln935_7_fu_1461_p3;
reg   [31:0] select_ln935_7_reg_5749;
wire    ap_CS_fsm_state13;
reg   [0:0] p_Result_206_reg_5754;
wire    ap_CS_fsm_state16;
reg   [10:0] exp_tmp_3_reg_5760;
wire   [51:0] trunc_ln565_6_fu_1495_p1;
reg   [51:0] trunc_ln565_6_reg_5765;
wire   [0:0] icmp_ln571_3_fu_1499_p2;
reg   [0:0] icmp_ln571_3_reg_5770;
wire   [59:0] shl_ln604_2_fu_1592_p2;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln582_3_fu_1568_p2;
wire   [0:0] icmp_ln581_3_fu_1542_p2;
wire   [0:0] icmp_ln603_3_fu_1578_p2;
wire  signed [59:0] sext_ln601_1_fu_1691_p1;
wire  signed [59:0] sext_ln583_2_fu_1695_p1;
wire   [0:0] icmp_ln935_2_fu_1699_p2;
reg   [0:0] icmp_ln935_2_reg_5798;
wire    ap_CS_fsm_state18;
wire   [59:0] tmp_V_26_fu_1709_p3;
reg   [59:0] tmp_V_26_reg_5803;
wire   [31:0] sub_ln944_2_fu_1745_p2;
reg   [31:0] sub_ln944_2_reg_5809;
wire   [0:0] icmp_ln954_2_fu_1843_p2;
reg   [0:0] icmp_ln954_2_reg_5815;
wire   [0:0] select_ln954_13_fu_1863_p3;
reg   [0:0] select_ln954_13_reg_5820;
wire   [7:0] trunc_ln943_6_fu_1871_p1;
reg   [7:0] trunc_ln943_6_reg_5825;
wire   [31:0] select_ln935_6_fu_1991_p3;
reg   [31:0] select_ln935_6_reg_5830;
wire    ap_CS_fsm_state19;
reg   [31:0] sin_val_f_reg_5835;
wire    ap_CS_fsm_state22;
reg   [31:0] cos_val_f_reg_5841;
reg   [0:0] p_Result_198_reg_5847;
wire    ap_CS_fsm_state23;
wire   [53:0] zext_ln569_fu_2050_p1;
reg   [53:0] zext_ln569_reg_5853;
wire   [53:0] man_V_18_fu_2054_p2;
reg   [53:0] man_V_18_reg_5858;
wire   [0:0] icmp_ln571_fu_2060_p2;
reg   [0:0] icmp_ln571_reg_5863;
wire   [10:0] trunc_ln575_4_fu_2072_p1;
reg   [10:0] trunc_ln575_4_reg_5870;
wire   [0:0] icmp_ln581_fu_2076_p2;
reg   [0:0] icmp_ln581_reg_5875;
wire   [0:0] icmp_ln582_fu_2102_p2;
reg   [0:0] icmp_ln582_reg_5881;
wire   [0:0] icmp_ln585_fu_2108_p2;
reg   [0:0] icmp_ln585_reg_5887;
wire   [0:0] icmp_ln603_fu_2114_p2;
reg   [0:0] icmp_ln603_reg_5892;
wire   [5:0] trunc_ln586_4_fu_2120_p1;
reg   [5:0] trunc_ln586_4_reg_5897;
wire   [0:0] icmp_ln591_fu_2124_p2;
reg   [0:0] icmp_ln591_reg_5903;
reg   [0:0] p_Result_200_reg_5908;
reg   [10:0] exp_tmp_5_reg_5914;
wire   [51:0] trunc_ln565_5_fu_2156_p1;
reg   [51:0] trunc_ln565_5_reg_5919;
wire   [0:0] icmp_ln571_5_fu_2160_p2;
reg   [0:0] icmp_ln571_5_reg_5924;
wire   [59:0] select_ln571_13_fu_2329_p3;
wire    ap_CS_fsm_state24;
wire   [7:0] trunc_ln425_fu_2553_p1;
reg   [7:0] trunc_ln425_reg_5946;
wire    ap_CS_fsm_state25;
reg   [59:0] offset_V_reg_5951;
wire    ap_CS_fsm_state29;
reg  signed [59:0] amplitude_V_reg_5961;
wire   [59:0] grp_fu_753_p2;
reg   [59:0] tmp_V_13_reg_5970;
wire   [0:0] icmp_ln935_fu_2582_p2;
reg   [0:0] icmp_ln935_reg_5975;
wire    ap_CS_fsm_state30;
wire   [0:0] p_Result_208_fu_2588_p3;
reg   [0:0] p_Result_208_reg_5980;
wire   [59:0] tmp_V_28_fu_2596_p3;
reg   [59:0] tmp_V_28_reg_5985;
wire   [0:0] icmp_ln954_fu_2732_p2;
reg   [0:0] icmp_ln954_reg_5991;
wire   [31:0] sub_ln955_fu_2744_p2;
reg   [31:0] sub_ln955_reg_5996;
wire   [31:0] add_ln954_fu_2758_p2;
reg   [31:0] add_ln954_reg_6001;
wire   [0:0] select_ln954_fu_2764_p3;
reg   [0:0] select_ln954_reg_6006;
wire   [7:0] trunc_ln943_fu_2772_p1;
reg   [7:0] trunc_ln943_reg_6011;
wire   [0:0] p_Result_212_fu_2776_p3;
reg   [0:0] p_Result_212_reg_6016;
reg   [59:0] m_6_reg_6021;
reg   [0:0] p_Result_133_reg_6026;
wire   [7:0] trunc_ln943_1_fu_3017_p1;
reg   [7:0] trunc_ln943_1_reg_6031;
wire  signed [119:0] r_V_48_fu_3025_p2;
reg  signed [119:0] r_V_48_reg_6036;
wire  signed [119:0] r_V_49_fu_3038_p2;
reg  signed [119:0] r_V_49_reg_6041;
wire   [31:0] trunc_ln1074_fu_3070_p1;
reg   [31:0] trunc_ln1074_reg_6046;
wire   [31:0] select_ln935_1_fu_3178_p3;
reg   [31:0] select_ln935_1_reg_6051;
wire    ap_CS_fsm_state31;
wire   [31:0] select_ln935_3_fu_3239_p3;
reg   [31:0] select_ln935_3_reg_6056;
wire   [120:0] ret_V_8_fu_3254_p2;
reg   [120:0] ret_V_8_reg_6061;
wire   [31:0] sub_ln944_4_fu_3301_p2;
reg   [31:0] sub_ln944_4_reg_6070;
wire   [6:0] trunc_ln947_2_fu_3307_p1;
reg   [6:0] trunc_ln947_2_reg_6077;
wire   [7:0] trunc_ln943_2_fu_3311_p1;
reg   [7:0] trunc_ln943_2_reg_6082;
wire   [31:0] grp_atan2_cordic_float_s_fu_712_ap_return;
reg   [31:0] v_assign_8_reg_6087;
wire    ap_CS_fsm_state32;
wire   [31:0] select_ln935_4_fu_3555_p3;
reg   [31:0] select_ln935_4_reg_6093;
reg   [0:0] p_Result_216_reg_6098;
wire    ap_CS_fsm_state33;
wire   [51:0] trunc_ln565_fu_3593_p1;
reg   [51:0] trunc_ln565_reg_6104;
wire   [0:0] icmp_ln571_2_fu_3597_p2;
reg   [0:0] icmp_ln571_2_reg_6109;
wire   [10:0] trunc_ln575_fu_3609_p1;
reg   [10:0] trunc_ln575_reg_6116;
wire   [0:0] icmp_ln581_2_fu_3613_p2;
reg   [0:0] icmp_ln581_2_reg_6121;
wire   [0:0] icmp_ln582_2_fu_3639_p2;
reg   [0:0] icmp_ln582_2_reg_6127;
wire   [0:0] icmp_ln585_2_fu_3645_p2;
reg   [0:0] icmp_ln585_2_reg_6133;
wire   [0:0] icmp_ln603_2_fu_3651_p2;
reg   [0:0] icmp_ln603_2_reg_6138;
wire   [5:0] trunc_ln586_fu_3657_p1;
reg   [5:0] trunc_ln586_reg_6143;
wire   [0:0] icmp_ln591_2_fu_3661_p2;
reg   [0:0] icmp_ln591_2_reg_6149;
wire   [59:0] select_ln603_fu_3841_p3;
reg   [59:0] select_ln603_reg_6154;
wire    ap_CS_fsm_state34;
wire   [59:0] angle_2_fu_3890_p2;
reg   [59:0] angle_2_reg_6159;
wire    ap_CS_fsm_state35;
reg   [0:0] p_Result_223_reg_6166;
wire   [0:0] icmp_ln935_5_fu_3909_p2;
reg   [0:0] icmp_ln935_5_reg_6172;
wire    ap_CS_fsm_state36;
wire   [59:0] tmp_V_30_fu_3919_p3;
reg   [59:0] tmp_V_30_reg_6177;
wire   [31:0] sub_ln944_5_fu_3955_p2;
reg   [31:0] sub_ln944_5_reg_6183;
wire   [0:0] icmp_ln954_5_fu_4053_p2;
reg   [0:0] icmp_ln954_5_reg_6189;
wire   [0:0] select_ln954_7_fu_4073_p3;
reg   [0:0] select_ln954_7_reg_6194;
wire   [7:0] trunc_ln943_3_fu_4081_p1;
reg   [7:0] trunc_ln943_3_reg_6199;
wire   [31:0] select_ln935_5_fu_4201_p3;
reg   [31:0] select_ln935_5_reg_6204;
wire    ap_CS_fsm_state37;
wire   [31:0] grp_fu_740_p2;
reg   [31:0] v_assign_9_reg_6209;
reg   [0:0] p_Result_221_reg_6215;
wire    ap_CS_fsm_state44;
wire   [51:0] trunc_ln565_2_fu_4238_p1;
reg   [51:0] trunc_ln565_2_reg_6221;
wire   [0:0] icmp_ln571_4_fu_4242_p2;
reg   [0:0] icmp_ln571_4_reg_6226;
wire   [10:0] trunc_ln575_2_fu_4254_p1;
reg   [10:0] trunc_ln575_2_reg_6233;
wire   [0:0] icmp_ln581_4_fu_4258_p2;
reg   [0:0] icmp_ln581_4_reg_6238;
wire   [0:0] icmp_ln582_4_fu_4284_p2;
reg   [0:0] icmp_ln582_4_reg_6244;
wire   [0:0] icmp_ln585_4_fu_4290_p2;
reg   [0:0] icmp_ln585_4_reg_6250;
wire   [0:0] icmp_ln603_4_fu_4296_p2;
reg   [0:0] icmp_ln603_4_reg_6255;
wire   [5:0] trunc_ln586_2_fu_4302_p1;
reg   [5:0] trunc_ln586_2_reg_6260;
wire   [0:0] icmp_ln591_4_fu_4306_p2;
reg   [0:0] icmp_ln591_4_reg_6266;
reg   [0:0] p_Result_227_reg_6271;
reg   [10:0] exp_tmp_6_reg_6277;
wire   [51:0] trunc_ln565_3_fu_4338_p1;
reg   [51:0] trunc_ln565_3_reg_6282;
wire   [0:0] icmp_ln571_6_fu_4342_p2;
reg   [0:0] icmp_ln571_6_reg_6287;
wire   [59:0] select_ln603_1_fu_4522_p3;
reg   [59:0] select_ln603_1_reg_6295;
wire    ap_CS_fsm_state45;
wire   [59:0] select_ln571_12_fu_4806_p3;
reg  signed [59:0] select_ln571_12_reg_6300;
wire  signed [59:0] amplitude_V_1_fu_4814_p3;
reg  signed [59:0] amplitude_V_1_reg_6305;
wire    ap_CS_fsm_state46;
reg   [59:0] sine_val_reg_6311;
reg   [0:0] tmp_110_reg_6316;
wire   [59:0] select_ln532_fu_4882_p3;
wire    ap_CS_fsm_state47;
wire   [0:0] icmp_ln935_6_fu_4889_p2;
reg   [0:0] icmp_ln935_6_reg_6326;
wire   [0:0] p_Result_229_fu_4894_p3;
reg   [0:0] p_Result_229_reg_6331;
wire   [59:0] tmp_V_31_fu_4906_p3;
reg   [59:0] tmp_V_31_reg_6336;
wire   [31:0] sub_ln944_6_fu_4943_p2;
reg   [31:0] sub_ln944_6_reg_6342;
wire   [0:0] icmp_ln954_6_fu_5041_p2;
reg   [0:0] icmp_ln954_6_reg_6348;
wire   [0:0] select_ln954_9_fu_5061_p3;
reg   [0:0] select_ln954_9_reg_6353;
wire   [7:0] trunc_ln943_4_fu_5069_p1;
reg   [7:0] trunc_ln943_4_reg_6358;
wire   [0:0] icmp_ln935_7_fu_5197_p2;
reg   [0:0] icmp_ln935_7_reg_6363;
wire    ap_CS_fsm_state48;
wire   [0:0] p_Result_233_fu_5203_p3;
reg   [0:0] p_Result_233_reg_6368;
wire   [59:0] tmp_V_32_fu_5217_p3;
reg   [59:0] tmp_V_32_reg_6373;
wire   [31:0] sub_ln944_7_fu_5255_p2;
reg   [31:0] sub_ln944_7_reg_6379;
wire   [0:0] icmp_ln954_7_fu_5353_p2;
reg   [0:0] icmp_ln954_7_reg_6385;
wire   [0:0] select_ln954_11_fu_5373_p3;
reg   [0:0] select_ln954_11_reg_6390;
wire   [7:0] trunc_ln943_5_fu_5381_p1;
reg   [7:0] trunc_ln943_5_reg_6395;
reg   [3:0] channels_address0;
reg    channels_ce0;
reg    channels_we0;
reg   [9:0] channels_d0;
wire    grp_computeLeastSquaresSolution_fu_631_ap_start;
wire    grp_computeLeastSquaresSolution_fu_631_ap_done;
wire    grp_computeLeastSquaresSolution_fu_631_ap_idle;
wire    grp_computeLeastSquaresSolution_fu_631_ap_ready;
wire    grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_873_read;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_873_din;
wire    grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_873_write;
wire    grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_974_read;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_974_din;
wire    grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_974_write;
wire    grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1075_read;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1075_din;
wire    grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1075_write;
wire    grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1176_read;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1176_din;
wire    grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1176_write;
wire    grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1277_read;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1277_din;
wire    grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1277_write;
wire    grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1378_read;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1378_din;
wire    grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1378_write;
wire   [12:0] grp_computeLeastSquaresSolution_fu_631_this_U_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_U_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_U_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_U_d0;
wire   [3:0] grp_computeLeastSquaresSolution_fu_631_this_V_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_V_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_V_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_V_d0;
wire   [1:0] grp_computeLeastSquaresSolution_fu_631_this_S_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_S_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_S_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_S_d0;
wire   [7:0] grp_computeLeastSquaresSolution_fu_631_this_UT_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_UT_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_UT_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_UT_d0;
wire   [7:0] grp_computeLeastSquaresSolution_fu_631_this_A_pinv_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_A_pinv_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_A_pinv_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_A_pinv_d0;
wire   [7:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_matA_0_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_matA_0_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_matA_0_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_matA_0_d0;
wire   [7:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_matA_0_address1;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_matA_0_ce1;
wire   [12:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_matU_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_matU_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_matU_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_matU_d0;
wire   [3:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_matV_0_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_matV_0_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_matV_0_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_matV_0_d0;
wire   [3:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_matV_0_address1;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_matV_0_ce1;
wire   [6:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_i_0_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_i_0_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_i_0_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_i_0_d0;
wire   [6:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_j_0_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_j_0_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_j_0_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_j_0_d0;
wire   [1:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_i_0_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_i_0_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_i_0_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_i_0_d0;
wire   [1:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_j_0_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_j_0_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_j_0_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_j_0_d0;
wire   [1:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_sigma_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_sigma_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_sigma_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_sigma_d0;
wire   [3:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_acc_0_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_acc_0_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_acc_0_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_acc_0_d0;
wire   [3:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_acc_0_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_acc_0_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_acc_0_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_acc_0_d0;
wire   [3:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_acc_0_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_acc_0_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_acc_0_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_acc_0_d0;
wire   [3:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_sum_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_sum_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_sum_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_sum_d0;
wire   [3:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_sum_address1;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_sum_ce1;
wire   [3:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_sum_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_sum_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_sum_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_sum_d0;
wire   [3:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_sum_address1;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_sum_ce1;
wire   [3:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_sum_address0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_sum_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_sum_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_sum_d0;
wire   [3:0] grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_sum_address1;
wire    grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_sum_ce1;
wire   [7:0] grp_computeLeastSquaresSolution_fu_631_A_address0;
wire    grp_computeLeastSquaresSolution_fu_631_A_ce0;
wire   [6:0] grp_computeLeastSquaresSolution_fu_631_b_address0;
wire    grp_computeLeastSquaresSolution_fu_631_b_ce0;
wire   [1:0] grp_computeLeastSquaresSolution_fu_631_x_address0;
wire    grp_computeLeastSquaresSolution_fu_631_x_ce0;
wire    grp_computeLeastSquaresSolution_fu_631_x_we0;
wire   [59:0] grp_computeLeastSquaresSolution_fu_631_x_d0;
wire    grp_generic_sincos_float_s_fu_693_ap_start;
wire    grp_generic_sincos_float_s_fu_693_ap_done;
wire    grp_generic_sincos_float_s_fu_693_ap_idle;
wire    grp_generic_sincos_float_s_fu_693_ap_ready;
wire   [31:0] grp_generic_sincos_float_s_fu_693_ap_return_0;
wire   [31:0] grp_generic_sincos_float_s_fu_693_ap_return_1;
wire    grp_atan2_cordic_float_s_fu_712_ap_start;
wire    grp_atan2_cordic_float_s_fu_712_ap_done;
wire    grp_atan2_cordic_float_s_fu_712_ap_idle;
wire    grp_atan2_cordic_float_s_fu_712_ap_ready;
wire    grp_sin_or_cos_float_s_fu_720_ap_start;
wire    grp_sin_or_cos_float_s_fu_720_ap_done;
wire    grp_sin_or_cos_float_s_fu_720_ap_idle;
wire    grp_sin_or_cos_float_s_fu_720_ap_ready;
reg   [31:0] grp_sin_or_cos_float_s_fu_720_t_in;
reg   [3:0] i_reg_535;
reg   [3:0] k_reg_546;
wire    ap_CS_fsm_state49;
reg   [1:0] N_reg_557;
reg   [3:0] i_12_reg_571;
reg   [3:0] j_reg_582;
wire    ap_CS_fsm_state26;
reg   [59:0] sin_val_reg_593;
wire   [0:0] icmp_ln582_5_fu_2399_p2;
wire   [0:0] icmp_ln581_5_fu_2373_p2;
wire   [0:0] icmp_ln603_5_fu_2409_p2;
reg   [59:0] amplitude_V_2_reg_622;
reg    grp_computeLeastSquaresSolution_fu_631_ap_start_reg;
wire    ap_CS_fsm_state27;
reg    grp_generic_sincos_float_s_fu_693_ap_start_reg;
wire    ap_CS_fsm_state21;
reg    grp_atan2_cordic_float_s_fu_712_ap_start_reg;
reg    grp_sin_or_cos_float_s_fu_720_ap_start_reg;
wire    ap_CS_fsm_state41;
wire   [63:0] zext_ln362_fu_770_p1;
wire   [63:0] zext_ln524_fu_827_p1;
wire   [63:0] zext_ln379_fu_860_p1;
wire   [63:0] zext_ln446_1_fu_1044_p1;
wire   [63:0] zext_ln425_fu_2548_p1;
wire   [63:0] zext_ln426_fu_2563_p1;
wire   [63:0] zext_ln430_fu_2577_p1;
reg   [59:0] cos_val_fu_342;
wire   [59:0] shl_ln604_4_fu_2423_p2;
wire  signed [59:0] sext_ln601_fu_2526_p1;
wire  signed [59:0] sext_ln583_4_fu_2535_p1;
reg   [59:0] rhs_fu_346;
wire   [59:0] rhs_8_fu_3849_p3;
wire   [9:0] empty_fu_765_p1;
wire   [9:0] zext_ln367_fu_810_p1;
wire    ap_CS_fsm_state28;
reg   [31:0] grp_fu_733_p0;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state43;
reg   [31:0] grp_fu_736_p0;
wire  signed [59:0] grp_fu_753_p1;
wire   [31:0] zext_ln362_1_fu_775_p1;
wire   [0:0] icmp_ln365_fu_791_p2;
wire   [3:0] add_ln365_fu_796_p2;
wire   [3:0] select_ln365_fu_802_p3;
wire   [6:0] shl_ln_fu_815_p3;
wire   [6:0] add_ln524_fu_822_p2;
wire  signed [59:0] grp_fu_836_p0;
wire   [126:0] grp_fu_836_p1;
wire  signed [4:0] sext_ln524_fu_846_p0;
wire  signed [4:0] empty_152_fu_850_p0;
wire   [4:0] i_16_cast_fu_917_p1;
wire   [4:0] tmp159_fu_921_p2;
wire  signed [5:0] tmp159_cast_fu_927_p1;
wire   [3:0] tmp160_fu_936_p2;
wire   [5:0] buffer_idx_fu_931_p2;
wire   [3:0] buffer_idx_cast_fu_942_p2;
wire   [0:0] tmp_86_fu_953_p3;
wire   [3:0] add_i18_fu_961_p2;
wire   [0:0] cmp_i_fu_947_p2;
wire   [3:0] trunc_ln446_fu_967_p1;
wire   [3:0] empty_153_fu_970_p3;
wire   [3:0] select_ln24_fu_978_p3;
wire   [6:0] tmp_41_fu_986_p3;
wire   [7:0] zext_ln446_fu_1004_p1;
wire   [7:0] add_ln446_fu_1008_p2;
wire   [5:0] trunc_ln446_1_fu_1013_p1;
wire   [9:0] p_shl_cast_fu_1017_p3;
wire   [9:0] p_shl1_cast_fu_1025_p3;
wire   [9:0] sub_ln446_fu_1033_p2;
wire   [9:0] add_ln446_1_fu_1039_p2;
wire   [6:0] zext_ln392_1_fu_1049_p1;
wire  signed [59:0] grp_fu_1073_p0;
wire   [126:0] grp_fu_1073_p1;
wire   [176:0] grp_fu_1073_p2;
wire   [176:0] ret_V_fu_1090_p2;
wire   [0:0] tmp_120_fu_1123_p3;
wire   [59:0] trunc_ln_fu_1113_p4;
wire   [59:0] zext_ln415_fu_1131_p1;
wire   [59:0] zext_ln415_15_fu_1149_p1;
wire   [59:0] tmp_V_27_fu_1176_p3;
reg   [59:0] p_Result_186_fu_1181_p4;
wire   [63:0] p_Result_203_fu_1191_p3;
reg   [63:0] tmp_21_fu_1199_p3;
wire   [31:0] l_10_fu_1207_p1;
wire   [31:0] sub_ln944_3_fu_1211_p2;
wire   [31:0] lsb_index_10_fu_1217_p2;
wire   [30:0] tmp_130_fu_1223_p4;
wire   [5:0] trunc_ln947_7_fu_1239_p1;
wire   [5:0] sub_ln947_7_fu_1243_p2;
wire   [59:0] zext_ln947_7_fu_1249_p1;
wire   [59:0] zext_ln949_3_fu_1259_p1;
wire   [59:0] lshr_ln947_7_fu_1253_p2;
wire   [59:0] shl_ln949_3_fu_1263_p2;
wire   [59:0] or_ln949_14_fu_1269_p2;
wire   [59:0] and_ln949_15_fu_1275_p2;
wire   [0:0] tmp_131_fu_1287_p3;
wire   [0:0] p_Result_204_fu_1301_p3;
wire   [0:0] xor_ln949_7_fu_1295_p2;
wire   [31:0] sub_ln955_3_fu_1321_p2;
wire   [59:0] zext_ln955_3_fu_1327_p1;
wire   [0:0] icmp_ln946_7_fu_1233_p2;
wire   [0:0] icmp_ln949_7_fu_1281_p2;
wire   [31:0] add_ln954_3_fu_1345_p2;
wire   [59:0] zext_ln954_3_fu_1351_p1;
wire   [0:0] icmp_ln954_3_fu_1309_p2;
wire   [0:0] select_ln946_7_fu_1337_p3;
wire   [0:0] and_ln949_16_fu_1315_p2;
wire   [59:0] lshr_ln954_3_fu_1355_p2;
wire   [59:0] shl_ln955_3_fu_1331_p2;
wire   [59:0] m_52_fu_1369_p3;
wire   [0:0] select_ln954_15_fu_1361_p3;
wire   [60:0] zext_ln951_6_fu_1377_p1;
wire   [60:0] zext_ln961_3_fu_1381_p1;
wire   [60:0] m_53_fu_1385_p2;
wire   [7:0] sub_ln964_3_fu_1423_p2;
wire   [7:0] select_ln943_7_fu_1416_p3;
wire   [7:0] add_ln964_3_fu_1428_p2;
wire   [63:0] zext_ln951_7_fu_1413_p1;
wire   [8:0] tmp_25_fu_1434_p3;
wire   [63:0] p_Result_205_fu_1441_p5;
wire   [31:0] LD_18_fu_1453_p1;
wire   [31:0] bitcast_ln744_2_fu_1457_p1;
wire   [63:0] grp_fu_733_p1;
wire   [63:0] ireg_6_fu_1469_p1;
wire   [62:0] trunc_ln555_6_fu_1473_p1;
wire   [52:0] p_Result_207_fu_1508_p3;
wire   [53:0] zext_ln569_3_fu_1515_p1;
wire   [53:0] man_V_23_fu_1519_p2;
wire   [11:0] zext_ln455_3_fu_1505_p1;
wire   [11:0] F2_6_fu_1532_p2;
wire   [11:0] add_ln581_3_fu_1548_p2;
wire   [11:0] sub_ln581_3_fu_1554_p2;
wire  signed [53:0] man_V_26_fu_1525_p3;
wire   [11:0] sh_amt_6_fu_1560_p3;
wire   [5:0] trunc_ln604_1_fu_1584_p1;
wire  signed [59:0] sext_ln602_1_fu_1574_p1;
wire   [59:0] zext_ln604_3_fu_1588_p1;
wire   [5:0] trunc_ln586_6_fu_1604_p1;
wire   [53:0] zext_ln586_3_fu_1608_p1;
wire   [31:0] bitcast_ln702_1_fu_1618_p1;
wire   [0:0] tmp_135_fu_1622_p3;
wire   [0:0] icmp_ln585_3_fu_1598_p2;
wire   [53:0] ashr_ln586_3_fu_1612_p2;
wire   [53:0] trunc_ln588_2_cast_fu_1630_p3;
wire   [53:0] select_ln585_5_fu_1638_p3;
wire   [10:0] trunc_ln575_6_fu_1538_p1;
wire   [10:0] add_ln591_3_fu_1656_p2;
wire   [31:0] zext_ln591_3_fu_1662_p1;
wire   [0:0] icmp_ln591_3_fu_1650_p2;
wire   [0:0] p_Result_193_fu_1666_p3;
wire   [0:0] qb_6_fu_1674_p3;
wire  signed [54:0] sext_ln591_2_fu_1646_p1;
wire   [54:0] zext_ln415_10_fu_1681_p1;
wire   [54:0] add_ln415_7_fu_1685_p2;
wire   [59:0] tmp_V_22_fu_1704_p2;
reg   [59:0] p_Result_176_fu_1715_p4;
wire   [63:0] p_Result_195_fu_1725_p3;
reg   [63:0] tmp_s_fu_1733_p3;
wire   [31:0] l_9_fu_1741_p1;
wire   [31:0] lsb_index_9_fu_1751_p2;
wire   [30:0] tmp_122_fu_1757_p4;
wire   [5:0] trunc_ln947_6_fu_1773_p1;
wire   [5:0] sub_ln947_6_fu_1777_p2;
wire   [59:0] zext_ln947_6_fu_1783_p1;
wire   [59:0] zext_ln949_2_fu_1793_p1;
wire   [59:0] lshr_ln947_6_fu_1787_p2;
wire   [59:0] shl_ln949_2_fu_1797_p2;
wire   [59:0] or_ln949_13_fu_1803_p2;
wire   [59:0] and_ln949_13_fu_1809_p2;
wire   [0:0] tmp_123_fu_1821_p3;
wire   [0:0] p_Result_196_fu_1835_p3;
wire   [0:0] xor_ln949_6_fu_1829_p2;
wire   [0:0] icmp_ln946_6_fu_1767_p2;
wire   [0:0] icmp_ln949_6_fu_1815_p2;
wire   [0:0] select_ln946_6_fu_1855_p3;
wire   [0:0] and_ln949_14_fu_1849_p2;
wire   [31:0] sub_ln955_2_fu_1875_p2;
wire   [59:0] zext_ln955_2_fu_1880_p1;
wire   [31:0] add_ln954_2_fu_1889_p2;
wire   [59:0] zext_ln954_2_fu_1894_p1;
wire   [59:0] lshr_ln954_2_fu_1898_p2;
wire   [59:0] shl_ln955_2_fu_1884_p2;
wire   [59:0] m_49_fu_1903_p3;
wire   [60:0] zext_ln951_4_fu_1910_p1;
wire   [60:0] zext_ln961_2_fu_1914_p1;
wire   [60:0] m_50_fu_1917_p2;
wire   [59:0] m_2_fu_1923_p4;
wire   [0:0] p_Result_178_fu_1937_p3;
wire   [7:0] sub_ln964_2_fu_1953_p2;
wire   [7:0] select_ln943_6_fu_1945_p3;
wire   [7:0] add_ln964_2_fu_1958_p2;
wire   [63:0] zext_ln951_5_fu_1933_p1;
wire   [8:0] tmp_24_fu_1964_p3;
wire   [63:0] p_Result_197_fu_1971_p5;
wire   [31:0] LD_15_fu_1983_p1;
wire   [31:0] bitcast_ln744_1_fu_1987_p1;
wire   [63:0] ireg_fu_2008_p1;
wire   [10:0] exp_tmp_fu_2024_p4;
wire   [51:0] trunc_ln565_4_fu_2038_p1;
wire   [52:0] p_Result_199_fu_2042_p3;
wire   [62:0] trunc_ln555_4_fu_2012_p1;
wire   [11:0] zext_ln455_fu_2034_p1;
wire   [11:0] F2_fu_2066_p2;
wire   [11:0] add_ln581_fu_2082_p2;
wire   [11:0] sub_ln581_fu_2088_p2;
wire   [11:0] sh_amt_fu_2094_p3;
wire   [63:0] grp_fu_736_p1;
wire   [63:0] ireg_5_fu_2130_p1;
wire   [62:0] trunc_ln555_5_fu_2134_p1;
wire  signed [53:0] man_V_fu_2166_p3;
wire   [53:0] zext_ln586_fu_2175_p1;
wire   [31:0] bitcast_ln702_fu_2184_p1;
wire   [0:0] tmp_126_fu_2187_p3;
wire  signed [59:0] sext_ln583_fu_2171_p1;
wire   [59:0] zext_ln604_fu_2203_p1;
wire   [53:0] ashr_ln586_fu_2178_p2;
wire   [53:0] trunc_ln588_cast_fu_2195_p3;
wire   [53:0] select_ln585_3_fu_2212_p3;
wire   [10:0] add_ln591_fu_2223_p2;
wire   [31:0] zext_ln591_fu_2228_p1;
wire   [0:0] p_Result_182_fu_2232_p3;
wire   [0:0] qb_fu_2240_p3;
wire  signed [54:0] sext_ln591_fu_2219_p1;
wire   [54:0] zext_ln415_9_fu_2246_p1;
wire   [0:0] xor_ln571_4_fu_2256_p2;
wire   [0:0] and_ln582_4_fu_2261_p2;
wire   [53:0] select_ln582_2_fu_2266_p3;
wire   [0:0] or_ln582_4_fu_2278_p2;
wire   [0:0] xor_ln582_4_fu_2282_p2;
wire   [0:0] and_ln581_4_fu_2288_p2;
wire   [54:0] add_ln415_fu_2250_p2;
wire  signed [54:0] sext_ln582_2_fu_2274_p1;
wire   [54:0] select_ln581_5_fu_2293_p3;
wire   [0:0] or_ln581_4_fu_2305_p2;
wire   [0:0] xor_ln581_4_fu_2310_p2;
wire   [0:0] and_ln603_4_fu_2316_p2;
wire   [59:0] shl_ln604_fu_2206_p2;
wire  signed [59:0] sext_ln581_2_fu_2301_p1;
wire   [59:0] select_ln603_2_fu_2321_p3;
wire   [52:0] p_Result_201_fu_2339_p3;
wire   [53:0] zext_ln569_5_fu_2346_p1;
wire   [53:0] man_V_21_fu_2350_p2;
wire   [11:0] zext_ln455_5_fu_2336_p1;
wire   [11:0] F2_5_fu_2363_p2;
wire   [11:0] add_ln581_5_fu_2379_p2;
wire   [11:0] sub_ln581_5_fu_2385_p2;
wire  signed [53:0] man_V_25_fu_2356_p3;
wire   [11:0] sh_amt_5_fu_2391_p3;
wire   [5:0] trunc_ln604_fu_2415_p1;
wire  signed [59:0] sext_ln602_fu_2405_p1;
wire   [59:0] zext_ln604_5_fu_2419_p1;
wire   [5:0] trunc_ln586_5_fu_2440_p1;
wire   [53:0] zext_ln586_5_fu_2444_p1;
wire   [31:0] bitcast_ln702_4_fu_2454_p1;
wire   [0:0] tmp_134_fu_2457_p3;
wire   [0:0] icmp_ln585_5_fu_2434_p2;
wire   [53:0] ashr_ln586_5_fu_2448_p2;
wire   [53:0] trunc_ln588_4_cast_fu_2465_p3;
wire   [53:0] select_ln585_4_fu_2473_p3;
wire   [10:0] trunc_ln575_5_fu_2369_p1;
wire   [10:0] add_ln591_5_fu_2491_p2;
wire   [31:0] zext_ln591_5_fu_2497_p1;
wire   [0:0] icmp_ln591_5_fu_2485_p2;
wire   [0:0] p_Result_192_fu_2501_p3;
wire   [0:0] qb_5_fu_2509_p3;
wire  signed [54:0] sext_ln591_4_fu_2481_p1;
wire   [54:0] zext_ln415_12_fu_2516_p1;
wire   [54:0] add_ln415_9_fu_2520_p2;
wire   [6:0] mul_ln425_fu_2544_p0;
wire   [1:0] mul_ln425_fu_2544_p1;
wire   [8:0] mul_ln425_fu_2544_p2;
wire   [7:0] add_ln426_fu_2557_p2;
wire   [7:0] add_ln430_fu_2572_p2;
wire  signed [59:0] icmp_ln935_fu_2582_p0;
wire  signed [59:0] p_Result_208_fu_2588_p1;
wire  signed [59:0] tmp_V_28_fu_2596_p2;
reg   [59:0] p_Result_s_fu_2604_p4;
wire   [63:0] p_Result_209_fu_2614_p3;
reg   [63:0] tmp_fu_2622_p3;
wire   [31:0] l_fu_2630_p1;
wire   [31:0] sub_ln944_fu_2634_p2;
wire   [31:0] lsb_index_fu_2640_p2;
wire   [30:0] tmp_88_fu_2646_p4;
wire   [5:0] trunc_ln947_fu_2662_p1;
wire   [5:0] sub_ln947_fu_2666_p2;
wire   [59:0] zext_ln947_fu_2672_p1;
wire   [59:0] zext_ln949_fu_2682_p1;
wire   [59:0] lshr_ln947_fu_2676_p2;
wire   [59:0] shl_ln949_fu_2686_p2;
wire   [59:0] or_ln949_8_fu_2692_p2;
wire   [59:0] and_ln949_fu_2698_p2;
wire   [0:0] tmp_89_fu_2710_p3;
wire   [0:0] p_Result_210_fu_2724_p3;
wire   [0:0] xor_ln949_fu_2718_p2;
wire   [0:0] icmp_ln946_fu_2656_p2;
wire   [0:0] icmp_ln949_fu_2704_p2;
wire   [0:0] select_ln946_fu_2750_p3;
wire   [0:0] and_ln949_2_fu_2738_p2;
wire   [59:0] tmp_V_29_fu_2783_p3;
reg   [59:0] p_Result_130_fu_2789_p4;
wire   [63:0] p_Result_213_fu_2799_p3;
reg   [63:0] tmp_12_fu_2807_p3;
wire   [31:0] l_4_fu_2815_p1;
wire   [31:0] sub_ln944_1_fu_2819_p2;
wire   [31:0] lsb_index_4_fu_2825_p2;
wire   [30:0] tmp_92_fu_2831_p4;
wire   [5:0] trunc_ln947_1_fu_2847_p1;
wire   [5:0] sub_ln947_1_fu_2851_p2;
wire   [59:0] zext_ln947_1_fu_2857_p1;
wire   [59:0] zext_ln949_1_fu_2867_p1;
wire   [59:0] lshr_ln947_1_fu_2861_p2;
wire   [59:0] shl_ln949_1_fu_2871_p2;
wire   [59:0] or_ln949_fu_2877_p2;
wire   [59:0] and_ln949_3_fu_2883_p2;
wire   [0:0] tmp_94_fu_2895_p3;
wire   [0:0] p_Result_214_fu_2909_p3;
wire   [0:0] xor_ln949_1_fu_2903_p2;
wire   [31:0] sub_ln955_1_fu_2929_p2;
wire   [59:0] zext_ln955_1_fu_2935_p1;
wire   [0:0] icmp_ln946_1_fu_2841_p2;
wire   [0:0] icmp_ln949_1_fu_2889_p2;
wire   [31:0] add_ln954_1_fu_2953_p2;
wire   [59:0] zext_ln954_1_fu_2959_p1;
wire   [0:0] icmp_ln954_1_fu_2917_p2;
wire   [0:0] select_ln946_1_fu_2945_p3;
wire   [0:0] and_ln949_4_fu_2923_p2;
wire   [59:0] lshr_ln954_1_fu_2963_p2;
wire   [59:0] shl_ln955_1_fu_2939_p2;
wire   [59:0] m_34_fu_2977_p3;
wire   [0:0] select_ln954_3_fu_2969_p3;
wire   [60:0] zext_ln951_3_fu_2985_p1;
wire   [60:0] zext_ln961_1_fu_2989_p1;
wire   [60:0] m_35_fu_2993_p2;
wire  signed [59:0] sext_ln1116_fu_3021_p0;
wire  signed [59:0] r_V_48_fu_3025_p0;
wire  signed [119:0] sext_ln1116_fu_3021_p1;
wire  signed [59:0] r_V_48_fu_3025_p1;
wire  signed [59:0] r_V_49_fu_3038_p0;
wire  signed [119:0] sext_ln1116_1_fu_3035_p1;
wire  signed [59:0] r_V_49_fu_3038_p1;
wire   [56:0] trunc_ln1115_fu_3031_p1;
wire   [56:0] trunc_ln1115_1_fu_3044_p1;
wire   [56:0] add_ln1192_fu_3048_p2;
wire   [63:0] p_Result_218_fu_3054_p3;
reg   [63:0] tmp_15_fu_3062_p3;
wire   [59:0] zext_ln955_fu_3074_p1;
wire   [59:0] zext_ln954_fu_3082_p1;
wire   [59:0] lshr_ln954_fu_3085_p2;
wire   [59:0] shl_ln955_fu_3077_p2;
wire   [59:0] m_fu_3090_p3;
wire   [60:0] zext_ln951_fu_3097_p1;
wire   [60:0] zext_ln961_fu_3101_p1;
wire   [60:0] m_32_fu_3104_p2;
wire   [59:0] m_s_fu_3110_p4;
wire   [0:0] p_Result_127_fu_3124_p3;
wire   [7:0] sub_ln964_fu_3140_p2;
wire   [7:0] select_ln943_fu_3132_p3;
wire   [7:0] add_ln964_fu_3145_p2;
wire   [63:0] zext_ln951_2_fu_3120_p1;
wire   [8:0] tmp_11_fu_3151_p3;
wire   [63:0] p_Result_211_fu_3158_p5;
wire   [31:0] LD_fu_3170_p1;
wire   [31:0] bitcast_ln744_fu_3174_p1;
wire   [7:0] sub_ln964_1_fu_3201_p2;
wire   [7:0] select_ln943_1_fu_3194_p3;
wire   [7:0] add_ln964_1_fu_3206_p2;
wire   [63:0] zext_ln951_8_fu_3191_p1;
wire   [8:0] tmp_13_fu_3212_p3;
wire   [63:0] p_Result_215_fu_3219_p5;
wire   [31:0] LD_7_fu_3231_p1;
wire   [0:0] icmp_ln935_1_fu_3186_p2;
wire   [31:0] bitcast_ln744_3_fu_3235_p1;
wire  signed [120:0] sext_ln703_fu_3248_p1;
wire  signed [120:0] sext_ln703_1_fu_3251_p1;
wire   [63:0] t_10_fu_3260_p4;
reg   [63:0] tmp_14_fu_3270_p3;
wire   [31:0] NZeros_fu_3278_p1;
wire   [0:0] hitNonZero_fu_3282_p2;
wire   [31:0] NZeros_1_fu_3288_p2;
wire   [31:0] NZeros_3_fu_3293_p3;
wire   [31:0] lsb_index_5_fu_3320_p2;
wire   [30:0] tmp_98_fu_3325_p4;
wire   [6:0] sub_ln947_2_fu_3341_p2;
wire   [120:0] zext_ln947_2_fu_3346_p1;
wire   [120:0] zext_ln949_4_fu_3356_p1;
wire   [120:0] lshr_ln947_2_fu_3350_p2;
wire   [120:0] shl_ln949_4_fu_3360_p2;
wire   [120:0] or_ln949_9_fu_3366_p2;
wire   [120:0] and_ln949_5_fu_3372_p2;
wire   [0:0] tmp_99_fu_3383_p3;
wire   [0:0] p_Result_219_fu_3397_p3;
wire   [0:0] xor_ln949_2_fu_3391_p2;
wire   [31:0] sub_ln955_4_fu_3416_p2;
wire   [120:0] zext_ln955_4_fu_3421_p1;
wire   [0:0] icmp_ln946_2_fu_3335_p2;
wire   [0:0] icmp_ln949_2_fu_3377_p2;
wire   [31:0] add_ln954_4_fu_3438_p2;
wire   [120:0] zext_ln954_4_fu_3443_p1;
wire   [0:0] icmp_ln954_4_fu_3404_p2;
wire   [0:0] select_ln946_2_fu_3430_p3;
wire   [0:0] and_ln949_6_fu_3410_p2;
wire   [120:0] lshr_ln954_4_fu_3447_p2;
wire   [120:0] shl_ln955_4_fu_3425_p2;
wire   [63:0] trunc_ln954_fu_3460_p1;
wire   [63:0] trunc_ln954_1_fu_3464_p1;
wire   [0:0] select_ln954_5_fu_3452_p3;
wire   [63:0] m_37_fu_3468_p3;
wire   [63:0] zext_ln961_4_fu_3476_p1;
wire   [63:0] m_38_fu_3480_p2;
wire   [62:0] m_55_fu_3486_p4;
wire   [0:0] p_Result_145_fu_3500_p3;
wire   [7:0] sub_ln964_4_fu_3516_p2;
wire   [7:0] select_ln943_2_fu_3508_p3;
wire   [7:0] add_ln964_4_fu_3521_p2;
wire   [63:0] zext_ln962_fu_3496_p1;
wire   [8:0] tmp_16_fu_3527_p3;
wire   [63:0] p_Result_220_fu_3535_p5;
wire   [31:0] LD_9_fu_3547_p1;
wire   [0:0] icmp_ln935_4_fu_3315_p2;
wire   [31:0] bitcast_ln744_4_fu_3551_p1;
wire   [63:0] ireg_7_fu_3563_p1;
wire   [10:0] exp_tmp_2_fu_3579_p4;
wire   [62:0] trunc_ln555_fu_3567_p1;
wire   [11:0] zext_ln455_2_fu_3589_p1;
wire   [11:0] F2_2_fu_3603_p2;
wire   [11:0] add_ln581_2_fu_3619_p2;
wire   [11:0] sub_ln581_2_fu_3625_p2;
wire   [11:0] sh_amt_2_fu_3631_p3;
wire   [52:0] p_Result_217_fu_3667_p3;
wire   [53:0] zext_ln569_2_fu_3674_p1;
wire   [53:0] man_V_9_fu_3678_p2;
wire  signed [53:0] man_V_27_fu_3684_p3;
wire   [53:0] zext_ln586_2_fu_3695_p1;
wire   [31:0] bitcast_ln702_2_fu_3704_p1;
wire   [0:0] tmp_97_fu_3707_p3;
wire  signed [59:0] sext_ln583_3_fu_3691_p1;
wire   [59:0] zext_ln604_2_fu_3723_p1;
wire   [53:0] ashr_ln586_2_fu_3698_p2;
wire   [53:0] trunc_ln588_3_cast_fu_3715_p3;
wire   [53:0] select_ln585_fu_3732_p3;
wire   [10:0] add_ln591_2_fu_3743_p2;
wire   [31:0] zext_ln591_2_fu_3748_p1;
wire   [0:0] p_Result_137_fu_3752_p3;
wire   [0:0] qb_2_fu_3760_p3;
wire  signed [54:0] sext_ln591_1_fu_3739_p1;
wire   [54:0] zext_ln415_7_fu_3766_p1;
wire   [0:0] xor_ln571_fu_3776_p2;
wire   [0:0] and_ln582_fu_3781_p2;
wire   [53:0] select_ln582_fu_3786_p3;
wire   [0:0] or_ln582_fu_3798_p2;
wire   [0:0] xor_ln582_fu_3802_p2;
wire   [0:0] and_ln581_fu_3808_p2;
wire   [54:0] add_ln415_6_fu_3770_p2;
wire  signed [54:0] sext_ln582_fu_3794_p1;
wire   [54:0] select_ln581_fu_3813_p3;
wire   [0:0] or_ln581_fu_3825_p2;
wire   [0:0] xor_ln581_fu_3830_p2;
wire   [0:0] and_ln603_fu_3836_p2;
wire   [59:0] shl_ln604_1_fu_3726_p2;
wire  signed [59:0] sext_ln581_fu_3821_p1;
wire   [176:0] rhs_9_fu_3855_p3;
wire   [176:0] ret_V_9_fu_3863_p2;
wire   [0:0] tmp_103_fu_3878_p3;
wire   [59:0] angle_fu_3868_p4;
wire   [59:0] zext_ln415_11_fu_3886_p1;
wire   [59:0] tmp_V_16_fu_3914_p2;
reg   [59:0] p_Result_155_fu_3925_p4;
wire   [63:0] p_Result_224_fu_3935_p3;
reg   [63:0] tmp_17_fu_3943_p3;
wire   [31:0] l_6_fu_3951_p1;
wire   [31:0] lsb_index_6_fu_3961_p2;
wire   [30:0] tmp_105_fu_3967_p4;
wire   [5:0] trunc_ln947_3_fu_3983_p1;
wire   [5:0] sub_ln947_3_fu_3987_p2;
wire   [59:0] zext_ln947_3_fu_3993_p1;
wire   [59:0] zext_ln949_5_fu_4003_p1;
wire   [59:0] lshr_ln947_3_fu_3997_p2;
wire   [59:0] shl_ln949_5_fu_4007_p2;
wire   [59:0] or_ln949_10_fu_4013_p2;
wire   [59:0] and_ln949_7_fu_4019_p2;
wire   [0:0] tmp_106_fu_4031_p3;
wire   [0:0] p_Result_225_fu_4045_p3;
wire   [0:0] xor_ln949_3_fu_4039_p2;
wire   [0:0] icmp_ln946_3_fu_3977_p2;
wire   [0:0] icmp_ln949_3_fu_4025_p2;
wire   [0:0] select_ln946_3_fu_4065_p3;
wire   [0:0] and_ln949_8_fu_4059_p2;
wire   [31:0] sub_ln955_5_fu_4085_p2;
wire   [59:0] zext_ln955_5_fu_4090_p1;
wire   [31:0] add_ln954_5_fu_4099_p2;
wire   [59:0] zext_ln954_5_fu_4104_p1;
wire   [59:0] lshr_ln954_5_fu_4108_p2;
wire   [59:0] shl_ln955_5_fu_4094_p2;
wire   [59:0] m_40_fu_4113_p3;
wire   [60:0] zext_ln951_9_fu_4120_p1;
wire   [60:0] zext_ln961_5_fu_4124_p1;
wire   [60:0] m_41_fu_4127_p2;
wire   [59:0] m_8_fu_4133_p4;
wire   [0:0] p_Result_158_fu_4147_p3;
wire   [7:0] sub_ln964_5_fu_4163_p2;
wire   [7:0] select_ln943_3_fu_4155_p3;
wire   [7:0] add_ln964_5_fu_4168_p2;
wire   [63:0] zext_ln951_10_fu_4143_p1;
wire   [8:0] tmp_18_fu_4174_p3;
wire   [63:0] p_Result_226_fu_4181_p5;
wire   [31:0] LD_11_fu_4193_p1;
wire   [31:0] bitcast_ln744_5_fu_4197_p1;
wire   [63:0] ireg_8_fu_4208_p1;
wire   [10:0] exp_tmp_4_fu_4224_p4;
wire   [62:0] trunc_ln555_2_fu_4212_p1;
wire   [11:0] zext_ln455_4_fu_4234_p1;
wire   [11:0] F2_3_fu_4248_p2;
wire   [11:0] add_ln581_4_fu_4264_p2;
wire   [11:0] sub_ln581_4_fu_4270_p2;
wire   [11:0] sh_amt_3_fu_4276_p3;
wire   [63:0] ireg_9_fu_4312_p1;
wire   [62:0] trunc_ln555_3_fu_4316_p1;
wire   [52:0] p_Result_222_fu_4348_p3;
wire   [53:0] zext_ln569_4_fu_4355_p1;
wire   [53:0] man_V_12_fu_4359_p2;
wire  signed [53:0] man_V_28_fu_4365_p3;
wire   [53:0] zext_ln586_4_fu_4376_p1;
wire   [31:0] bitcast_ln702_6_fu_4385_p1;
wire   [0:0] tmp_102_fu_4388_p3;
wire  signed [59:0] sext_ln583_5_fu_4372_p1;
wire   [59:0] zext_ln604_4_fu_4404_p1;
wire   [53:0] ashr_ln586_4_fu_4379_p2;
wire   [53:0] trunc_ln588_5_cast_fu_4396_p3;
wire   [53:0] select_ln585_1_fu_4413_p3;
wire   [10:0] add_ln591_4_fu_4424_p2;
wire   [31:0] zext_ln591_4_fu_4429_p1;
wire   [0:0] p_Result_153_fu_4433_p3;
wire   [0:0] qb_3_fu_4441_p3;
wire  signed [54:0] sext_ln591_3_fu_4420_p1;
wire   [54:0] zext_ln415_8_fu_4447_p1;
wire   [0:0] xor_ln571_2_fu_4457_p2;
wire   [0:0] and_ln582_2_fu_4462_p2;
wire   [53:0] select_ln582_1_fu_4467_p3;
wire   [0:0] or_ln582_2_fu_4479_p2;
wire   [0:0] xor_ln582_2_fu_4483_p2;
wire   [0:0] and_ln581_2_fu_4489_p2;
wire   [54:0] add_ln415_8_fu_4451_p2;
wire  signed [54:0] sext_ln582_1_fu_4475_p1;
wire   [54:0] select_ln581_2_fu_4494_p3;
wire   [0:0] or_ln581_2_fu_4506_p2;
wire   [0:0] xor_ln581_2_fu_4511_p2;
wire   [0:0] and_ln603_2_fu_4517_p2;
wire   [59:0] shl_ln604_3_fu_4407_p2;
wire  signed [59:0] sext_ln581_1_fu_4502_p1;
wire   [52:0] p_Result_228_fu_4533_p3;
wire   [53:0] zext_ln569_6_fu_4540_p1;
wire   [53:0] man_V_15_fu_4544_p2;
wire   [11:0] zext_ln455_6_fu_4530_p1;
wire   [11:0] F2_4_fu_4557_p2;
wire   [0:0] icmp_ln581_6_fu_4567_p2;
wire   [11:0] add_ln581_6_fu_4573_p2;
wire   [11:0] sub_ln581_6_fu_4579_p2;
wire  signed [53:0] man_V_29_fu_4550_p3;
wire   [11:0] sh_amt_4_fu_4585_p3;
wire   [5:0] trunc_ln586_3_fu_4619_p1;
wire   [53:0] zext_ln586_6_fu_4623_p1;
wire   [31:0] bitcast_ln702_8_fu_4633_p1;
wire   [0:0] tmp_109_fu_4637_p3;
wire  signed [59:0] sext_ln583_6_fu_4599_p1;
wire   [59:0] zext_ln604_6_fu_4653_p1;
wire   [0:0] icmp_ln585_6_fu_4607_p2;
wire   [53:0] ashr_ln586_6_fu_4627_p2;
wire   [53:0] trunc_ln588_6_cast_fu_4645_p3;
wire   [53:0] select_ln585_2_fu_4663_p3;
wire   [10:0] trunc_ln575_3_fu_4563_p1;
wire   [10:0] add_ln591_6_fu_4681_p2;
wire   [31:0] zext_ln591_6_fu_4687_p1;
wire   [0:0] icmp_ln591_6_fu_4675_p2;
wire   [0:0] p_Result_162_fu_4691_p3;
wire   [0:0] qb_4_fu_4699_p3;
wire  signed [54:0] sext_ln591_5_fu_4671_p1;
wire   [54:0] zext_ln415_13_fu_4706_p1;
wire   [0:0] icmp_ln582_6_fu_4593_p2;
wire   [0:0] xor_ln571_3_fu_4716_p2;
wire   [0:0] or_ln582_3_fu_4727_p2;
wire   [0:0] xor_ln582_3_fu_4732_p2;
wire   [0:0] or_ln581_3_fu_4744_p2;
wire   [0:0] icmp_ln603_6_fu_4613_p2;
wire   [0:0] xor_ln581_3_fu_4750_p2;
wire   [59:0] shl_ln604_5_fu_4657_p2;
wire   [0:0] and_ln603_3_fu_4756_p2;
wire   [0:0] and_ln581_3_fu_4738_p2;
wire   [54:0] add_ln415_11_fu_4710_p2;
wire  signed [54:0] sext_ln585_fu_4603_p1;
wire   [54:0] select_ln571_10_fu_4774_p3;
wire   [0:0] and_ln582_3_fu_4721_p2;
wire   [0:0] or_ln571_fu_4769_p2;
wire   [59:0] select_ln571_fu_4762_p3;
wire  signed [59:0] sext_ln571_fu_4782_p1;
wire   [0:0] or_ln571_6_fu_4786_p2;
wire   [0:0] or_ln571_7_fu_4800_p2;
wire   [59:0] select_ln571_11_fu_4792_p3;
wire   [98:0] r_V_44_fu_4827_p2;
wire   [98:0] lhs_9_fu_4833_p3;
wire   [98:0] ret_V_10_fu_4840_p2;
wire   [59:0] zext_ln415_14_fu_4864_p1;
wire   [59:0] sine_val_1_fu_4867_p2;
wire   [0:0] icmp_ln1495_fu_4872_p2;
wire   [59:0] sub_ln703_fu_4877_p2;
wire   [59:0] tmp_V_18_fu_4901_p2;
reg   [59:0] p_Result_164_fu_4913_p4;
wire   [63:0] p_Result_230_fu_4923_p3;
reg   [63:0] tmp_19_fu_4931_p3;
wire   [31:0] l_7_fu_4939_p1;
wire   [31:0] lsb_index_7_fu_4949_p2;
wire   [30:0] tmp_112_fu_4955_p4;
wire   [5:0] trunc_ln947_4_fu_4971_p1;
wire   [5:0] sub_ln947_4_fu_4975_p2;
wire   [59:0] zext_ln947_4_fu_4981_p1;
wire   [59:0] zext_ln949_6_fu_4991_p1;
wire   [59:0] lshr_ln947_4_fu_4985_p2;
wire   [59:0] shl_ln949_6_fu_4995_p2;
wire   [59:0] or_ln949_11_fu_5001_p2;
wire   [59:0] and_ln949_9_fu_5007_p2;
wire   [0:0] tmp_113_fu_5019_p3;
wire   [0:0] p_Result_231_fu_5033_p3;
wire   [0:0] xor_ln949_4_fu_5027_p2;
wire   [0:0] icmp_ln946_4_fu_4965_p2;
wire   [0:0] icmp_ln949_4_fu_5013_p2;
wire   [0:0] select_ln946_4_fu_5053_p3;
wire   [0:0] and_ln949_10_fu_5047_p2;
wire   [31:0] sub_ln955_6_fu_5073_p2;
wire   [59:0] zext_ln955_6_fu_5078_p1;
wire   [31:0] add_ln954_6_fu_5087_p2;
wire   [59:0] zext_ln954_6_fu_5092_p1;
wire   [59:0] lshr_ln954_6_fu_5096_p2;
wire   [59:0] shl_ln955_6_fu_5082_p2;
wire   [59:0] m_43_fu_5101_p3;
wire   [60:0] zext_ln951_11_fu_5108_p1;
wire   [60:0] zext_ln961_6_fu_5112_p1;
wire   [60:0] m_44_fu_5115_p2;
wire   [59:0] m_9_fu_5121_p4;
wire   [0:0] p_Result_167_fu_5135_p3;
wire   [7:0] sub_ln964_6_fu_5151_p2;
wire   [7:0] select_ln943_4_fu_5143_p3;
wire   [7:0] add_ln964_6_fu_5156_p2;
wire   [63:0] zext_ln951_12_fu_5131_p1;
wire   [8:0] tmp_20_fu_5162_p3;
wire   [63:0] p_Result_232_fu_5169_p5;
wire   [31:0] LD_13_fu_5181_p1;
wire   [31:0] bitcast_ln744_6_fu_5185_p1;
wire   [59:0] tmp_V_20_fu_5211_p2;
reg   [59:0] p_Result_170_fu_5225_p4;
wire   [63:0] p_Result_234_fu_5235_p3;
reg   [63:0] tmp_22_fu_5243_p3;
wire   [31:0] l_8_fu_5251_p1;
wire   [31:0] lsb_index_8_fu_5261_p2;
wire   [30:0] tmp_116_fu_5267_p4;
wire   [5:0] trunc_ln947_5_fu_5283_p1;
wire   [5:0] sub_ln947_5_fu_5287_p2;
wire   [59:0] zext_ln947_5_fu_5293_p1;
wire   [59:0] zext_ln949_7_fu_5303_p1;
wire   [59:0] lshr_ln947_5_fu_5297_p2;
wire   [59:0] shl_ln949_7_fu_5307_p2;
wire   [59:0] or_ln949_12_fu_5313_p2;
wire   [59:0] and_ln949_11_fu_5319_p2;
wire   [0:0] tmp_117_fu_5331_p3;
wire   [0:0] p_Result_235_fu_5345_p3;
wire   [0:0] xor_ln949_5_fu_5339_p2;
wire   [0:0] icmp_ln946_5_fu_5277_p2;
wire   [0:0] icmp_ln949_5_fu_5325_p2;
wire   [0:0] select_ln946_5_fu_5365_p3;
wire   [0:0] and_ln949_12_fu_5359_p2;
wire   [31:0] sub_ln955_7_fu_5385_p2;
wire   [59:0] zext_ln955_7_fu_5390_p1;
wire   [31:0] add_ln954_7_fu_5399_p2;
wire   [59:0] zext_ln954_7_fu_5404_p1;
wire   [59:0] lshr_ln954_7_fu_5408_p2;
wire   [59:0] shl_ln955_7_fu_5394_p2;
wire   [59:0] m_46_fu_5413_p3;
wire   [60:0] zext_ln951_13_fu_5420_p1;
wire   [60:0] zext_ln961_7_fu_5424_p1;
wire   [60:0] m_47_fu_5427_p2;
wire   [59:0] m_1_fu_5433_p4;
wire   [0:0] p_Result_173_fu_5447_p3;
wire   [7:0] sub_ln964_7_fu_5463_p2;
wire   [7:0] select_ln943_5_fu_5455_p3;
wire   [7:0] add_ln964_7_fu_5468_p2;
wire   [63:0] zext_ln951_14_fu_5443_p1;
wire   [8:0] tmp_23_fu_5474_p3;
wire   [63:0] p_Result_236_fu_5481_p5;
wire   [31:0] LD_14_fu_5493_p1;
wire   [31:0] bitcast_ln744_7_fu_5497_p1;
reg    grp_fu_733_ce;
reg    grp_fu_736_ce;
reg    grp_fu_740_ce;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state40;
wire    grp_fu_836_ce;
wire    grp_fu_1073_ce;
reg   [48:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 49'd1;
#0 grp_computeLeastSquaresSolution_fu_631_ap_start_reg = 1'b0;
#0 grp_generic_sincos_float_s_fu_693_ap_start_reg = 1'b0;
#0 grp_atan2_cordic_float_s_fu_712_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_720_ap_start_reg = 1'b0;
end

LLSSineReconstruction_computeRemainingChannels_channels #(
    .DataWidth( 10 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
channels_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(channels_address0),
    .ce0(channels_ce0),
    .we0(channels_we0),
    .d0(channels_d0),
    .q0(channels_q0)
);

LLSSineReconstruction_computeLeastSquaresSolution grp_computeLeastSquaresSolution_fu_631(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_computeLeastSquaresSolution_fu_631_ap_start),
    .ap_done(grp_computeLeastSquaresSolution_fu_631_ap_done),
    .ap_idle(grp_computeLeastSquaresSolution_fu_631_ap_idle),
    .ap_ready(grp_computeLeastSquaresSolution_fu_631_ap_ready),
    .sine_reconstructor_16_873_dout(sine_reconstructor_16_873_dout),
    .sine_reconstructor_16_873_empty_n(sine_reconstructor_16_873_empty_n),
    .sine_reconstructor_16_873_read(grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_873_read),
    .sine_reconstructor_16_873_din(grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_873_din),
    .sine_reconstructor_16_873_full_n(sine_reconstructor_16_873_full_n),
    .sine_reconstructor_16_873_write(grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_873_write),
    .sine_reconstructor_16_974_dout(sine_reconstructor_16_974_dout),
    .sine_reconstructor_16_974_empty_n(sine_reconstructor_16_974_empty_n),
    .sine_reconstructor_16_974_read(grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_974_read),
    .sine_reconstructor_16_974_din(grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_974_din),
    .sine_reconstructor_16_974_full_n(sine_reconstructor_16_974_full_n),
    .sine_reconstructor_16_974_write(grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_974_write),
    .sine_reconstructor_16_1075_dout(sine_reconstructor_16_1075_dout),
    .sine_reconstructor_16_1075_empty_n(sine_reconstructor_16_1075_empty_n),
    .sine_reconstructor_16_1075_read(grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1075_read),
    .sine_reconstructor_16_1075_din(grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1075_din),
    .sine_reconstructor_16_1075_full_n(sine_reconstructor_16_1075_full_n),
    .sine_reconstructor_16_1075_write(grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1075_write),
    .sine_reconstructor_16_1176_dout(sine_reconstructor_16_1176_dout),
    .sine_reconstructor_16_1176_empty_n(sine_reconstructor_16_1176_empty_n),
    .sine_reconstructor_16_1176_read(grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1176_read),
    .sine_reconstructor_16_1176_din(grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1176_din),
    .sine_reconstructor_16_1176_full_n(sine_reconstructor_16_1176_full_n),
    .sine_reconstructor_16_1176_write(grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1176_write),
    .sine_reconstructor_16_1277_dout(sine_reconstructor_16_1277_dout),
    .sine_reconstructor_16_1277_empty_n(sine_reconstructor_16_1277_empty_n),
    .sine_reconstructor_16_1277_read(grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1277_read),
    .sine_reconstructor_16_1277_din(grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1277_din),
    .sine_reconstructor_16_1277_full_n(sine_reconstructor_16_1277_full_n),
    .sine_reconstructor_16_1277_write(grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1277_write),
    .sine_reconstructor_16_1378_dout(sine_reconstructor_16_1378_dout),
    .sine_reconstructor_16_1378_empty_n(sine_reconstructor_16_1378_empty_n),
    .sine_reconstructor_16_1378_read(grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1378_read),
    .sine_reconstructor_16_1378_din(grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1378_din),
    .sine_reconstructor_16_1378_full_n(sine_reconstructor_16_1378_full_n),
    .sine_reconstructor_16_1378_write(grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1378_write),
    .this_U_address0(grp_computeLeastSquaresSolution_fu_631_this_U_address0),
    .this_U_ce0(grp_computeLeastSquaresSolution_fu_631_this_U_ce0),
    .this_U_we0(grp_computeLeastSquaresSolution_fu_631_this_U_we0),
    .this_U_d0(grp_computeLeastSquaresSolution_fu_631_this_U_d0),
    .this_U_q0(this_U_q0),
    .this_V_address0(grp_computeLeastSquaresSolution_fu_631_this_V_address0),
    .this_V_ce0(grp_computeLeastSquaresSolution_fu_631_this_V_ce0),
    .this_V_we0(grp_computeLeastSquaresSolution_fu_631_this_V_we0),
    .this_V_d0(grp_computeLeastSquaresSolution_fu_631_this_V_d0),
    .this_V_q0(this_V_q0),
    .this_S_address0(grp_computeLeastSquaresSolution_fu_631_this_S_address0),
    .this_S_ce0(grp_computeLeastSquaresSolution_fu_631_this_S_ce0),
    .this_S_we0(grp_computeLeastSquaresSolution_fu_631_this_S_we0),
    .this_S_d0(grp_computeLeastSquaresSolution_fu_631_this_S_d0),
    .this_S_q0(this_S_q0),
    .this_UT_address0(grp_computeLeastSquaresSolution_fu_631_this_UT_address0),
    .this_UT_ce0(grp_computeLeastSquaresSolution_fu_631_this_UT_ce0),
    .this_UT_we0(grp_computeLeastSquaresSolution_fu_631_this_UT_we0),
    .this_UT_d0(grp_computeLeastSquaresSolution_fu_631_this_UT_d0),
    .this_UT_q0(this_UT_q0),
    .this_A_pinv_address0(grp_computeLeastSquaresSolution_fu_631_this_A_pinv_address0),
    .this_A_pinv_ce0(grp_computeLeastSquaresSolution_fu_631_this_A_pinv_ce0),
    .this_A_pinv_we0(grp_computeLeastSquaresSolution_fu_631_this_A_pinv_we0),
    .this_A_pinv_d0(grp_computeLeastSquaresSolution_fu_631_this_A_pinv_d0),
    .this_A_pinv_q0(this_A_pinv_q0),
    .this_gesvj_matA_0_address0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_matA_0_address0),
    .this_gesvj_matA_0_ce0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_matA_0_ce0),
    .this_gesvj_matA_0_we0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_matA_0_we0),
    .this_gesvj_matA_0_d0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_matA_0_d0),
    .this_gesvj_matA_0_q0(this_gesvj_matA_0_q0),
    .this_gesvj_matA_0_address1(grp_computeLeastSquaresSolution_fu_631_this_gesvj_matA_0_address1),
    .this_gesvj_matA_0_ce1(grp_computeLeastSquaresSolution_fu_631_this_gesvj_matA_0_ce1),
    .this_gesvj_matA_0_q1(this_gesvj_matA_0_q1),
    .this_gesvj_matU_address0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_matU_address0),
    .this_gesvj_matU_ce0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_matU_ce0),
    .this_gesvj_matU_we0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_matU_we0),
    .this_gesvj_matU_d0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_matU_d0),
    .this_gesvj_matU_q0(this_gesvj_matU_q0),
    .this_gesvj_matV_0_address0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_matV_0_address0),
    .this_gesvj_matV_0_ce0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_matV_0_ce0),
    .this_gesvj_matV_0_we0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_matV_0_we0),
    .this_gesvj_matV_0_d0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_matV_0_d0),
    .this_gesvj_matV_0_q0(this_gesvj_matV_0_q0),
    .this_gesvj_matV_0_address1(grp_computeLeastSquaresSolution_fu_631_this_gesvj_matV_0_address1),
    .this_gesvj_matV_0_ce1(grp_computeLeastSquaresSolution_fu_631_this_gesvj_matV_0_ce1),
    .this_gesvj_matV_0_q1(this_gesvj_matV_0_q1),
    .this_gesvj_A_i_0_address0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_i_0_address0),
    .this_gesvj_A_i_0_ce0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_i_0_ce0),
    .this_gesvj_A_i_0_we0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_i_0_we0),
    .this_gesvj_A_i_0_d0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_i_0_d0),
    .this_gesvj_A_i_0_q0(this_gesvj_A_i_0_q0),
    .this_gesvj_A_j_0_address0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_j_0_address0),
    .this_gesvj_A_j_0_ce0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_j_0_ce0),
    .this_gesvj_A_j_0_we0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_j_0_we0),
    .this_gesvj_A_j_0_d0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_j_0_d0),
    .this_gesvj_A_j_0_q0(this_gesvj_A_j_0_q0),
    .this_gesvj_V_i_0_address0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_i_0_address0),
    .this_gesvj_V_i_0_ce0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_i_0_ce0),
    .this_gesvj_V_i_0_we0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_i_0_we0),
    .this_gesvj_V_i_0_d0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_i_0_d0),
    .this_gesvj_V_i_0_q0(this_gesvj_V_i_0_q0),
    .this_gesvj_V_j_0_address0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_j_0_address0),
    .this_gesvj_V_j_0_ce0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_j_0_ce0),
    .this_gesvj_V_j_0_we0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_j_0_we0),
    .this_gesvj_V_j_0_d0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_j_0_d0),
    .this_gesvj_V_j_0_q0(this_gesvj_V_j_0_q0),
    .this_gesvj_sigma_address0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_sigma_address0),
    .this_gesvj_sigma_ce0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_sigma_ce0),
    .this_gesvj_sigma_we0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_sigma_we0),
    .this_gesvj_sigma_d0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_sigma_d0),
    .this_gesvj_sigma_q0(this_gesvj_sigma_q0),
    .this_gesvj_alpha_acc_0_address0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_acc_0_address0),
    .this_gesvj_alpha_acc_0_ce0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_acc_0_ce0),
    .this_gesvj_alpha_acc_0_we0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_acc_0_we0),
    .this_gesvj_alpha_acc_0_d0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_acc_0_d0),
    .this_gesvj_alpha_acc_0_q0(this_gesvj_alpha_acc_0_q0),
    .this_gesvj_beta_acc_0_address0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_acc_0_address0),
    .this_gesvj_beta_acc_0_ce0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_acc_0_ce0),
    .this_gesvj_beta_acc_0_we0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_acc_0_we0),
    .this_gesvj_beta_acc_0_d0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_acc_0_d0),
    .this_gesvj_beta_acc_0_q0(this_gesvj_beta_acc_0_q0),
    .this_gesvj_gamma_acc_0_address0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_acc_0_address0),
    .this_gesvj_gamma_acc_0_ce0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_acc_0_ce0),
    .this_gesvj_gamma_acc_0_we0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_acc_0_we0),
    .this_gesvj_gamma_acc_0_d0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_acc_0_d0),
    .this_gesvj_gamma_acc_0_q0(this_gesvj_gamma_acc_0_q0),
    .this_gesvj_alpha_sum_address0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_sum_address0),
    .this_gesvj_alpha_sum_ce0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_sum_ce0),
    .this_gesvj_alpha_sum_we0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_sum_we0),
    .this_gesvj_alpha_sum_d0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_sum_d0),
    .this_gesvj_alpha_sum_q0(this_gesvj_alpha_sum_q0),
    .this_gesvj_alpha_sum_address1(grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_sum_address1),
    .this_gesvj_alpha_sum_ce1(grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_sum_ce1),
    .this_gesvj_alpha_sum_q1(this_gesvj_alpha_sum_q1),
    .this_gesvj_beta_sum_address0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_sum_address0),
    .this_gesvj_beta_sum_ce0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_sum_ce0),
    .this_gesvj_beta_sum_we0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_sum_we0),
    .this_gesvj_beta_sum_d0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_sum_d0),
    .this_gesvj_beta_sum_q0(this_gesvj_beta_sum_q0),
    .this_gesvj_beta_sum_address1(grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_sum_address1),
    .this_gesvj_beta_sum_ce1(grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_sum_ce1),
    .this_gesvj_beta_sum_q1(this_gesvj_beta_sum_q1),
    .this_gesvj_gamma_sum_address0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_sum_address0),
    .this_gesvj_gamma_sum_ce0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_sum_ce0),
    .this_gesvj_gamma_sum_we0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_sum_we0),
    .this_gesvj_gamma_sum_d0(grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_sum_d0),
    .this_gesvj_gamma_sum_q0(this_gesvj_gamma_sum_q0),
    .this_gesvj_gamma_sum_address1(grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_sum_address1),
    .this_gesvj_gamma_sum_ce1(grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_sum_ce1),
    .this_gesvj_gamma_sum_q1(this_gesvj_gamma_sum_q1),
    .N(N_reg_557),
    .A_address0(grp_computeLeastSquaresSolution_fu_631_A_address0),
    .A_ce0(grp_computeLeastSquaresSolution_fu_631_A_ce0),
    .A_q0(this_A_q0),
    .b_address0(grp_computeLeastSquaresSolution_fu_631_b_address0),
    .b_ce0(grp_computeLeastSquaresSolution_fu_631_b_ce0),
    .b_q0(this_b_q0),
    .x_address0(grp_computeLeastSquaresSolution_fu_631_x_address0),
    .x_ce0(grp_computeLeastSquaresSolution_fu_631_x_ce0),
    .x_we0(grp_computeLeastSquaresSolution_fu_631_x_we0),
    .x_d0(grp_computeLeastSquaresSolution_fu_631_x_d0)
);

LLSSineReconstruction_generic_sincos_float_s grp_generic_sincos_float_s_fu_693(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_generic_sincos_float_s_fu_693_ap_start),
    .ap_done(grp_generic_sincos_float_s_fu_693_ap_done),
    .ap_idle(grp_generic_sincos_float_s_fu_693_ap_idle),
    .ap_ready(grp_generic_sincos_float_s_fu_693_ap_ready),
    .t_in(select_ln935_6_reg_5830),
    .ap_return_0(grp_generic_sincos_float_s_fu_693_ap_return_0),
    .ap_return_1(grp_generic_sincos_float_s_fu_693_ap_return_1)
);

LLSSineReconstruction_atan2_cordic_float_s grp_atan2_cordic_float_s_fu_712(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_atan2_cordic_float_s_fu_712_ap_start),
    .ap_done(grp_atan2_cordic_float_s_fu_712_ap_done),
    .ap_idle(grp_atan2_cordic_float_s_fu_712_ap_idle),
    .ap_ready(grp_atan2_cordic_float_s_fu_712_ap_ready),
    .y_in(select_ln935_1_reg_6051),
    .x_in(select_ln935_3_reg_6056),
    .ap_return(grp_atan2_cordic_float_s_fu_712_ap_return)
);

LLSSineReconstruction_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_720(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_or_cos_float_s_fu_720_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_720_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_720_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_720_ap_ready),
    .t_in(grp_sin_or_cos_float_s_fu_720_t_in),
    .ap_return(grp_sin_or_cos_float_s_fu_720_ap_return)
);

LLSSineReconstruction_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U367(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_733_p0),
    .ce(grp_fu_733_ce),
    .dout(grp_fu_733_p1)
);

LLSSineReconstruction_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U368(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_736_p0),
    .ce(grp_fu_736_ce),
    .dout(grp_fu_736_p1)
);

LLSSineReconstruction_fsqrt_32ns_32ns_32_10_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsqrt_32ns_32ns_32_10_no_dsp_1_U369(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(select_ln935_4_reg_6093),
    .ce(grp_fu_740_ce),
    .dout(grp_fu_740_p2)
);

LLSSineReconstruction_mul_7ns_2ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 9 ))
mul_7ns_2ns_9_1_1_U372(
    .din0(mul_ln425_fu_2544_p0),
    .din1(mul_ln425_fu_2544_p1),
    .dout(mul_ln425_fu_2544_p2)
);

LLSSineReconstruction_mul_60s_60s_120_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 60 ),
    .din1_WIDTH( 60 ),
    .dout_WIDTH( 120 ))
mul_60s_60s_120_1_1_U373(
    .din0(r_V_48_fu_3025_p0),
    .din1(r_V_48_fu_3025_p1),
    .dout(r_V_48_fu_3025_p2)
);

LLSSineReconstruction_mul_60s_60s_120_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 60 ),
    .din1_WIDTH( 60 ),
    .dout_WIDTH( 120 ))
mul_60s_60s_120_1_1_U374(
    .din0(r_V_49_fu_3038_p0),
    .din1(r_V_49_fu_3038_p1),
    .dout(r_V_49_fu_3038_p2)
);

LLSSineReconstruction_mul_60s_60s_99_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 60 ),
    .din1_WIDTH( 60 ),
    .dout_WIDTH( 99 ))
mul_60s_60s_99_1_1_U375(
    .din0(select_ln571_12_reg_6300),
    .din1(amplitude_V_1_fu_4814_p3),
    .dout(r_V_44_fu_4827_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_atan2_cordic_float_s_fu_712_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state31)) begin
            grp_atan2_cordic_float_s_fu_712_ap_start_reg <= 1'b1;
        end else if ((grp_atan2_cordic_float_s_fu_712_ap_ready == 1'b1)) begin
            grp_atan2_cordic_float_s_fu_712_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_computeLeastSquaresSolution_fu_631_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln385_fu_903_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_computeLeastSquaresSolution_fu_631_ap_start_reg <= 1'b1;
        end else if ((grp_computeLeastSquaresSolution_fu_631_ap_ready == 1'b1)) begin
            grp_computeLeastSquaresSolution_fu_631_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_generic_sincos_float_s_fu_693_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_generic_sincos_float_s_fu_693_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_float_s_fu_693_ap_ready == 1'b1)) begin
            grp_generic_sincos_float_s_fu_693_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_or_cos_float_s_fu_720_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state41))) begin
            grp_sin_or_cos_float_s_fu_720_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_720_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_720_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
                N_reg_557[0] <= 1'b0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
                N_reg_557[0] <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp20_reg_5600 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        amplitude_V_2_reg_622 <= this_x_q0;
    end else if (((cmp20_reg_5600 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        amplitude_V_2_reg_622 <= select_ln532_fu_4882_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln571_5_reg_5924 == 1'd0) & (1'b1 == ap_CS_fsm_state24) & (icmp_ln582_5_fu_2399_p2 == 1'd1))) begin
        cos_val_fu_342 <= sext_ln583_4_fu_2535_p1;
    end else if (((icmp_ln571_5_reg_5924 == 1'd0) & (1'b1 == ap_CS_fsm_state24) & (icmp_ln581_5_fu_2373_p2 == 1'd1) & (icmp_ln582_5_fu_2399_p2 == 1'd0))) begin
        cos_val_fu_342 <= sext_ln601_fu_2526_p1;
    end else if (((icmp_ln571_5_reg_5924 == 1'd0) & (1'b1 == ap_CS_fsm_state24) & (icmp_ln603_5_fu_2409_p2 == 1'd1) & (icmp_ln581_5_fu_2373_p2 == 1'd0) & (icmp_ln582_5_fu_2399_p2 == 1'd0))) begin
        cos_val_fu_342 <= shl_ln604_4_fu_2423_p2;
    end else if ((((icmp_ln571_5_reg_5924 == 1'd0) & (1'b1 == ap_CS_fsm_state24) & (icmp_ln603_5_fu_2409_p2 == 1'd0) & (icmp_ln581_5_fu_2373_p2 == 1'd0) & (icmp_ln582_5_fu_2399_p2 == 1'd0)) | ((icmp_ln571_5_reg_5924 == 1'd1) & (1'b1 == ap_CS_fsm_state24)))) begin
        cos_val_fu_342 <= 60'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln392_fu_1053_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        i_12_reg_571 <= add_ln385_reg_5628;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        i_12_reg_571 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln362_fu_779_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_535 <= add_ln362_fu_785_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_535 <= 4'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        j_reg_582 <= add_ln392_reg_5646;
    end else if (((icmp_ln385_fu_903_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        j_reg_582 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        k_reg_546 <= add_ln379_reg_5587;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        k_reg_546 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln603_3_fu_1578_p2 == 1'd1) & (icmp_ln581_3_fu_1542_p2 == 1'd0) & (icmp_ln582_3_fu_1568_p2 == 1'd0) & (icmp_ln571_3_reg_5770 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        sin_val_reg_593 <= shl_ln604_2_fu_1592_p2;
    end else if (((icmp_ln581_3_fu_1542_p2 == 1'd1) & (icmp_ln582_3_fu_1568_p2 == 1'd0) & (icmp_ln571_3_reg_5770 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        sin_val_reg_593 <= sext_ln601_1_fu_1691_p1;
    end else if (((icmp_ln582_3_fu_1568_p2 == 1'd1) & (icmp_ln571_3_reg_5770 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        sin_val_reg_593 <= sext_ln583_2_fu_1695_p1;
    end else if ((((icmp_ln603_3_fu_1578_p2 == 1'd0) & (icmp_ln581_3_fu_1542_p2 == 1'd0) & (icmp_ln582_3_fu_1568_p2 == 1'd0) & (icmp_ln571_3_reg_5770 == 1'd0) & (1'b1 == ap_CS_fsm_state17)) | ((icmp_ln571_3_reg_5770 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        sin_val_reg_593 <= 60'd0;
    end else if ((((icmp_ln571_5_reg_5924 == 1'd0) & (1'b1 == ap_CS_fsm_state24) & (icmp_ln603_5_fu_2409_p2 == 1'd0) & (icmp_ln581_5_fu_2373_p2 == 1'd0) & (icmp_ln582_5_fu_2399_p2 == 1'd0)) | ((icmp_ln571_5_reg_5924 == 1'd0) & (1'b1 == ap_CS_fsm_state24) & (icmp_ln603_5_fu_2409_p2 == 1'd1) & (icmp_ln581_5_fu_2373_p2 == 1'd0) & (icmp_ln582_5_fu_2399_p2 == 1'd0)) | ((icmp_ln571_5_reg_5924 == 1'd0) & (1'b1 == ap_CS_fsm_state24) & (icmp_ln581_5_fu_2373_p2 == 1'd1) & (icmp_ln582_5_fu_2399_p2 == 1'd0)) | ((icmp_ln571_5_reg_5924 == 1'd0) & (1'b1 == ap_CS_fsm_state24) & (icmp_ln582_5_fu_2399_p2 == 1'd1)) | ((icmp_ln571_5_reg_5924 == 1'd1) & (1'b1 == ap_CS_fsm_state24)))) begin
        sin_val_reg_593 <= select_ln571_13_fu_2329_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln379_reg_5587 <= add_ln379_fu_854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln385_reg_5628 <= add_ln385_fu_897_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln392_reg_5646 <= add_ln392_fu_998_p2;
        sliding_window_buffer_samples_sample_V_addr_reg_5651 <= zext_ln446_1_fu_1044_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln392_fu_1053_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        add_ln396_reg_5659 <= add_ln396_fu_1059_p2;
        zext_ln22_reg_5664[6 : 0] <= zext_ln22_fu_1064_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        add_ln954_reg_6001 <= add_ln954_fu_2758_p2;
        icmp_ln935_reg_5975 <= icmp_ln935_fu_2582_p2;
        icmp_ln954_reg_5991 <= icmp_ln954_fu_2732_p2;
        m_6_reg_6021 <= {{m_35_fu_2993_p2[60:1]}};
        p_Result_133_reg_6026 <= m_35_fu_2993_p2[32'd25];
        p_Result_208_reg_5980 <= p_Result_208_fu_2588_p1[32'd59];
        p_Result_212_reg_6016 <= amplitude_V_reg_5961[32'd59];
        r_V_48_reg_6036 <= r_V_48_fu_3025_p2;
        r_V_49_reg_6041 <= r_V_49_fu_3038_p2;
        select_ln954_reg_6006 <= select_ln954_fu_2764_p3;
        sub_ln955_reg_5996 <= sub_ln955_fu_2744_p2;
        tmp_V_28_reg_5985 <= tmp_V_28_fu_2596_p3;
        trunc_ln1074_reg_6046 <= trunc_ln1074_fu_3070_p1;
        trunc_ln943_1_reg_6031 <= trunc_ln943_1_fu_3017_p1;
        trunc_ln943_reg_6011 <= trunc_ln943_fu_2772_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        amplitude_V_1_reg_6305 <= amplitude_V_1_fu_4814_p3;
        sine_val_reg_6311 <= {{ret_V_10_fu_4840_p2[98:39]}};
        tmp_110_reg_6316 <= r_V_44_fu_4827_p2[32'd38];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        amplitude_V_reg_5961 <= this_x_q0;
        offset_V_reg_5951 <= this_x_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        angle_2_reg_6159 <= angle_2_fu_3890_p2;
        p_Result_223_reg_6166 <= angle_2_fu_3890_p2[32'd59];
        rhs_fu_346 <= rhs_8_fu_3849_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        angle_V_1_reg_5712 <= angle_V_1_fu_1152_p2;
        p_Result_202_reg_5718 <= angle_V_1_fu_1152_p2[32'd59];
        tmp_V_24_reg_5724 <= tmp_V_24_fu_1165_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp20_reg_5600 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        angle_V_reg_5699 <= angle_V_fu_1135_p2;
        p_Result_194_reg_5706 <= angle_V_fu_1135_p2[32'd59];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ch_reg_5604 <= channels_q0;
        idxprom16_reg_5609[9 : 0] <= idxprom16_fu_877_p1[9 : 0];
        rhs_10_reg_5620[176 : 117] <= rhs_10_fu_885_p3[176 : 117];
        zext_ln727_reg_5615[0] <= zext_ln727_fu_881_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln379_fu_865_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        cmp20_reg_5600 <= cmp20_fu_871_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        cos_val_f_reg_5841 <= grp_generic_sincos_float_s_fu_693_ap_return_1;
        sin_val_f_reg_5835 <= grp_generic_sincos_float_s_fu_693_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_152_reg_5577 <= empty_152_fu_850_p1;
        r_V_reg_5582 <= grp_fu_1216_p_dout0;
        sext_ln524_reg_5572 <= sext_ln524_fu_846_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        exp_tmp_3_reg_5760 <= {{ireg_6_fu_1469_p1[62:52]}};
        icmp_ln571_3_reg_5770 <= icmp_ln571_3_fu_1499_p2;
        p_Result_206_reg_5754 <= ireg_6_fu_1469_p1[32'd63];
        trunc_ln565_6_reg_5765 <= trunc_ln565_6_fu_1495_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        exp_tmp_5_reg_5914 <= {{ireg_5_fu_2130_p1[62:52]}};
        icmp_ln571_5_reg_5924 <= icmp_ln571_5_fu_2160_p2;
        icmp_ln571_reg_5863 <= icmp_ln571_fu_2060_p2;
        icmp_ln581_reg_5875 <= icmp_ln581_fu_2076_p2;
        icmp_ln582_reg_5881 <= icmp_ln582_fu_2102_p2;
        icmp_ln585_reg_5887 <= icmp_ln585_fu_2108_p2;
        icmp_ln591_reg_5903 <= icmp_ln591_fu_2124_p2;
        icmp_ln603_reg_5892 <= icmp_ln603_fu_2114_p2;
        man_V_18_reg_5858 <= man_V_18_fu_2054_p2;
        p_Result_198_reg_5847 <= ireg_fu_2008_p1[32'd63];
        p_Result_200_reg_5908 <= ireg_5_fu_2130_p1[32'd63];
        trunc_ln565_5_reg_5919 <= trunc_ln565_5_fu_2156_p1;
        trunc_ln575_4_reg_5870 <= trunc_ln575_4_fu_2072_p1;
        trunc_ln586_4_reg_5897 <= trunc_ln586_4_fu_2120_p1;
        zext_ln569_reg_5853[51 : 0] <= zext_ln569_fu_2050_p1[51 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        exp_tmp_6_reg_6277 <= {{ireg_9_fu_4312_p1[62:52]}};
        icmp_ln571_4_reg_6226 <= icmp_ln571_4_fu_4242_p2;
        icmp_ln571_6_reg_6287 <= icmp_ln571_6_fu_4342_p2;
        icmp_ln581_4_reg_6238 <= icmp_ln581_4_fu_4258_p2;
        icmp_ln582_4_reg_6244 <= icmp_ln582_4_fu_4284_p2;
        icmp_ln585_4_reg_6250 <= icmp_ln585_4_fu_4290_p2;
        icmp_ln591_4_reg_6266 <= icmp_ln591_4_fu_4306_p2;
        icmp_ln603_4_reg_6255 <= icmp_ln603_4_fu_4296_p2;
        p_Result_221_reg_6215 <= ireg_8_fu_4208_p1[32'd63];
        p_Result_227_reg_6271 <= ireg_9_fu_4312_p1[32'd63];
        trunc_ln565_2_reg_6221 <= trunc_ln565_2_fu_4238_p1;
        trunc_ln565_3_reg_6282 <= trunc_ln565_3_fu_4338_p1;
        trunc_ln575_2_reg_6233 <= trunc_ln575_2_fu_4254_p1;
        trunc_ln586_2_reg_6260 <= trunc_ln586_2_fu_4302_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        icmp_ln571_2_reg_6109 <= icmp_ln571_2_fu_3597_p2;
        icmp_ln581_2_reg_6121 <= icmp_ln581_2_fu_3613_p2;
        icmp_ln582_2_reg_6127 <= icmp_ln582_2_fu_3639_p2;
        icmp_ln585_2_reg_6133 <= icmp_ln585_2_fu_3645_p2;
        icmp_ln591_2_reg_6149 <= icmp_ln591_2_fu_3661_p2;
        icmp_ln603_2_reg_6138 <= icmp_ln603_2_fu_3651_p2;
        p_Result_216_reg_6098 <= ireg_7_fu_3563_p1[32'd63];
        trunc_ln565_reg_6104 <= trunc_ln565_fu_3593_p1;
        trunc_ln575_reg_6116 <= trunc_ln575_fu_3609_p1;
        trunc_ln586_reg_6143 <= trunc_ln586_fu_3657_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        icmp_ln935_2_reg_5798 <= icmp_ln935_2_fu_1699_p2;
        icmp_ln954_2_reg_5815 <= icmp_ln954_2_fu_1843_p2;
        select_ln954_13_reg_5820 <= select_ln954_13_fu_1863_p3;
        sub_ln944_2_reg_5809 <= sub_ln944_2_fu_1745_p2;
        tmp_V_26_reg_5803 <= tmp_V_26_fu_1709_p3;
        trunc_ln943_6_reg_5825 <= trunc_ln943_6_fu_1871_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        icmp_ln935_3_reg_5729 <= icmp_ln935_3_fu_1171_p2;
        m_3_reg_5734 <= {{m_53_fu_1385_p2[60:1]}};
        p_Result_188_reg_5739 <= m_53_fu_1385_p2[32'd25];
        trunc_ln943_7_reg_5744 <= trunc_ln943_7_fu_1409_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        icmp_ln935_5_reg_6172 <= icmp_ln935_5_fu_3909_p2;
        icmp_ln954_5_reg_6189 <= icmp_ln954_5_fu_4053_p2;
        select_ln954_7_reg_6194 <= select_ln954_7_fu_4073_p3;
        sub_ln944_5_reg_6183 <= sub_ln944_5_fu_3955_p2;
        tmp_V_30_reg_6177 <= tmp_V_30_fu_3919_p3;
        trunc_ln943_3_reg_6199 <= trunc_ln943_3_fu_4081_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        icmp_ln935_6_reg_6326 <= icmp_ln935_6_fu_4889_p2;
        icmp_ln954_6_reg_6348 <= icmp_ln954_6_fu_5041_p2;
        p_Result_229_reg_6331 <= offset_V_reg_5951[32'd59];
        select_ln954_9_reg_6353 <= select_ln954_9_fu_5061_p3;
        sub_ln944_6_reg_6342 <= sub_ln944_6_fu_4943_p2;
        tmp_V_31_reg_6336 <= tmp_V_31_fu_4906_p3;
        trunc_ln943_4_reg_6358 <= trunc_ln943_4_fu_5069_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        icmp_ln935_7_reg_6363 <= icmp_ln935_7_fu_5197_p2;
        icmp_ln954_7_reg_6385 <= icmp_ln954_7_fu_5353_p2;
        p_Result_233_reg_6368 <= amplitude_V_2_reg_622[32'd59];
        select_ln954_11_reg_6390 <= select_ln954_11_fu_5373_p3;
        sub_ln944_7_reg_6379 <= sub_ln944_7_fu_5255_p2;
        tmp_V_32_reg_6373 <= tmp_V_32_fu_5217_p3;
        trunc_ln943_5_reg_6395 <= trunc_ln943_5_fu_5381_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_759 <= grp_sin_or_cos_float_s_fu_720_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        ret_V_8_reg_6061 <= ret_V_8_fu_3254_p2;
        select_ln935_1_reg_6051 <= select_ln935_1_fu_3178_p3;
        select_ln935_3_reg_6056 <= select_ln935_3_fu_3239_p3;
        sub_ln944_4_reg_6070 <= sub_ln944_4_fu_3301_p2;
        trunc_ln943_2_reg_6082 <= trunc_ln943_2_fu_3311_p1;
        trunc_ln947_2_reg_6077 <= trunc_ln947_2_fu_3307_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sample_V_1_reg_5684[50 : 39] <= sample_V_1_fu_1082_p3[50 : 39];
        zext_ln22_1_reg_5679[6 : 0] <= zext_ln22_1_fu_1079_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        select_ln571_12_reg_6300 <= select_ln571_12_fu_4806_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln571_4_reg_6226 == 1'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        select_ln603_1_reg_6295 <= select_ln603_1_fu_4522_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln571_2_reg_6109 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        select_ln603_reg_6154 <= select_ln603_fu_3841_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        select_ln935_4_reg_6093 <= select_ln935_4_fu_3555_p3;
        v_assign_8_reg_6087 <= grp_atan2_cordic_float_s_fu_712_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        select_ln935_5_reg_6204 <= select_ln935_5_fu_4201_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        select_ln935_6_reg_5830 <= select_ln935_6_fu_1991_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        select_ln935_7_reg_5749 <= select_ln935_7_fu_1461_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp20_reg_5600 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        tmp_128_reg_5694 <= ret_V_fu_1090_p2[32'd116];
        trunc_ln708_5_reg_5689 <= {{ret_V_fu_1090_p2[176:117]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln385_fu_903_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        tmp_40_reg_5636[6 : 3] <= tmp_40_fu_909_p3[6 : 3];
        zext_ln392_reg_5641[6 : 3] <= zext_ln392_fu_994_p1[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((cmp20_reg_5600 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        tmp_V_13_reg_5970 <= grp_fu_753_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        trunc_ln425_reg_5946 <= trunc_ln425_fu_2553_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        v_assign_9_reg_6209 <= grp_fu_740_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln379_fu_865_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln379_fu_865_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        channels_address0 = zext_ln379_fu_860_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        channels_address0 = zext_ln362_fu_770_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        channels_address0 = 64'd0;
    end else begin
        channels_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        channels_ce0 = 1'b1;
    end else begin
        channels_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        channels_d0 = zext_ln367_fu_810_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        channels_d0 = empty_fu_765_p1;
    end else begin
        channels_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln362_fu_779_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        channels_we0 = 1'b1;
    end else begin
        channels_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state32) & (grp_atan2_cordic_float_s_fu_712_ap_done == 1'b1)) | ((1'b1 == ap_CS_fsm_state22) & (grp_generic_sincos_float_s_fu_693_ap_done == 1'b1)))) begin
        grp_fu_733_ce = 1'b1;
    end else begin
        grp_fu_733_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_733_p0 = v_assign_9_reg_6209;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_733_p0 = grp_atan2_cordic_float_s_fu_712_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_733_p0 = grp_generic_sincos_float_s_fu_693_ap_return_0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_733_p0 = reg_759;
    end else begin
        grp_fu_733_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state43) | ((1'b1 == ap_CS_fsm_state22) & (grp_generic_sincos_float_s_fu_693_ap_done == 1'b1)))) begin
        grp_fu_736_ce = 1'b1;
    end else begin
        grp_fu_736_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_736_p0 = reg_759;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_736_p0 = grp_generic_sincos_float_s_fu_693_ap_return_1;
    end else begin
        grp_fu_736_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state41) | ((1'b1 == ap_CS_fsm_state42) & (grp_sin_or_cos_float_s_fu_720_ap_done == 1'b1)))) begin
        grp_fu_740_ce = 1'b1;
    end else begin
        grp_fu_740_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_sin_or_cos_float_s_fu_720_t_in = select_ln935_5_reg_6204;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_sin_or_cos_float_s_fu_720_t_in = select_ln935_7_reg_5749;
    end else begin
        grp_sin_or_cos_float_s_fu_720_t_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        sine_reconstructor_16_1075_read = grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1075_read;
    end else begin
        sine_reconstructor_16_1075_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        sine_reconstructor_16_1075_write = grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1075_write;
    end else begin
        sine_reconstructor_16_1075_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        sine_reconstructor_16_1176_read = grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1176_read;
    end else begin
        sine_reconstructor_16_1176_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        sine_reconstructor_16_1176_write = grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1176_write;
    end else begin
        sine_reconstructor_16_1176_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        sine_reconstructor_16_1277_read = grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1277_read;
    end else begin
        sine_reconstructor_16_1277_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        sine_reconstructor_16_1277_write = grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1277_write;
    end else begin
        sine_reconstructor_16_1277_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        sine_reconstructor_16_1378_read = grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1378_read;
    end else begin
        sine_reconstructor_16_1378_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        sine_reconstructor_16_1378_write = grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1378_write;
    end else begin
        sine_reconstructor_16_1378_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        sine_reconstructor_16_873_read = grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_873_read;
    end else begin
        sine_reconstructor_16_873_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        sine_reconstructor_16_873_write = grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_873_write;
    end else begin
        sine_reconstructor_16_873_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        sine_reconstructor_16_974_read = grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_974_read;
    end else begin
        sine_reconstructor_16_974_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        sine_reconstructor_16_974_write = grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_974_write;
    end else begin
        sine_reconstructor_16_974_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        sliding_window_buffer_samples_sample_V_ce0 = 1'b1;
    end else begin
        sliding_window_buffer_samples_sample_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        this_A_address0 = zext_ln430_fu_2577_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        this_A_address0 = zext_ln426_fu_2563_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        this_A_address0 = grp_computeLeastSquaresSolution_fu_631_A_address0;
    end else begin
        this_A_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state26))) begin
        this_A_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        this_A_ce0 = grp_computeLeastSquaresSolution_fu_631_A_ce0;
    end else begin
        this_A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        this_A_ce1 = 1'b1;
    end else begin
        this_A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        this_A_d0 = cos_val_fu_342;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        this_A_d0 = sin_val_reg_593;
    end else begin
        this_A_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((cmp20_reg_5600 == 1'd1) & (1'b1 == ap_CS_fsm_state26)))) begin
        this_A_we0 = 1'b1;
    end else begin
        this_A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        this_A_we1 = 1'b1;
    end else begin
        this_A_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        this_amplitudes_s_ce0 = 1'b1;
    end else begin
        this_amplitudes_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        this_amplitudes_s_we0 = 1'b1;
    end else begin
        this_amplitudes_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        this_b_address0 = zext_ln22_reg_5664;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        this_b_address0 = grp_computeLeastSquaresSolution_fu_631_b_address0;
    end else begin
        this_b_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        this_b_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        this_b_ce0 = grp_computeLeastSquaresSolution_fu_631_b_ce0;
    end else begin
        this_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        this_b_we0 = 1'b1;
    end else begin
        this_b_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        this_offsets_s_ce0 = 1'b1;
    end else begin
        this_offsets_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        this_offsets_s_we0 = 1'b1;
    end else begin
        this_offsets_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        this_times_address0 = zext_ln22_fu_1064_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        this_times_address0 = zext_ln524_fu_827_p1;
    end else begin
        this_times_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state2))) begin
        this_times_ce0 = 1'b1;
    end else begin
        this_times_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        this_x_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        this_x_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        this_x_address0 = grp_computeLeastSquaresSolution_fu_631_x_address0;
    end else begin
        this_x_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28))) begin
        this_x_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        this_x_ce0 = grp_computeLeastSquaresSolution_fu_631_x_ce0;
    end else begin
        this_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        this_x_ce1 = 1'b1;
    end else begin
        this_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        this_x_we0 = grp_computeLeastSquaresSolution_fu_631_x_we0;
    end else begin
        this_x_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln362_fu_779_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln379_fu_865_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln385_fu_903_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln392_fu_1053_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((cmp20_reg_5600 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_sin_or_cos_float_s_fu_720_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (grp_generic_sincos_float_s_fu_693_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state27 : begin
            if (((grp_computeLeastSquaresSolution_fu_631_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((cmp20_reg_5600 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == ap_CS_fsm_state32) & (grp_atan2_cordic_float_s_fu_712_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((1'b1 == ap_CS_fsm_state42) & (grp_sin_or_cos_float_s_fu_720_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_2_fu_3603_p2 = (12'd1075 - zext_ln455_2_fu_3589_p1);

assign F2_3_fu_4248_p2 = (12'd1075 - zext_ln455_4_fu_4234_p1);

assign F2_4_fu_4557_p2 = (12'd1075 - zext_ln455_6_fu_4530_p1);

assign F2_5_fu_2363_p2 = (12'd1075 - zext_ln455_5_fu_2336_p1);

assign F2_6_fu_1532_p2 = (12'd1075 - zext_ln455_3_fu_1505_p1);

assign F2_fu_2066_p2 = (12'd1075 - zext_ln455_fu_2034_p1);

assign LD_11_fu_4193_p1 = p_Result_226_fu_4181_p5[31:0];

assign LD_13_fu_5181_p1 = p_Result_232_fu_5169_p5[31:0];

assign LD_14_fu_5493_p1 = p_Result_236_fu_5481_p5[31:0];

assign LD_15_fu_1983_p1 = p_Result_197_fu_1971_p5[31:0];

assign LD_18_fu_1453_p1 = p_Result_205_fu_1441_p5[31:0];

assign LD_7_fu_3231_p1 = p_Result_215_fu_3219_p5[31:0];

assign LD_9_fu_3547_p1 = p_Result_220_fu_3535_p5[31:0];

assign LD_fu_3170_p1 = p_Result_211_fu_3158_p5[31:0];

assign NZeros_1_fu_3288_p2 = (trunc_ln1074_reg_6046 + NZeros_fu_3278_p1);

assign NZeros_3_fu_3293_p3 = ((hitNonZero_fu_3282_p2[0:0] == 1'b1) ? NZeros_1_fu_3288_p2 : NZeros_fu_3278_p1);

assign NZeros_fu_3278_p1 = tmp_14_fu_3270_p3[31:0];

assign add_i18_fu_961_p2 = ($signed(buffer_idx_cast_fu_942_p2) + $signed(4'd10));

assign add_ln1192_fu_3048_p2 = (trunc_ln1115_fu_3031_p1 + trunc_ln1115_1_fu_3044_p1);

assign add_ln362_fu_785_p2 = (i_reg_535 + 4'd1);

assign add_ln365_fu_796_p2 = ($signed(i_reg_535) + $signed(4'd15));

assign add_ln379_fu_854_p2 = (k_reg_546 + 4'd1);

assign add_ln385_fu_897_p2 = (i_12_reg_571 + 4'd1);

assign add_ln392_fu_998_p2 = (j_reg_582 + 4'd1);

assign add_ln396_fu_1059_p2 = (tmp_40_reg_5636 + zext_ln392_1_fu_1049_p1);

assign add_ln415_11_fu_4710_p2 = ($signed(sext_ln591_5_fu_4671_p1) + $signed(zext_ln415_13_fu_4706_p1));

assign add_ln415_6_fu_3770_p2 = ($signed(sext_ln591_1_fu_3739_p1) + $signed(zext_ln415_7_fu_3766_p1));

assign add_ln415_7_fu_1685_p2 = ($signed(sext_ln591_2_fu_1646_p1) + $signed(zext_ln415_10_fu_1681_p1));

assign add_ln415_8_fu_4451_p2 = ($signed(sext_ln591_3_fu_4420_p1) + $signed(zext_ln415_8_fu_4447_p1));

assign add_ln415_9_fu_2520_p2 = ($signed(sext_ln591_4_fu_2481_p1) + $signed(zext_ln415_12_fu_2516_p1));

assign add_ln415_fu_2250_p2 = ($signed(sext_ln591_fu_2219_p1) + $signed(zext_ln415_9_fu_2246_p1));

assign add_ln426_fu_2557_p2 = (trunc_ln425_fu_2553_p1 + 8'd1);

assign add_ln430_fu_2572_p2 = (trunc_ln425_reg_5946 + 8'd2);

assign add_ln446_1_fu_1039_p2 = (sub_ln446_fu_1033_p2 + ch_reg_5604);

assign add_ln446_fu_1008_p2 = (zext_ln392_reg_5641 + zext_ln446_fu_1004_p1);

assign add_ln524_fu_822_p2 = (shl_ln_fu_815_p3 + p_read2);

assign add_ln581_2_fu_3619_p2 = ($signed(F2_2_fu_3603_p2) + $signed(12'd4057));

assign add_ln581_3_fu_1548_p2 = ($signed(F2_6_fu_1532_p2) + $signed(12'd4057));

assign add_ln581_4_fu_4264_p2 = ($signed(F2_3_fu_4248_p2) + $signed(12'd4057));

assign add_ln581_5_fu_2379_p2 = ($signed(F2_5_fu_2363_p2) + $signed(12'd4057));

assign add_ln581_6_fu_4573_p2 = ($signed(F2_4_fu_4557_p2) + $signed(12'd4057));

assign add_ln581_fu_2082_p2 = ($signed(F2_fu_2066_p2) + $signed(12'd4057));

assign add_ln591_2_fu_3743_p2 = ($signed(trunc_ln575_reg_6116) + $signed(11'd2008));

assign add_ln591_3_fu_1656_p2 = ($signed(trunc_ln575_6_fu_1538_p1) + $signed(11'd2008));

assign add_ln591_4_fu_4424_p2 = ($signed(trunc_ln575_2_reg_6233) + $signed(11'd2008));

assign add_ln591_5_fu_2491_p2 = ($signed(trunc_ln575_5_fu_2369_p1) + $signed(11'd2008));

assign add_ln591_6_fu_4681_p2 = ($signed(trunc_ln575_3_fu_4563_p1) + $signed(11'd2008));

assign add_ln591_fu_2223_p2 = ($signed(trunc_ln575_4_reg_5870) + $signed(11'd2008));

assign add_ln954_1_fu_2953_p2 = ($signed(sub_ln944_1_fu_2819_p2) + $signed(32'd4294967271));

assign add_ln954_2_fu_1889_p2 = ($signed(sub_ln944_2_reg_5809) + $signed(32'd4294967271));

assign add_ln954_3_fu_1345_p2 = ($signed(sub_ln944_3_fu_1211_p2) + $signed(32'd4294967271));

assign add_ln954_4_fu_3438_p2 = ($signed(sub_ln944_4_reg_6070) + $signed(32'd4294967271));

assign add_ln954_5_fu_4099_p2 = ($signed(sub_ln944_5_reg_6183) + $signed(32'd4294967271));

assign add_ln954_6_fu_5087_p2 = ($signed(sub_ln944_6_reg_6342) + $signed(32'd4294967271));

assign add_ln954_7_fu_5399_p2 = ($signed(sub_ln944_7_reg_6379) + $signed(32'd4294967271));

assign add_ln954_fu_2758_p2 = ($signed(sub_ln944_fu_2634_p2) + $signed(32'd4294967271));

assign add_ln964_1_fu_3206_p2 = (sub_ln964_1_fu_3201_p2 + select_ln943_1_fu_3194_p3);

assign add_ln964_2_fu_1958_p2 = (sub_ln964_2_fu_1953_p2 + select_ln943_6_fu_1945_p3);

assign add_ln964_3_fu_1428_p2 = (sub_ln964_3_fu_1423_p2 + select_ln943_7_fu_1416_p3);

assign add_ln964_4_fu_3521_p2 = (sub_ln964_4_fu_3516_p2 + select_ln943_2_fu_3508_p3);

assign add_ln964_5_fu_4168_p2 = (sub_ln964_5_fu_4163_p2 + select_ln943_3_fu_4155_p3);

assign add_ln964_6_fu_5156_p2 = (sub_ln964_6_fu_5151_p2 + select_ln943_4_fu_5143_p3);

assign add_ln964_7_fu_5468_p2 = (sub_ln964_7_fu_5463_p2 + select_ln943_5_fu_5455_p3);

assign add_ln964_fu_3145_p2 = (sub_ln964_fu_3140_p2 + select_ln943_fu_3132_p3);

assign amplitude_V_1_fu_4814_p3 = ((icmp_ln571_4_reg_6226[0:0] == 1'b1) ? 60'd0 : select_ln603_1_reg_6295);

assign and_ln581_2_fu_4489_p2 = (xor_ln582_2_fu_4483_p2 & icmp_ln581_4_reg_6238);

assign and_ln581_3_fu_4738_p2 = (xor_ln582_3_fu_4732_p2 & icmp_ln581_6_fu_4567_p2);

assign and_ln581_4_fu_2288_p2 = (xor_ln582_4_fu_2282_p2 & icmp_ln581_reg_5875);

assign and_ln581_fu_3808_p2 = (xor_ln582_fu_3802_p2 & icmp_ln581_2_reg_6121);

assign and_ln582_2_fu_4462_p2 = (xor_ln571_2_fu_4457_p2 & icmp_ln582_4_reg_6244);

assign and_ln582_3_fu_4721_p2 = (xor_ln571_3_fu_4716_p2 & icmp_ln582_6_fu_4593_p2);

assign and_ln582_4_fu_2261_p2 = (xor_ln571_4_fu_2256_p2 & icmp_ln582_reg_5881);

assign and_ln582_fu_3781_p2 = (xor_ln571_fu_3776_p2 & icmp_ln582_2_reg_6127);

assign and_ln603_2_fu_4517_p2 = (xor_ln581_2_fu_4511_p2 & icmp_ln603_4_reg_6255);

assign and_ln603_3_fu_4756_p2 = (xor_ln581_3_fu_4750_p2 & icmp_ln603_6_fu_4613_p2);

assign and_ln603_4_fu_2316_p2 = (xor_ln581_4_fu_2310_p2 & icmp_ln603_reg_5892);

assign and_ln603_fu_3836_p2 = (xor_ln581_fu_3830_p2 & icmp_ln603_2_reg_6138);

assign and_ln949_10_fu_5047_p2 = (xor_ln949_4_fu_5027_p2 & p_Result_231_fu_5033_p3);

assign and_ln949_11_fu_5319_p2 = (tmp_V_32_fu_5217_p3 & or_ln949_12_fu_5313_p2);

assign and_ln949_12_fu_5359_p2 = (xor_ln949_5_fu_5339_p2 & p_Result_235_fu_5345_p3);

assign and_ln949_13_fu_1809_p2 = (tmp_V_26_fu_1709_p3 & or_ln949_13_fu_1803_p2);

assign and_ln949_14_fu_1849_p2 = (xor_ln949_6_fu_1829_p2 & p_Result_196_fu_1835_p3);

assign and_ln949_15_fu_1275_p2 = (tmp_V_27_fu_1176_p3 & or_ln949_14_fu_1269_p2);

assign and_ln949_16_fu_1315_p2 = (xor_ln949_7_fu_1295_p2 & p_Result_204_fu_1301_p3);

assign and_ln949_2_fu_2738_p2 = (xor_ln949_fu_2718_p2 & p_Result_210_fu_2724_p3);

assign and_ln949_3_fu_2883_p2 = (tmp_V_29_fu_2783_p3 & or_ln949_fu_2877_p2);

assign and_ln949_4_fu_2923_p2 = (xor_ln949_1_fu_2903_p2 & p_Result_214_fu_2909_p3);

assign and_ln949_5_fu_3372_p2 = (ret_V_8_reg_6061 & or_ln949_9_fu_3366_p2);

assign and_ln949_6_fu_3410_p2 = (xor_ln949_2_fu_3391_p2 & p_Result_219_fu_3397_p3);

assign and_ln949_7_fu_4019_p2 = (tmp_V_30_fu_3919_p3 & or_ln949_10_fu_4013_p2);

assign and_ln949_8_fu_4059_p2 = (xor_ln949_3_fu_4039_p2 & p_Result_225_fu_4045_p3);

assign and_ln949_9_fu_5007_p2 = (tmp_V_31_fu_4906_p3 & or_ln949_11_fu_5001_p2);

assign and_ln949_fu_2698_p2 = (tmp_V_28_fu_2596_p3 & or_ln949_8_fu_2692_p2);

assign angle_2_fu_3890_p2 = (angle_fu_3868_p4 + zext_ln415_11_fu_3886_p1);

assign angle_V_1_fu_1152_p2 = (trunc_ln708_5_reg_5689 + zext_ln415_15_fu_1149_p1);

assign angle_V_fu_1135_p2 = (trunc_ln_fu_1113_p4 + zext_ln415_fu_1131_p1);

assign angle_fu_3868_p4 = {{ret_V_9_fu_3863_p2[176:117]}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return = rhs_fu_346;

assign ashr_ln586_2_fu_3698_p2 = $signed(man_V_27_fu_3684_p3) >>> zext_ln586_2_fu_3695_p1;

assign ashr_ln586_3_fu_1612_p2 = $signed(man_V_26_fu_1525_p3) >>> zext_ln586_3_fu_1608_p1;

assign ashr_ln586_4_fu_4379_p2 = $signed(man_V_28_fu_4365_p3) >>> zext_ln586_4_fu_4376_p1;

assign ashr_ln586_5_fu_2448_p2 = $signed(man_V_25_fu_2356_p3) >>> zext_ln586_5_fu_2444_p1;

assign ashr_ln586_6_fu_4627_p2 = $signed(man_V_29_fu_4550_p3) >>> zext_ln586_6_fu_4623_p1;

assign ashr_ln586_fu_2178_p2 = $signed(man_V_fu_2166_p3) >>> zext_ln586_fu_2175_p1;

assign bitcast_ln702_1_fu_1618_p1 = reg_759;

assign bitcast_ln702_2_fu_3704_p1 = v_assign_8_reg_6087;

assign bitcast_ln702_4_fu_2454_p1 = cos_val_f_reg_5841;

assign bitcast_ln702_6_fu_4385_p1 = v_assign_9_reg_6209;

assign bitcast_ln702_8_fu_4633_p1 = reg_759;

assign bitcast_ln702_fu_2184_p1 = sin_val_f_reg_5835;

assign bitcast_ln744_1_fu_1987_p1 = LD_15_fu_1983_p1;

assign bitcast_ln744_2_fu_1457_p1 = LD_18_fu_1453_p1;

assign bitcast_ln744_3_fu_3235_p1 = LD_7_fu_3231_p1;

assign bitcast_ln744_4_fu_3551_p1 = LD_9_fu_3547_p1;

assign bitcast_ln744_5_fu_4197_p1 = LD_11_fu_4193_p1;

assign bitcast_ln744_6_fu_5185_p1 = LD_13_fu_5181_p1;

assign bitcast_ln744_7_fu_5497_p1 = LD_14_fu_5493_p1;

assign bitcast_ln744_fu_3174_p1 = LD_fu_3170_p1;

assign buffer_idx_cast_fu_942_p2 = (tmp160_fu_936_p2 + empty_152_reg_5577);

assign buffer_idx_fu_931_p2 = ($signed(tmp159_cast_fu_927_p1) + $signed(sext_ln524_reg_5572));

assign cmp20_fu_871_p2 = ((k_reg_546 == 4'd0) ? 1'b1 : 1'b0);

assign cmp_i_fu_947_p2 = (($signed(buffer_idx_fu_931_p2) < $signed(6'd54)) ? 1'b1 : 1'b0);

assign empty_152_fu_850_p0 = sliding_window_front_ptr_s;

assign empty_152_fu_850_p1 = empty_152_fu_850_p0[3:0];

assign empty_153_fu_970_p3 = ((tmp_86_fu_953_p3[0:0] == 1'b1) ? add_i18_fu_961_p2 : buffer_idx_cast_fu_942_p2);

assign empty_fu_765_p1 = p_read[9:0];

assign exp_tmp_2_fu_3579_p4 = {{ireg_7_fu_3563_p1[62:52]}};

assign exp_tmp_4_fu_4224_p4 = {{ireg_8_fu_4208_p1[62:52]}};

assign exp_tmp_fu_2024_p4 = {{ireg_fu_2008_p1[62:52]}};

assign grp_atan2_cordic_float_s_fu_712_ap_start = grp_atan2_cordic_float_s_fu_712_ap_start_reg;

assign grp_computeLeastSquaresSolution_fu_631_ap_start = grp_computeLeastSquaresSolution_fu_631_ap_start_reg;

assign grp_fu_1073_ce = 1'b1;

assign grp_fu_1073_p0 = sext_ln1118_fu_1069_p1;

assign grp_fu_1073_p1 = 177'd52198661331302692201578778714544537600;

assign grp_fu_1073_p2 = grp_fu_1220_p_dout0;

assign grp_fu_1216_p_ce = 1'b1;

assign grp_fu_1216_p_din0 = sext_ln379_fu_832_p1;

assign grp_fu_1216_p_din1 = 177'd52198661331302692201578778714544537600;

assign grp_fu_1220_p_ce = 1'b1;

assign grp_fu_1220_p_din0 = sext_ln1118_fu_1069_p1;

assign grp_fu_1220_p_din1 = 177'd52198661331302692201578778714544537600;

assign grp_fu_753_p1 = this_x_q0;

assign grp_fu_753_p2 = ($signed(60'd0) - $signed(grp_fu_753_p1));

assign grp_fu_836_ce = 1'b1;

assign grp_fu_836_p0 = sext_ln379_fu_832_p1;

assign grp_fu_836_p1 = 177'd52198661331302692201578778714544537600;

assign grp_fu_836_p2 = grp_fu_1216_p_dout0;

assign grp_generic_sincos_float_s_fu_693_ap_start = grp_generic_sincos_float_s_fu_693_ap_start_reg;

assign grp_sin_or_cos_float_s_fu_720_ap_start = grp_sin_or_cos_float_s_fu_720_ap_start_reg;

assign hitNonZero_fu_3282_p2 = ((t_10_fu_3260_p4 == 64'd0) ? 1'b1 : 1'b0);

assign i_16_cast_fu_917_p1 = i_12_reg_571;

assign icmp_ln1495_fu_4872_p2 = (($signed(sine_val_1_fu_4867_p2) < $signed(offset_V_reg_5951)) ? 1'b1 : 1'b0);

assign icmp_ln362_fu_779_p2 = ((i_reg_535 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln365_fu_791_p2 = (($signed(zext_ln362_1_fu_775_p1) > $signed(p_read)) ? 1'b1 : 1'b0);

assign icmp_ln379_fu_865_p2 = ((k_reg_546 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln385_fu_903_p2 = ((i_12_reg_571 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln392_fu_1053_p2 = ((j_reg_582 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln571_2_fu_3597_p2 = ((trunc_ln555_fu_3567_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_3_fu_1499_p2 = ((trunc_ln555_6_fu_1473_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_4_fu_4242_p2 = ((trunc_ln555_2_fu_4212_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_5_fu_2160_p2 = ((trunc_ln555_5_fu_2134_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_6_fu_4342_p2 = ((trunc_ln555_3_fu_4316_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_2060_p2 = ((trunc_ln555_4_fu_2012_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln581_2_fu_3613_p2 = (($signed(F2_2_fu_3603_p2) > $signed(12'd39)) ? 1'b1 : 1'b0);

assign icmp_ln581_3_fu_1542_p2 = (($signed(F2_6_fu_1532_p2) > $signed(12'd39)) ? 1'b1 : 1'b0);

assign icmp_ln581_4_fu_4258_p2 = (($signed(F2_3_fu_4248_p2) > $signed(12'd39)) ? 1'b1 : 1'b0);

assign icmp_ln581_5_fu_2373_p2 = (($signed(F2_5_fu_2363_p2) > $signed(12'd39)) ? 1'b1 : 1'b0);

assign icmp_ln581_6_fu_4567_p2 = (($signed(F2_4_fu_4557_p2) > $signed(12'd39)) ? 1'b1 : 1'b0);

assign icmp_ln581_fu_2076_p2 = (($signed(F2_fu_2066_p2) > $signed(12'd39)) ? 1'b1 : 1'b0);

assign icmp_ln582_2_fu_3639_p2 = ((F2_2_fu_3603_p2 == 12'd39) ? 1'b1 : 1'b0);

assign icmp_ln582_3_fu_1568_p2 = ((F2_6_fu_1532_p2 == 12'd39) ? 1'b1 : 1'b0);

assign icmp_ln582_4_fu_4284_p2 = ((F2_3_fu_4248_p2 == 12'd39) ? 1'b1 : 1'b0);

assign icmp_ln582_5_fu_2399_p2 = ((F2_5_fu_2363_p2 == 12'd39) ? 1'b1 : 1'b0);

assign icmp_ln582_6_fu_4593_p2 = ((F2_4_fu_4557_p2 == 12'd39) ? 1'b1 : 1'b0);

assign icmp_ln582_fu_2102_p2 = ((F2_fu_2066_p2 == 12'd39) ? 1'b1 : 1'b0);

assign icmp_ln585_2_fu_3645_p2 = ((sh_amt_2_fu_3631_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_3_fu_1598_p2 = ((sh_amt_6_fu_1560_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_4_fu_4290_p2 = ((sh_amt_3_fu_4276_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_5_fu_2434_p2 = ((sh_amt_5_fu_2391_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_6_fu_4607_p2 = ((sh_amt_4_fu_4585_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_2108_p2 = ((sh_amt_fu_2094_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln591_2_fu_3661_p2 = (($signed(add_ln581_2_fu_3619_p2) > $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln591_3_fu_1650_p2 = (($signed(add_ln581_3_fu_1548_p2) > $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln591_4_fu_4306_p2 = (($signed(add_ln581_4_fu_4264_p2) > $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln591_5_fu_2485_p2 = (($signed(add_ln581_5_fu_2379_p2) > $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln591_6_fu_4675_p2 = (($signed(add_ln581_6_fu_4573_p2) > $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln591_fu_2124_p2 = (($signed(add_ln581_fu_2082_p2) > $signed(12'd54)) ? 1'b1 : 1'b0);

assign icmp_ln603_2_fu_3651_p2 = ((sh_amt_2_fu_3631_p3 < 12'd60) ? 1'b1 : 1'b0);

assign icmp_ln603_3_fu_1578_p2 = ((sh_amt_6_fu_1560_p3 < 12'd60) ? 1'b1 : 1'b0);

assign icmp_ln603_4_fu_4296_p2 = ((sh_amt_3_fu_4276_p3 < 12'd60) ? 1'b1 : 1'b0);

assign icmp_ln603_5_fu_2409_p2 = ((sh_amt_5_fu_2391_p3 < 12'd60) ? 1'b1 : 1'b0);

assign icmp_ln603_6_fu_4613_p2 = ((sh_amt_4_fu_4585_p3 < 12'd60) ? 1'b1 : 1'b0);

assign icmp_ln603_fu_2114_p2 = ((sh_amt_fu_2094_p3 < 12'd60) ? 1'b1 : 1'b0);

assign icmp_ln935_1_fu_3186_p2 = ((amplitude_V_reg_5961 == 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_2_fu_1699_p2 = ((angle_V_reg_5699 == 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_3_fu_1171_p2 = ((angle_V_1_reg_5712 == 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_4_fu_3315_p2 = ((ret_V_8_reg_6061 == 121'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_5_fu_3909_p2 = ((angle_2_reg_6159 == 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_6_fu_4889_p2 = ((offset_V_reg_5951 == 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_7_fu_5197_p2 = ((amplitude_V_2_reg_622 == 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln935_fu_2582_p0 = this_x_q0;

assign icmp_ln935_fu_2582_p2 = ((icmp_ln935_fu_2582_p0 == 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln946_1_fu_2841_p2 = (($signed(tmp_92_fu_2831_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_2_fu_3335_p2 = (($signed(tmp_98_fu_3325_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_3_fu_3977_p2 = (($signed(tmp_105_fu_3967_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_4_fu_4965_p2 = (($signed(tmp_112_fu_4955_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_5_fu_5277_p2 = (($signed(tmp_116_fu_5267_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_6_fu_1767_p2 = (($signed(tmp_122_fu_1757_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_7_fu_1233_p2 = (($signed(tmp_130_fu_1223_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln946_fu_2656_p2 = (($signed(tmp_88_fu_2646_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln949_1_fu_2889_p2 = ((and_ln949_3_fu_2883_p2 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_2_fu_3377_p2 = ((and_ln949_5_fu_3372_p2 != 121'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_3_fu_4025_p2 = ((and_ln949_7_fu_4019_p2 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_4_fu_5013_p2 = ((and_ln949_9_fu_5007_p2 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_5_fu_5325_p2 = ((and_ln949_11_fu_5319_p2 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_6_fu_1815_p2 = ((and_ln949_13_fu_1809_p2 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_7_fu_1281_p2 = ((and_ln949_15_fu_1275_p2 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln949_fu_2704_p2 = ((and_ln949_fu_2698_p2 != 60'd0) ? 1'b1 : 1'b0);

assign icmp_ln954_1_fu_2917_p2 = (($signed(lsb_index_4_fu_2825_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln954_2_fu_1843_p2 = (($signed(lsb_index_9_fu_1751_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln954_3_fu_1309_p2 = (($signed(lsb_index_10_fu_1217_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln954_4_fu_3404_p2 = (($signed(lsb_index_5_fu_3320_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln954_5_fu_4053_p2 = (($signed(lsb_index_6_fu_3961_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln954_6_fu_5041_p2 = (($signed(lsb_index_7_fu_4949_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln954_7_fu_5353_p2 = (($signed(lsb_index_8_fu_5261_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln954_fu_2732_p2 = (($signed(lsb_index_fu_2640_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign idxprom16_fu_877_p1 = channels_q0;

assign ireg_5_fu_2130_p1 = grp_fu_736_p1;

assign ireg_6_fu_1469_p1 = grp_fu_733_p1;

assign ireg_7_fu_3563_p1 = grp_fu_733_p1;

assign ireg_8_fu_4208_p1 = grp_fu_733_p1;

assign ireg_9_fu_4312_p1 = grp_fu_736_p1;

assign ireg_fu_2008_p1 = grp_fu_733_p1;

assign l_10_fu_1207_p1 = tmp_21_fu_1199_p3[31:0];

assign l_4_fu_2815_p1 = tmp_12_fu_2807_p3[31:0];

assign l_6_fu_3951_p1 = tmp_17_fu_3943_p3[31:0];

assign l_7_fu_4939_p1 = tmp_19_fu_4931_p3[31:0];

assign l_8_fu_5251_p1 = tmp_22_fu_5243_p3[31:0];

assign l_9_fu_1741_p1 = tmp_s_fu_1733_p3[31:0];

assign l_fu_2630_p1 = tmp_fu_2622_p3[31:0];

assign lhs_9_fu_4833_p3 = {{offset_V_reg_5951}, {39'd0}};

assign lsb_index_10_fu_1217_p2 = ($signed(sub_ln944_3_fu_1211_p2) + $signed(32'd4294967272));

assign lsb_index_4_fu_2825_p2 = ($signed(sub_ln944_1_fu_2819_p2) + $signed(32'd4294967272));

assign lsb_index_5_fu_3320_p2 = ($signed(sub_ln944_4_reg_6070) + $signed(32'd4294967272));

assign lsb_index_6_fu_3961_p2 = ($signed(sub_ln944_5_fu_3955_p2) + $signed(32'd4294967272));

assign lsb_index_7_fu_4949_p2 = ($signed(sub_ln944_6_fu_4943_p2) + $signed(32'd4294967272));

assign lsb_index_8_fu_5261_p2 = ($signed(sub_ln944_7_fu_5255_p2) + $signed(32'd4294967272));

assign lsb_index_9_fu_1751_p2 = ($signed(sub_ln944_2_fu_1745_p2) + $signed(32'd4294967272));

assign lsb_index_fu_2640_p2 = ($signed(sub_ln944_fu_2634_p2) + $signed(32'd4294967272));

assign lshr_ln947_1_fu_2861_p2 = 60'd1152921504606846975 >> zext_ln947_1_fu_2857_p1;

assign lshr_ln947_2_fu_3350_p2 = 121'd2658455991569831745807614120560689151 >> zext_ln947_2_fu_3346_p1;

assign lshr_ln947_3_fu_3997_p2 = 60'd1152921504606846975 >> zext_ln947_3_fu_3993_p1;

assign lshr_ln947_4_fu_4985_p2 = 60'd1152921504606846975 >> zext_ln947_4_fu_4981_p1;

assign lshr_ln947_5_fu_5297_p2 = 60'd1152921504606846975 >> zext_ln947_5_fu_5293_p1;

assign lshr_ln947_6_fu_1787_p2 = 60'd1152921504606846975 >> zext_ln947_6_fu_1783_p1;

assign lshr_ln947_7_fu_1253_p2 = 60'd1152921504606846975 >> zext_ln947_7_fu_1249_p1;

assign lshr_ln947_fu_2676_p2 = 60'd1152921504606846975 >> zext_ln947_fu_2672_p1;

assign lshr_ln954_1_fu_2963_p2 = tmp_V_29_fu_2783_p3 >> zext_ln954_1_fu_2959_p1;

assign lshr_ln954_2_fu_1898_p2 = tmp_V_26_reg_5803 >> zext_ln954_2_fu_1894_p1;

assign lshr_ln954_3_fu_1355_p2 = tmp_V_27_fu_1176_p3 >> zext_ln954_3_fu_1351_p1;

assign lshr_ln954_4_fu_3447_p2 = ret_V_8_reg_6061 >> zext_ln954_4_fu_3443_p1;

assign lshr_ln954_5_fu_4108_p2 = tmp_V_30_reg_6177 >> zext_ln954_5_fu_4104_p1;

assign lshr_ln954_6_fu_5096_p2 = tmp_V_31_reg_6336 >> zext_ln954_6_fu_5092_p1;

assign lshr_ln954_7_fu_5408_p2 = tmp_V_32_reg_6373 >> zext_ln954_7_fu_5404_p1;

assign lshr_ln954_fu_3085_p2 = tmp_V_28_reg_5985 >> zext_ln954_fu_3082_p1;

assign m_1_fu_5433_p4 = {{m_47_fu_5427_p2[60:1]}};

assign m_2_fu_1923_p4 = {{m_50_fu_1917_p2[60:1]}};

assign m_32_fu_3104_p2 = (zext_ln951_fu_3097_p1 + zext_ln961_fu_3101_p1);

assign m_34_fu_2977_p3 = ((icmp_ln954_1_fu_2917_p2[0:0] == 1'b1) ? lshr_ln954_1_fu_2963_p2 : shl_ln955_1_fu_2939_p2);

assign m_35_fu_2993_p2 = (zext_ln951_3_fu_2985_p1 + zext_ln961_1_fu_2989_p1);

assign m_37_fu_3468_p3 = ((icmp_ln954_4_fu_3404_p2[0:0] == 1'b1) ? trunc_ln954_fu_3460_p1 : trunc_ln954_1_fu_3464_p1);

assign m_38_fu_3480_p2 = (m_37_fu_3468_p3 + zext_ln961_4_fu_3476_p1);

assign m_40_fu_4113_p3 = ((icmp_ln954_5_reg_6189[0:0] == 1'b1) ? lshr_ln954_5_fu_4108_p2 : shl_ln955_5_fu_4094_p2);

assign m_41_fu_4127_p2 = (zext_ln951_9_fu_4120_p1 + zext_ln961_5_fu_4124_p1);

assign m_43_fu_5101_p3 = ((icmp_ln954_6_reg_6348[0:0] == 1'b1) ? lshr_ln954_6_fu_5096_p2 : shl_ln955_6_fu_5082_p2);

assign m_44_fu_5115_p2 = (zext_ln951_11_fu_5108_p1 + zext_ln961_6_fu_5112_p1);

assign m_46_fu_5413_p3 = ((icmp_ln954_7_reg_6385[0:0] == 1'b1) ? lshr_ln954_7_fu_5408_p2 : shl_ln955_7_fu_5394_p2);

assign m_47_fu_5427_p2 = (zext_ln951_13_fu_5420_p1 + zext_ln961_7_fu_5424_p1);

assign m_49_fu_1903_p3 = ((icmp_ln954_2_reg_5815[0:0] == 1'b1) ? lshr_ln954_2_fu_1898_p2 : shl_ln955_2_fu_1884_p2);

assign m_50_fu_1917_p2 = (zext_ln951_4_fu_1910_p1 + zext_ln961_2_fu_1914_p1);

assign m_52_fu_1369_p3 = ((icmp_ln954_3_fu_1309_p2[0:0] == 1'b1) ? lshr_ln954_3_fu_1355_p2 : shl_ln955_3_fu_1331_p2);

assign m_53_fu_1385_p2 = (zext_ln951_6_fu_1377_p1 + zext_ln961_3_fu_1381_p1);

assign m_55_fu_3486_p4 = {{m_38_fu_3480_p2[63:1]}};

assign m_8_fu_4133_p4 = {{m_41_fu_4127_p2[60:1]}};

assign m_9_fu_5121_p4 = {{m_44_fu_5115_p2[60:1]}};

assign m_fu_3090_p3 = ((icmp_ln954_reg_5991[0:0] == 1'b1) ? lshr_ln954_fu_3085_p2 : shl_ln955_fu_3077_p2);

assign m_s_fu_3110_p4 = {{m_32_fu_3104_p2[60:1]}};

assign man_V_12_fu_4359_p2 = (54'd0 - zext_ln569_4_fu_4355_p1);

assign man_V_15_fu_4544_p2 = (54'd0 - zext_ln569_6_fu_4540_p1);

assign man_V_18_fu_2054_p2 = (54'd0 - zext_ln569_fu_2050_p1);

assign man_V_21_fu_2350_p2 = (54'd0 - zext_ln569_5_fu_2346_p1);

assign man_V_23_fu_1519_p2 = (54'd0 - zext_ln569_3_fu_1515_p1);

assign man_V_25_fu_2356_p3 = ((p_Result_200_reg_5908[0:0] == 1'b1) ? man_V_21_fu_2350_p2 : zext_ln569_5_fu_2346_p1);

assign man_V_26_fu_1525_p3 = ((p_Result_206_reg_5754[0:0] == 1'b1) ? man_V_23_fu_1519_p2 : zext_ln569_3_fu_1515_p1);

assign man_V_27_fu_3684_p3 = ((p_Result_216_reg_6098[0:0] == 1'b1) ? man_V_9_fu_3678_p2 : zext_ln569_2_fu_3674_p1);

assign man_V_28_fu_4365_p3 = ((p_Result_221_reg_6215[0:0] == 1'b1) ? man_V_12_fu_4359_p2 : zext_ln569_4_fu_4355_p1);

assign man_V_29_fu_4550_p3 = ((p_Result_227_reg_6271[0:0] == 1'b1) ? man_V_15_fu_4544_p2 : zext_ln569_6_fu_4540_p1);

assign man_V_9_fu_3678_p2 = (54'd0 - zext_ln569_2_fu_3674_p1);

assign man_V_fu_2166_p3 = ((p_Result_198_reg_5847[0:0] == 1'b1) ? man_V_18_reg_5858 : zext_ln569_reg_5853);

assign mul_ln425_fu_2544_p0 = zext_ln22_1_reg_5679;

assign mul_ln425_fu_2544_p1 = zext_ln727_reg_5615;

assign or_ln571_6_fu_4786_p2 = (and_ln582_3_fu_4721_p2 | and_ln581_3_fu_4738_p2);

assign or_ln571_7_fu_4800_p2 = (or_ln571_fu_4769_p2 | or_ln571_6_fu_4786_p2);

assign or_ln571_fu_4769_p2 = (icmp_ln571_6_reg_6287 | and_ln603_3_fu_4756_p2);

assign or_ln581_2_fu_4506_p2 = (or_ln582_2_fu_4479_p2 | icmp_ln581_4_reg_6238);

assign or_ln581_3_fu_4744_p2 = (or_ln582_3_fu_4727_p2 | icmp_ln581_6_fu_4567_p2);

assign or_ln581_4_fu_2305_p2 = (or_ln582_4_fu_2278_p2 | icmp_ln581_reg_5875);

assign or_ln581_fu_3825_p2 = (or_ln582_fu_3798_p2 | icmp_ln581_2_reg_6121);

assign or_ln582_2_fu_4479_p2 = (icmp_ln582_4_reg_6244 | icmp_ln571_4_reg_6226);

assign or_ln582_3_fu_4727_p2 = (icmp_ln582_6_fu_4593_p2 | icmp_ln571_6_reg_6287);

assign or_ln582_4_fu_2278_p2 = (icmp_ln582_reg_5881 | icmp_ln571_reg_5863);

assign or_ln582_fu_3798_p2 = (icmp_ln582_2_reg_6127 | icmp_ln571_2_reg_6109);

assign or_ln949_10_fu_4013_p2 = (shl_ln949_5_fu_4007_p2 | lshr_ln947_3_fu_3997_p2);

assign or_ln949_11_fu_5001_p2 = (shl_ln949_6_fu_4995_p2 | lshr_ln947_4_fu_4985_p2);

assign or_ln949_12_fu_5313_p2 = (shl_ln949_7_fu_5307_p2 | lshr_ln947_5_fu_5297_p2);

assign or_ln949_13_fu_1803_p2 = (shl_ln949_2_fu_1797_p2 | lshr_ln947_6_fu_1787_p2);

assign or_ln949_14_fu_1269_p2 = (shl_ln949_3_fu_1263_p2 | lshr_ln947_7_fu_1253_p2);

assign or_ln949_8_fu_2692_p2 = (shl_ln949_fu_2686_p2 | lshr_ln947_fu_2676_p2);

assign or_ln949_9_fu_3366_p2 = (shl_ln949_4_fu_3360_p2 | lshr_ln947_2_fu_3350_p2);

assign or_ln949_fu_2877_p2 = (shl_ln949_1_fu_2871_p2 | lshr_ln947_1_fu_2861_p2);

assign p_Result_127_fu_3124_p3 = m_32_fu_3104_p2[32'd25];

integer ap_tvar_int_0;

always @ (tmp_V_29_fu_2783_p3) begin
    for (ap_tvar_int_0 = 60 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 59 - 0) begin
            p_Result_130_fu_2789_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_130_fu_2789_p4[ap_tvar_int_0] = tmp_V_29_fu_2783_p3[59 - ap_tvar_int_0];
        end
    end
end

assign p_Result_137_fu_3752_p3 = man_V_27_fu_3684_p3[zext_ln591_2_fu_3748_p1];

assign p_Result_145_fu_3500_p3 = m_38_fu_3480_p2[32'd25];

assign p_Result_153_fu_4433_p3 = man_V_28_fu_4365_p3[zext_ln591_4_fu_4429_p1];

integer ap_tvar_int_1;

always @ (tmp_V_30_fu_3919_p3) begin
    for (ap_tvar_int_1 = 60 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 59 - 0) begin
            p_Result_155_fu_3925_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_155_fu_3925_p4[ap_tvar_int_1] = tmp_V_30_fu_3919_p3[59 - ap_tvar_int_1];
        end
    end
end

assign p_Result_158_fu_4147_p3 = m_41_fu_4127_p2[32'd25];

assign p_Result_162_fu_4691_p3 = man_V_29_fu_4550_p3[zext_ln591_6_fu_4687_p1];

integer ap_tvar_int_2;

always @ (tmp_V_31_fu_4906_p3) begin
    for (ap_tvar_int_2 = 60 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 59 - 0) begin
            p_Result_164_fu_4913_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_164_fu_4913_p4[ap_tvar_int_2] = tmp_V_31_fu_4906_p3[59 - ap_tvar_int_2];
        end
    end
end

assign p_Result_167_fu_5135_p3 = m_44_fu_5115_p2[32'd25];

integer ap_tvar_int_3;

always @ (tmp_V_32_fu_5217_p3) begin
    for (ap_tvar_int_3 = 60 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 59 - 0) begin
            p_Result_170_fu_5225_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            p_Result_170_fu_5225_p4[ap_tvar_int_3] = tmp_V_32_fu_5217_p3[59 - ap_tvar_int_3];
        end
    end
end

assign p_Result_173_fu_5447_p3 = m_47_fu_5427_p2[32'd25];

integer ap_tvar_int_4;

always @ (tmp_V_26_fu_1709_p3) begin
    for (ap_tvar_int_4 = 60 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 59 - 0) begin
            p_Result_176_fu_1715_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            p_Result_176_fu_1715_p4[ap_tvar_int_4] = tmp_V_26_fu_1709_p3[59 - ap_tvar_int_4];
        end
    end
end

assign p_Result_178_fu_1937_p3 = m_50_fu_1917_p2[32'd25];

assign p_Result_182_fu_2232_p3 = man_V_fu_2166_p3[zext_ln591_fu_2228_p1];

integer ap_tvar_int_5;

always @ (tmp_V_27_fu_1176_p3) begin
    for (ap_tvar_int_5 = 60 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 59 - 0) begin
            p_Result_186_fu_1181_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            p_Result_186_fu_1181_p4[ap_tvar_int_5] = tmp_V_27_fu_1176_p3[59 - ap_tvar_int_5];
        end
    end
end

assign p_Result_192_fu_2501_p3 = man_V_25_fu_2356_p3[zext_ln591_5_fu_2497_p1];

assign p_Result_193_fu_1666_p3 = man_V_26_fu_1525_p3[zext_ln591_3_fu_1662_p1];

assign p_Result_195_fu_1725_p3 = {{4'd15}, {p_Result_176_fu_1715_p4}};

assign p_Result_196_fu_1835_p3 = tmp_V_26_fu_1709_p3[lsb_index_9_fu_1751_p2];

assign p_Result_197_fu_1971_p5 = {{zext_ln951_5_fu_1933_p1[63:32]}, {tmp_24_fu_1964_p3}, {zext_ln951_5_fu_1933_p1[22:0]}};

assign p_Result_199_fu_2042_p3 = {{1'd1}, {trunc_ln565_4_fu_2038_p1}};

assign p_Result_201_fu_2339_p3 = {{1'd1}, {trunc_ln565_5_reg_5919}};

assign p_Result_203_fu_1191_p3 = {{4'd15}, {p_Result_186_fu_1181_p4}};

assign p_Result_204_fu_1301_p3 = tmp_V_27_fu_1176_p3[lsb_index_10_fu_1217_p2];

assign p_Result_205_fu_1441_p5 = {{zext_ln951_7_fu_1413_p1[63:32]}, {tmp_25_fu_1434_p3}, {zext_ln951_7_fu_1413_p1[22:0]}};

assign p_Result_207_fu_1508_p3 = {{1'd1}, {trunc_ln565_6_reg_5765}};

assign p_Result_208_fu_2588_p1 = this_x_q0;

assign p_Result_208_fu_2588_p3 = p_Result_208_fu_2588_p1[32'd59];

assign p_Result_209_fu_2614_p3 = {{4'd15}, {p_Result_s_fu_2604_p4}};

assign p_Result_210_fu_2724_p3 = tmp_V_28_fu_2596_p3[lsb_index_fu_2640_p2];

assign p_Result_211_fu_3158_p5 = {{zext_ln951_2_fu_3120_p1[63:32]}, {tmp_11_fu_3151_p3}, {zext_ln951_2_fu_3120_p1[22:0]}};

assign p_Result_212_fu_2776_p3 = amplitude_V_reg_5961[32'd59];

assign p_Result_213_fu_2799_p3 = {{4'd15}, {p_Result_130_fu_2789_p4}};

assign p_Result_214_fu_2909_p3 = tmp_V_29_fu_2783_p3[lsb_index_4_fu_2825_p2];

assign p_Result_215_fu_3219_p5 = {{zext_ln951_8_fu_3191_p1[63:32]}, {tmp_13_fu_3212_p3}, {zext_ln951_8_fu_3191_p1[22:0]}};

assign p_Result_217_fu_3667_p3 = {{1'd1}, {trunc_ln565_reg_6104}};

assign p_Result_218_fu_3054_p3 = {{add_ln1192_fu_3048_p2}, {7'd127}};

assign p_Result_219_fu_3397_p3 = ret_V_8_reg_6061[lsb_index_5_fu_3320_p2];

assign p_Result_220_fu_3535_p5 = {{zext_ln962_fu_3496_p1[63:32]}, {tmp_16_fu_3527_p3}, {zext_ln962_fu_3496_p1[22:0]}};

assign p_Result_222_fu_4348_p3 = {{1'd1}, {trunc_ln565_2_reg_6221}};

assign p_Result_224_fu_3935_p3 = {{4'd15}, {p_Result_155_fu_3925_p4}};

assign p_Result_225_fu_4045_p3 = tmp_V_30_fu_3919_p3[lsb_index_6_fu_3961_p2];

assign p_Result_226_fu_4181_p5 = {{zext_ln951_10_fu_4143_p1[63:32]}, {tmp_18_fu_4174_p3}, {zext_ln951_10_fu_4143_p1[22:0]}};

assign p_Result_228_fu_4533_p3 = {{1'd1}, {trunc_ln565_3_reg_6282}};

assign p_Result_229_fu_4894_p3 = offset_V_reg_5951[32'd59];

assign p_Result_230_fu_4923_p3 = {{4'd15}, {p_Result_164_fu_4913_p4}};

assign p_Result_231_fu_5033_p3 = tmp_V_31_fu_4906_p3[lsb_index_7_fu_4949_p2];

assign p_Result_232_fu_5169_p5 = {{zext_ln951_12_fu_5131_p1[63:32]}, {tmp_20_fu_5162_p3}, {zext_ln951_12_fu_5131_p1[22:0]}};

assign p_Result_233_fu_5203_p3 = amplitude_V_2_reg_622[32'd59];

assign p_Result_234_fu_5235_p3 = {{4'd15}, {p_Result_170_fu_5225_p4}};

assign p_Result_235_fu_5345_p3 = tmp_V_32_fu_5217_p3[lsb_index_8_fu_5261_p2];

assign p_Result_236_fu_5481_p5 = {{zext_ln951_14_fu_5443_p1[63:32]}, {tmp_23_fu_5474_p3}, {zext_ln951_14_fu_5443_p1[22:0]}};

integer ap_tvar_int_6;

always @ (tmp_V_28_fu_2596_p3) begin
    for (ap_tvar_int_6 = 60 - 1; ap_tvar_int_6 >= 0; ap_tvar_int_6 = ap_tvar_int_6 - 1) begin
        if (ap_tvar_int_6 > 59 - 0) begin
            p_Result_s_fu_2604_p4[ap_tvar_int_6] = 1'b0;
        end else begin
            p_Result_s_fu_2604_p4[ap_tvar_int_6] = tmp_V_28_fu_2596_p3[59 - ap_tvar_int_6];
        end
    end
end

assign p_shl1_cast_fu_1025_p3 = {{add_ln446_fu_1008_p2}, {2'd0}};

assign p_shl_cast_fu_1017_p3 = {{trunc_ln446_1_fu_1013_p1}, {4'd0}};

assign qb_2_fu_3760_p3 = ((icmp_ln591_2_reg_6149[0:0] == 1'b1) ? p_Result_216_reg_6098 : p_Result_137_fu_3752_p3);

assign qb_3_fu_4441_p3 = ((icmp_ln591_4_reg_6266[0:0] == 1'b1) ? p_Result_221_reg_6215 : p_Result_153_fu_4433_p3);

assign qb_4_fu_4699_p3 = ((icmp_ln591_6_fu_4675_p2[0:0] == 1'b1) ? p_Result_227_reg_6271 : p_Result_162_fu_4691_p3);

assign qb_5_fu_2509_p3 = ((icmp_ln591_5_fu_2485_p2[0:0] == 1'b1) ? p_Result_200_reg_5908 : p_Result_192_fu_2501_p3);

assign qb_6_fu_1674_p3 = ((icmp_ln591_3_fu_1650_p2[0:0] == 1'b1) ? p_Result_206_reg_5754 : p_Result_193_fu_1666_p3);

assign qb_fu_2240_p3 = ((icmp_ln591_reg_5903[0:0] == 1'b1) ? p_Result_198_reg_5847 : p_Result_182_fu_2232_p3);

assign r_V_48_fu_3025_p0 = sext_ln1116_fu_3021_p1;

assign r_V_48_fu_3025_p1 = sext_ln1116_fu_3021_p1;

assign r_V_49_fu_3038_p0 = sext_ln1116_1_fu_3035_p1;

assign r_V_49_fu_3038_p1 = sext_ln1116_1_fu_3035_p1;

assign ret_V_10_fu_4840_p2 = (r_V_44_fu_4827_p2 + lhs_9_fu_4833_p3);

assign ret_V_8_fu_3254_p2 = ($signed(sext_ln703_fu_3248_p1) + $signed(sext_ln703_1_fu_3251_p1));

assign ret_V_9_fu_3863_p2 = (rhs_9_fu_3855_p3 + r_V_reg_5582);

assign ret_V_fu_1090_p2 = (grp_fu_1220_p_dout0 + rhs_10_reg_5620);

assign rhs_10_fu_885_p3 = {{rhs_fu_346}, {117'd0}};

assign rhs_8_fu_3849_p3 = ((icmp_ln571_2_reg_6109[0:0] == 1'b1) ? 60'd0 : select_ln603_reg_6154);

assign rhs_9_fu_3855_p3 = {{rhs_8_fu_3849_p3}, {117'd0}};

assign sample_V_1_fu_1082_p3 = {{sliding_window_buffer_samples_sample_V_q0}, {39'd0}};

assign select_ln24_fu_978_p3 = ((cmp_i_fu_947_p2[0:0] == 1'b1) ? trunc_ln446_fu_967_p1 : empty_153_fu_970_p3);

assign select_ln365_fu_802_p3 = ((icmp_ln365_fu_791_p2[0:0] == 1'b1) ? i_reg_535 : add_ln365_fu_796_p2);

assign select_ln532_fu_4882_p3 = ((icmp_ln1495_fu_4872_p2[0:0] == 1'b1) ? sub_ln703_fu_4877_p2 : amplitude_V_1_reg_6305);

assign select_ln571_10_fu_4774_p3 = ((and_ln581_3_fu_4738_p2[0:0] == 1'b1) ? add_ln415_11_fu_4710_p2 : sext_ln585_fu_4603_p1);

assign select_ln571_11_fu_4792_p3 = ((or_ln571_fu_4769_p2[0:0] == 1'b1) ? select_ln571_fu_4762_p3 : sext_ln571_fu_4782_p1);

assign select_ln571_12_fu_4806_p3 = ((or_ln571_7_fu_4800_p2[0:0] == 1'b1) ? select_ln571_11_fu_4792_p3 : 60'd0);

assign select_ln571_13_fu_2329_p3 = ((icmp_ln571_reg_5863[0:0] == 1'b1) ? 60'd0 : select_ln603_2_fu_2321_p3);

assign select_ln571_fu_4762_p3 = ((icmp_ln571_6_reg_6287[0:0] == 1'b1) ? 60'd0 : shl_ln604_5_fu_4657_p2);

assign select_ln581_2_fu_4494_p3 = ((and_ln581_2_fu_4489_p2[0:0] == 1'b1) ? add_ln415_8_fu_4451_p2 : sext_ln582_1_fu_4475_p1);

assign select_ln581_5_fu_2293_p3 = ((and_ln581_4_fu_2288_p2[0:0] == 1'b1) ? add_ln415_fu_2250_p2 : sext_ln582_2_fu_2274_p1);

assign select_ln581_fu_3813_p3 = ((and_ln581_fu_3808_p2[0:0] == 1'b1) ? add_ln415_6_fu_3770_p2 : sext_ln582_fu_3794_p1);

assign select_ln582_1_fu_4467_p3 = ((and_ln582_2_fu_4462_p2[0:0] == 1'b1) ? man_V_28_fu_4365_p3 : 54'd0);

assign select_ln582_2_fu_2266_p3 = ((and_ln582_4_fu_2261_p2[0:0] == 1'b1) ? man_V_fu_2166_p3 : 54'd0);

assign select_ln582_fu_3786_p3 = ((and_ln582_fu_3781_p2[0:0] == 1'b1) ? man_V_27_fu_3684_p3 : 54'd0);

assign select_ln585_1_fu_4413_p3 = ((icmp_ln585_4_reg_6250[0:0] == 1'b1) ? ashr_ln586_4_fu_4379_p2 : trunc_ln588_5_cast_fu_4396_p3);

assign select_ln585_2_fu_4663_p3 = ((icmp_ln585_6_fu_4607_p2[0:0] == 1'b1) ? ashr_ln586_6_fu_4627_p2 : trunc_ln588_6_cast_fu_4645_p3);

assign select_ln585_3_fu_2212_p3 = ((icmp_ln585_reg_5887[0:0] == 1'b1) ? ashr_ln586_fu_2178_p2 : trunc_ln588_cast_fu_2195_p3);

assign select_ln585_4_fu_2473_p3 = ((icmp_ln585_5_fu_2434_p2[0:0] == 1'b1) ? ashr_ln586_5_fu_2448_p2 : trunc_ln588_4_cast_fu_2465_p3);

assign select_ln585_5_fu_1638_p3 = ((icmp_ln585_3_fu_1598_p2[0:0] == 1'b1) ? ashr_ln586_3_fu_1612_p2 : trunc_ln588_2_cast_fu_1630_p3);

assign select_ln585_fu_3732_p3 = ((icmp_ln585_2_reg_6133[0:0] == 1'b1) ? ashr_ln586_2_fu_3698_p2 : trunc_ln588_3_cast_fu_3715_p3);

assign select_ln603_1_fu_4522_p3 = ((and_ln603_2_fu_4517_p2[0:0] == 1'b1) ? shl_ln604_3_fu_4407_p2 : sext_ln581_1_fu_4502_p1);

assign select_ln603_2_fu_2321_p3 = ((and_ln603_4_fu_2316_p2[0:0] == 1'b1) ? shl_ln604_fu_2206_p2 : sext_ln581_2_fu_2301_p1);

assign select_ln603_fu_3841_p3 = ((and_ln603_fu_3836_p2[0:0] == 1'b1) ? shl_ln604_1_fu_3726_p2 : sext_ln581_fu_3821_p1);

assign select_ln935_1_fu_3178_p3 = ((icmp_ln935_reg_5975[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_fu_3174_p1);

assign select_ln935_3_fu_3239_p3 = ((icmp_ln935_1_fu_3186_p2[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_3_fu_3235_p1);

assign select_ln935_4_fu_3555_p3 = ((icmp_ln935_4_fu_3315_p2[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_4_fu_3551_p1);

assign select_ln935_5_fu_4201_p3 = ((icmp_ln935_5_reg_6172[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_5_fu_4197_p1);

assign select_ln935_6_fu_1991_p3 = ((icmp_ln935_2_reg_5798[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_1_fu_1987_p1);

assign select_ln935_7_fu_1461_p3 = ((icmp_ln935_3_reg_5729[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_2_fu_1457_p1);

assign select_ln943_1_fu_3194_p3 = ((p_Result_133_reg_6026[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_2_fu_3508_p3 = ((p_Result_145_fu_3500_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_3_fu_4155_p3 = ((p_Result_158_fu_4147_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_4_fu_5143_p3 = ((p_Result_167_fu_5135_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_5_fu_5455_p3 = ((p_Result_173_fu_5447_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_6_fu_1945_p3 = ((p_Result_178_fu_1937_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_7_fu_1416_p3 = ((p_Result_188_reg_5739[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln943_fu_3132_p3 = ((p_Result_127_fu_3124_p3[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln946_1_fu_2945_p3 = ((icmp_ln946_1_fu_2841_p2[0:0] == 1'b1) ? icmp_ln949_1_fu_2889_p2 : p_Result_214_fu_2909_p3);

assign select_ln946_2_fu_3430_p3 = ((icmp_ln946_2_fu_3335_p2[0:0] == 1'b1) ? icmp_ln949_2_fu_3377_p2 : p_Result_219_fu_3397_p3);

assign select_ln946_3_fu_4065_p3 = ((icmp_ln946_3_fu_3977_p2[0:0] == 1'b1) ? icmp_ln949_3_fu_4025_p2 : p_Result_225_fu_4045_p3);

assign select_ln946_4_fu_5053_p3 = ((icmp_ln946_4_fu_4965_p2[0:0] == 1'b1) ? icmp_ln949_4_fu_5013_p2 : p_Result_231_fu_5033_p3);

assign select_ln946_5_fu_5365_p3 = ((icmp_ln946_5_fu_5277_p2[0:0] == 1'b1) ? icmp_ln949_5_fu_5325_p2 : p_Result_235_fu_5345_p3);

assign select_ln946_6_fu_1855_p3 = ((icmp_ln946_6_fu_1767_p2[0:0] == 1'b1) ? icmp_ln949_6_fu_1815_p2 : p_Result_196_fu_1835_p3);

assign select_ln946_7_fu_1337_p3 = ((icmp_ln946_7_fu_1233_p2[0:0] == 1'b1) ? icmp_ln949_7_fu_1281_p2 : p_Result_204_fu_1301_p3);

assign select_ln946_fu_2750_p3 = ((icmp_ln946_fu_2656_p2[0:0] == 1'b1) ? icmp_ln949_fu_2704_p2 : p_Result_210_fu_2724_p3);

assign select_ln954_11_fu_5373_p3 = ((icmp_ln954_7_fu_5353_p2[0:0] == 1'b1) ? select_ln946_5_fu_5365_p3 : and_ln949_12_fu_5359_p2);

assign select_ln954_13_fu_1863_p3 = ((icmp_ln954_2_fu_1843_p2[0:0] == 1'b1) ? select_ln946_6_fu_1855_p3 : and_ln949_14_fu_1849_p2);

assign select_ln954_15_fu_1361_p3 = ((icmp_ln954_3_fu_1309_p2[0:0] == 1'b1) ? select_ln946_7_fu_1337_p3 : and_ln949_16_fu_1315_p2);

assign select_ln954_3_fu_2969_p3 = ((icmp_ln954_1_fu_2917_p2[0:0] == 1'b1) ? select_ln946_1_fu_2945_p3 : and_ln949_4_fu_2923_p2);

assign select_ln954_5_fu_3452_p3 = ((icmp_ln954_4_fu_3404_p2[0:0] == 1'b1) ? select_ln946_2_fu_3430_p3 : and_ln949_6_fu_3410_p2);

assign select_ln954_7_fu_4073_p3 = ((icmp_ln954_5_fu_4053_p2[0:0] == 1'b1) ? select_ln946_3_fu_4065_p3 : and_ln949_8_fu_4059_p2);

assign select_ln954_9_fu_5061_p3 = ((icmp_ln954_6_fu_5041_p2[0:0] == 1'b1) ? select_ln946_4_fu_5053_p3 : and_ln949_10_fu_5047_p2);

assign select_ln954_fu_2764_p3 = ((icmp_ln954_fu_2732_p2[0:0] == 1'b1) ? select_ln946_fu_2750_p3 : and_ln949_2_fu_2738_p2);

assign sext_ln1116_1_fu_3035_p1 = amplitude_V_reg_5961;

assign sext_ln1116_fu_3021_p0 = this_x_q0;

assign sext_ln1116_fu_3021_p1 = sext_ln1116_fu_3021_p0;

assign sext_ln1118_fu_1069_p1 = $signed(this_times_q0);

assign sext_ln379_fu_832_p1 = $signed(this_times_q0);

assign sext_ln524_fu_846_p0 = sliding_window_front_ptr_s;

assign sext_ln524_fu_846_p1 = sext_ln524_fu_846_p0;

assign sext_ln571_fu_4782_p1 = $signed(select_ln571_10_fu_4774_p3);

assign sext_ln581_1_fu_4502_p1 = $signed(select_ln581_2_fu_4494_p3);

assign sext_ln581_2_fu_2301_p1 = $signed(select_ln581_5_fu_2293_p3);

assign sext_ln581_fu_3821_p1 = $signed(select_ln581_fu_3813_p3);

assign sext_ln582_1_fu_4475_p1 = $signed(select_ln582_1_fu_4467_p3);

assign sext_ln582_2_fu_2274_p1 = $signed(select_ln582_2_fu_2266_p3);

assign sext_ln582_fu_3794_p1 = $signed(select_ln582_fu_3786_p3);

assign sext_ln583_2_fu_1695_p1 = man_V_26_fu_1525_p3;

assign sext_ln583_3_fu_3691_p1 = man_V_27_fu_3684_p3;

assign sext_ln583_4_fu_2535_p1 = man_V_25_fu_2356_p3;

assign sext_ln583_5_fu_4372_p1 = man_V_28_fu_4365_p3;

assign sext_ln583_6_fu_4599_p1 = man_V_29_fu_4550_p3;

assign sext_ln583_fu_2171_p1 = man_V_fu_2166_p3;

assign sext_ln585_fu_4603_p1 = man_V_29_fu_4550_p3;

assign sext_ln591_1_fu_3739_p1 = $signed(select_ln585_fu_3732_p3);

assign sext_ln591_2_fu_1646_p1 = $signed(select_ln585_5_fu_1638_p3);

assign sext_ln591_3_fu_4420_p1 = $signed(select_ln585_1_fu_4413_p3);

assign sext_ln591_4_fu_2481_p1 = $signed(select_ln585_4_fu_2473_p3);

assign sext_ln591_5_fu_4671_p1 = $signed(select_ln585_2_fu_4663_p3);

assign sext_ln591_fu_2219_p1 = $signed(select_ln585_3_fu_2212_p3);

assign sext_ln601_1_fu_1691_p1 = $signed(add_ln415_7_fu_1685_p2);

assign sext_ln601_fu_2526_p1 = $signed(add_ln415_9_fu_2520_p2);

assign sext_ln602_1_fu_1574_p1 = man_V_26_fu_1525_p3;

assign sext_ln602_fu_2405_p1 = man_V_25_fu_2356_p3;

assign sext_ln703_1_fu_3251_p1 = r_V_49_reg_6041;

assign sext_ln703_fu_3248_p1 = r_V_48_reg_6036;

assign sh_amt_2_fu_3631_p3 = ((icmp_ln581_2_fu_3613_p2[0:0] == 1'b1) ? add_ln581_2_fu_3619_p2 : sub_ln581_2_fu_3625_p2);

assign sh_amt_3_fu_4276_p3 = ((icmp_ln581_4_fu_4258_p2[0:0] == 1'b1) ? add_ln581_4_fu_4264_p2 : sub_ln581_4_fu_4270_p2);

assign sh_amt_4_fu_4585_p3 = ((icmp_ln581_6_fu_4567_p2[0:0] == 1'b1) ? add_ln581_6_fu_4573_p2 : sub_ln581_6_fu_4579_p2);

assign sh_amt_5_fu_2391_p3 = ((icmp_ln581_5_fu_2373_p2[0:0] == 1'b1) ? add_ln581_5_fu_2379_p2 : sub_ln581_5_fu_2385_p2);

assign sh_amt_6_fu_1560_p3 = ((icmp_ln581_3_fu_1542_p2[0:0] == 1'b1) ? add_ln581_3_fu_1548_p2 : sub_ln581_3_fu_1554_p2);

assign sh_amt_fu_2094_p3 = ((icmp_ln581_fu_2076_p2[0:0] == 1'b1) ? add_ln581_fu_2082_p2 : sub_ln581_fu_2088_p2);

assign shl_ln604_1_fu_3726_p2 = sext_ln583_3_fu_3691_p1 << zext_ln604_2_fu_3723_p1;

assign shl_ln604_2_fu_1592_p2 = sext_ln602_1_fu_1574_p1 << zext_ln604_3_fu_1588_p1;

assign shl_ln604_3_fu_4407_p2 = sext_ln583_5_fu_4372_p1 << zext_ln604_4_fu_4404_p1;

assign shl_ln604_4_fu_2423_p2 = sext_ln602_fu_2405_p1 << zext_ln604_5_fu_2419_p1;

assign shl_ln604_5_fu_4657_p2 = sext_ln583_6_fu_4599_p1 << zext_ln604_6_fu_4653_p1;

assign shl_ln604_fu_2206_p2 = sext_ln583_fu_2171_p1 << zext_ln604_fu_2203_p1;

assign shl_ln949_1_fu_2871_p2 = 60'd1 << zext_ln949_1_fu_2867_p1;

assign shl_ln949_2_fu_1797_p2 = 60'd1 << zext_ln949_2_fu_1793_p1;

assign shl_ln949_3_fu_1263_p2 = 60'd1 << zext_ln949_3_fu_1259_p1;

assign shl_ln949_4_fu_3360_p2 = 121'd1 << zext_ln949_4_fu_3356_p1;

assign shl_ln949_5_fu_4007_p2 = 60'd1 << zext_ln949_5_fu_4003_p1;

assign shl_ln949_6_fu_4995_p2 = 60'd1 << zext_ln949_6_fu_4991_p1;

assign shl_ln949_7_fu_5307_p2 = 60'd1 << zext_ln949_7_fu_5303_p1;

assign shl_ln949_fu_2686_p2 = 60'd1 << zext_ln949_fu_2682_p1;

assign shl_ln955_1_fu_2939_p2 = tmp_V_29_fu_2783_p3 << zext_ln955_1_fu_2935_p1;

assign shl_ln955_2_fu_1884_p2 = tmp_V_26_reg_5803 << zext_ln955_2_fu_1880_p1;

assign shl_ln955_3_fu_1331_p2 = tmp_V_27_fu_1176_p3 << zext_ln955_3_fu_1327_p1;

assign shl_ln955_4_fu_3425_p2 = ret_V_8_reg_6061 << zext_ln955_4_fu_3421_p1;

assign shl_ln955_5_fu_4094_p2 = tmp_V_30_reg_6177 << zext_ln955_5_fu_4090_p1;

assign shl_ln955_6_fu_5082_p2 = tmp_V_31_reg_6336 << zext_ln955_6_fu_5078_p1;

assign shl_ln955_7_fu_5394_p2 = tmp_V_32_reg_6373 << zext_ln955_7_fu_5390_p1;

assign shl_ln955_fu_3077_p2 = tmp_V_28_reg_5985 << zext_ln955_fu_3074_p1;

assign shl_ln_fu_815_p3 = {{p_read1}, {3'd0}};

assign sine_reconstructor_16_1075_din = grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1075_din;

assign sine_reconstructor_16_1176_din = grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1176_din;

assign sine_reconstructor_16_1277_din = grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1277_din;

assign sine_reconstructor_16_1378_din = grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_1378_din;

assign sine_reconstructor_16_873_din = grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_873_din;

assign sine_reconstructor_16_974_din = grp_computeLeastSquaresSolution_fu_631_sine_reconstructor_16_974_din;

assign sine_val_1_fu_4867_p2 = (sine_val_reg_6311 + zext_ln415_14_fu_4864_p1);

assign sliding_window_buffer_samples_sample_V_address0 = sliding_window_buffer_samples_sample_V_addr_reg_5651;

assign sub_ln446_fu_1033_p2 = (p_shl_cast_fu_1017_p3 - p_shl1_cast_fu_1025_p3);

assign sub_ln581_2_fu_3625_p2 = (12'd39 - F2_2_fu_3603_p2);

assign sub_ln581_3_fu_1554_p2 = (12'd39 - F2_6_fu_1532_p2);

assign sub_ln581_4_fu_4270_p2 = (12'd39 - F2_3_fu_4248_p2);

assign sub_ln581_5_fu_2385_p2 = (12'd39 - F2_5_fu_2363_p2);

assign sub_ln581_6_fu_4579_p2 = (12'd39 - F2_4_fu_4557_p2);

assign sub_ln581_fu_2088_p2 = (12'd39 - F2_fu_2066_p2);

assign sub_ln703_fu_4877_p2 = ($signed(60'd0) - $signed(amplitude_V_1_reg_6305));

assign sub_ln944_1_fu_2819_p2 = (32'd60 - l_4_fu_2815_p1);

assign sub_ln944_2_fu_1745_p2 = (32'd60 - l_9_fu_1741_p1);

assign sub_ln944_3_fu_1211_p2 = (32'd60 - l_10_fu_1207_p1);

assign sub_ln944_4_fu_3301_p2 = (32'd121 - NZeros_3_fu_3293_p3);

assign sub_ln944_5_fu_3955_p2 = (32'd60 - l_6_fu_3951_p1);

assign sub_ln944_6_fu_4943_p2 = (32'd60 - l_7_fu_4939_p1);

assign sub_ln944_7_fu_5255_p2 = (32'd60 - l_8_fu_5251_p1);

assign sub_ln944_fu_2634_p2 = (32'd60 - l_fu_2630_p1);

assign sub_ln947_1_fu_2851_p2 = (6'd21 - trunc_ln947_1_fu_2847_p1);

assign sub_ln947_2_fu_3341_p2 = (7'd18 - trunc_ln947_2_reg_6077);

assign sub_ln947_3_fu_3987_p2 = (6'd21 - trunc_ln947_3_fu_3983_p1);

assign sub_ln947_4_fu_4975_p2 = (6'd21 - trunc_ln947_4_fu_4971_p1);

assign sub_ln947_5_fu_5287_p2 = (6'd21 - trunc_ln947_5_fu_5283_p1);

assign sub_ln947_6_fu_1777_p2 = (6'd21 - trunc_ln947_6_fu_1773_p1);

assign sub_ln947_7_fu_1243_p2 = (6'd21 - trunc_ln947_7_fu_1239_p1);

assign sub_ln947_fu_2666_p2 = (6'd21 - trunc_ln947_fu_2662_p1);

assign sub_ln955_1_fu_2929_p2 = (32'd25 - sub_ln944_1_fu_2819_p2);

assign sub_ln955_2_fu_1875_p2 = (32'd25 - sub_ln944_2_reg_5809);

assign sub_ln955_3_fu_1321_p2 = (32'd25 - sub_ln944_3_fu_1211_p2);

assign sub_ln955_4_fu_3416_p2 = (32'd25 - sub_ln944_4_reg_6070);

assign sub_ln955_5_fu_4085_p2 = (32'd25 - sub_ln944_5_reg_6183);

assign sub_ln955_6_fu_5073_p2 = (32'd25 - sub_ln944_6_reg_6342);

assign sub_ln955_7_fu_5385_p2 = (32'd25 - sub_ln944_7_reg_6379);

assign sub_ln955_fu_2744_p2 = (32'd25 - sub_ln944_fu_2634_p2);

assign sub_ln964_1_fu_3201_p2 = (8'd21 - trunc_ln943_1_reg_6031);

assign sub_ln964_2_fu_1953_p2 = (8'd21 - trunc_ln943_6_reg_5825);

assign sub_ln964_3_fu_1423_p2 = (8'd21 - trunc_ln943_7_reg_5744);

assign sub_ln964_4_fu_3516_p2 = (8'd43 - trunc_ln943_2_reg_6082);

assign sub_ln964_5_fu_4163_p2 = (8'd21 - trunc_ln943_3_reg_6199);

assign sub_ln964_6_fu_5151_p2 = (8'd21 - trunc_ln943_4_reg_6358);

assign sub_ln964_7_fu_5463_p2 = (8'd21 - trunc_ln943_5_reg_6395);

assign sub_ln964_fu_3140_p2 = (8'd21 - trunc_ln943_reg_6011);

assign t_10_fu_3260_p4 = {{ret_V_8_fu_3254_p2[120:57]}};

assign this_A_address1 = zext_ln425_fu_2548_p1;

assign this_A_d1 = 60'd549755813888;

assign this_A_pinv_address0 = grp_computeLeastSquaresSolution_fu_631_this_A_pinv_address0;

assign this_A_pinv_ce0 = grp_computeLeastSquaresSolution_fu_631_this_A_pinv_ce0;

assign this_A_pinv_d0 = grp_computeLeastSquaresSolution_fu_631_this_A_pinv_d0;

assign this_A_pinv_we0 = grp_computeLeastSquaresSolution_fu_631_this_A_pinv_we0;

assign this_S_address0 = grp_computeLeastSquaresSolution_fu_631_this_S_address0;

assign this_S_ce0 = grp_computeLeastSquaresSolution_fu_631_this_S_ce0;

assign this_S_d0 = grp_computeLeastSquaresSolution_fu_631_this_S_d0;

assign this_S_we0 = grp_computeLeastSquaresSolution_fu_631_this_S_we0;

assign this_UT_address0 = grp_computeLeastSquaresSolution_fu_631_this_UT_address0;

assign this_UT_ce0 = grp_computeLeastSquaresSolution_fu_631_this_UT_ce0;

assign this_UT_d0 = grp_computeLeastSquaresSolution_fu_631_this_UT_d0;

assign this_UT_we0 = grp_computeLeastSquaresSolution_fu_631_this_UT_we0;

assign this_U_address0 = grp_computeLeastSquaresSolution_fu_631_this_U_address0;

assign this_U_ce0 = grp_computeLeastSquaresSolution_fu_631_this_U_ce0;

assign this_U_d0 = grp_computeLeastSquaresSolution_fu_631_this_U_d0;

assign this_U_we0 = grp_computeLeastSquaresSolution_fu_631_this_U_we0;

assign this_V_address0 = grp_computeLeastSquaresSolution_fu_631_this_V_address0;

assign this_V_ce0 = grp_computeLeastSquaresSolution_fu_631_this_V_ce0;

assign this_V_d0 = grp_computeLeastSquaresSolution_fu_631_this_V_d0;

assign this_V_we0 = grp_computeLeastSquaresSolution_fu_631_this_V_we0;

assign this_amplitudes_s_address0 = idxprom16_reg_5609;

assign this_amplitudes_s_d0 = ((icmp_ln935_7_reg_6363[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_7_fu_5497_p1);

assign this_b_d0 = sample_V_1_reg_5684;

assign this_gesvj_A_i_0_address0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_i_0_address0;

assign this_gesvj_A_i_0_ce0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_i_0_ce0;

assign this_gesvj_A_i_0_d0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_i_0_d0;

assign this_gesvj_A_i_0_we0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_i_0_we0;

assign this_gesvj_A_j_0_address0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_j_0_address0;

assign this_gesvj_A_j_0_ce0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_j_0_ce0;

assign this_gesvj_A_j_0_d0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_j_0_d0;

assign this_gesvj_A_j_0_we0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_A_j_0_we0;

assign this_gesvj_V_i_0_address0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_i_0_address0;

assign this_gesvj_V_i_0_ce0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_i_0_ce0;

assign this_gesvj_V_i_0_d0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_i_0_d0;

assign this_gesvj_V_i_0_we0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_i_0_we0;

assign this_gesvj_V_j_0_address0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_j_0_address0;

assign this_gesvj_V_j_0_ce0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_j_0_ce0;

assign this_gesvj_V_j_0_d0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_j_0_d0;

assign this_gesvj_V_j_0_we0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_V_j_0_we0;

assign this_gesvj_alpha_acc_0_address0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_acc_0_address0;

assign this_gesvj_alpha_acc_0_ce0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_acc_0_ce0;

assign this_gesvj_alpha_acc_0_d0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_acc_0_d0;

assign this_gesvj_alpha_acc_0_we0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_acc_0_we0;

assign this_gesvj_alpha_sum_address0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_sum_address0;

assign this_gesvj_alpha_sum_address1 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_sum_address1;

assign this_gesvj_alpha_sum_ce0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_sum_ce0;

assign this_gesvj_alpha_sum_ce1 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_sum_ce1;

assign this_gesvj_alpha_sum_d0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_sum_d0;

assign this_gesvj_alpha_sum_we0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_alpha_sum_we0;

assign this_gesvj_beta_acc_0_address0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_acc_0_address0;

assign this_gesvj_beta_acc_0_ce0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_acc_0_ce0;

assign this_gesvj_beta_acc_0_d0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_acc_0_d0;

assign this_gesvj_beta_acc_0_we0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_acc_0_we0;

assign this_gesvj_beta_sum_address0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_sum_address0;

assign this_gesvj_beta_sum_address1 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_sum_address1;

assign this_gesvj_beta_sum_ce0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_sum_ce0;

assign this_gesvj_beta_sum_ce1 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_sum_ce1;

assign this_gesvj_beta_sum_d0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_sum_d0;

assign this_gesvj_beta_sum_we0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_beta_sum_we0;

assign this_gesvj_gamma_acc_0_address0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_acc_0_address0;

assign this_gesvj_gamma_acc_0_ce0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_acc_0_ce0;

assign this_gesvj_gamma_acc_0_d0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_acc_0_d0;

assign this_gesvj_gamma_acc_0_we0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_acc_0_we0;

assign this_gesvj_gamma_sum_address0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_sum_address0;

assign this_gesvj_gamma_sum_address1 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_sum_address1;

assign this_gesvj_gamma_sum_ce0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_sum_ce0;

assign this_gesvj_gamma_sum_ce1 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_sum_ce1;

assign this_gesvj_gamma_sum_d0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_sum_d0;

assign this_gesvj_gamma_sum_we0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_gamma_sum_we0;

assign this_gesvj_matA_0_address0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_matA_0_address0;

assign this_gesvj_matA_0_address1 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_matA_0_address1;

assign this_gesvj_matA_0_ce0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_matA_0_ce0;

assign this_gesvj_matA_0_ce1 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_matA_0_ce1;

assign this_gesvj_matA_0_d0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_matA_0_d0;

assign this_gesvj_matA_0_we0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_matA_0_we0;

assign this_gesvj_matU_address0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_matU_address0;

assign this_gesvj_matU_ce0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_matU_ce0;

assign this_gesvj_matU_d0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_matU_d0;

assign this_gesvj_matU_we0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_matU_we0;

assign this_gesvj_matV_0_address0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_matV_0_address0;

assign this_gesvj_matV_0_address1 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_matV_0_address1;

assign this_gesvj_matV_0_ce0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_matV_0_ce0;

assign this_gesvj_matV_0_ce1 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_matV_0_ce1;

assign this_gesvj_matV_0_d0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_matV_0_d0;

assign this_gesvj_matV_0_we0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_matV_0_we0;

assign this_gesvj_sigma_address0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_sigma_address0;

assign this_gesvj_sigma_ce0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_sigma_ce0;

assign this_gesvj_sigma_d0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_sigma_d0;

assign this_gesvj_sigma_we0 = grp_computeLeastSquaresSolution_fu_631_this_gesvj_sigma_we0;

assign this_offsets_s_address0 = idxprom16_reg_5609;

assign this_offsets_s_d0 = ((icmp_ln935_6_reg_6326[0:0] == 1'b1) ? 32'd0 : bitcast_ln744_6_fu_5185_p1);

assign this_x_address1 = 64'd0;

assign this_x_d0 = grp_computeLeastSquaresSolution_fu_631_x_d0;

assign tmp159_cast_fu_927_p1 = $signed(tmp159_fu_921_p2);

assign tmp159_fu_921_p2 = ($signed(i_16_cast_fu_917_p1) + $signed(5'd23));

assign tmp160_fu_936_p2 = (i_12_reg_571 + 4'd7);

assign tmp_102_fu_4388_p3 = bitcast_ln702_6_fu_4385_p1[32'd31];

assign tmp_103_fu_3878_p3 = ret_V_9_fu_3863_p2[32'd116];

assign tmp_105_fu_3967_p4 = {{lsb_index_6_fu_3961_p2[31:1]}};

assign tmp_106_fu_4031_p3 = lsb_index_6_fu_3961_p2[32'd31];

assign tmp_109_fu_4637_p3 = bitcast_ln702_8_fu_4633_p1[32'd31];

assign tmp_112_fu_4955_p4 = {{lsb_index_7_fu_4949_p2[31:1]}};

assign tmp_113_fu_5019_p3 = lsb_index_7_fu_4949_p2[32'd31];

assign tmp_116_fu_5267_p4 = {{lsb_index_8_fu_5261_p2[31:1]}};

assign tmp_117_fu_5331_p3 = lsb_index_8_fu_5261_p2[32'd31];

assign tmp_11_fu_3151_p3 = {{p_Result_208_reg_5980}, {add_ln964_fu_3145_p2}};

assign tmp_120_fu_1123_p3 = grp_fu_1220_p_dout0[32'd116];

assign tmp_122_fu_1757_p4 = {{lsb_index_9_fu_1751_p2[31:1]}};

assign tmp_123_fu_1821_p3 = lsb_index_9_fu_1751_p2[32'd31];

assign tmp_126_fu_2187_p3 = bitcast_ln702_fu_2184_p1[32'd31];


always @ (p_Result_213_fu_2799_p3) begin
    if (p_Result_213_fu_2799_p3[0] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd0;
    end else if (p_Result_213_fu_2799_p3[1] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd1;
    end else if (p_Result_213_fu_2799_p3[2] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd2;
    end else if (p_Result_213_fu_2799_p3[3] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd3;
    end else if (p_Result_213_fu_2799_p3[4] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd4;
    end else if (p_Result_213_fu_2799_p3[5] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd5;
    end else if (p_Result_213_fu_2799_p3[6] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd6;
    end else if (p_Result_213_fu_2799_p3[7] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd7;
    end else if (p_Result_213_fu_2799_p3[8] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd8;
    end else if (p_Result_213_fu_2799_p3[9] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd9;
    end else if (p_Result_213_fu_2799_p3[10] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd10;
    end else if (p_Result_213_fu_2799_p3[11] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd11;
    end else if (p_Result_213_fu_2799_p3[12] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd12;
    end else if (p_Result_213_fu_2799_p3[13] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd13;
    end else if (p_Result_213_fu_2799_p3[14] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd14;
    end else if (p_Result_213_fu_2799_p3[15] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd15;
    end else if (p_Result_213_fu_2799_p3[16] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd16;
    end else if (p_Result_213_fu_2799_p3[17] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd17;
    end else if (p_Result_213_fu_2799_p3[18] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd18;
    end else if (p_Result_213_fu_2799_p3[19] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd19;
    end else if (p_Result_213_fu_2799_p3[20] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd20;
    end else if (p_Result_213_fu_2799_p3[21] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd21;
    end else if (p_Result_213_fu_2799_p3[22] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd22;
    end else if (p_Result_213_fu_2799_p3[23] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd23;
    end else if (p_Result_213_fu_2799_p3[24] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd24;
    end else if (p_Result_213_fu_2799_p3[25] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd25;
    end else if (p_Result_213_fu_2799_p3[26] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd26;
    end else if (p_Result_213_fu_2799_p3[27] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd27;
    end else if (p_Result_213_fu_2799_p3[28] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd28;
    end else if (p_Result_213_fu_2799_p3[29] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd29;
    end else if (p_Result_213_fu_2799_p3[30] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd30;
    end else if (p_Result_213_fu_2799_p3[31] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd31;
    end else if (p_Result_213_fu_2799_p3[32] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd32;
    end else if (p_Result_213_fu_2799_p3[33] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd33;
    end else if (p_Result_213_fu_2799_p3[34] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd34;
    end else if (p_Result_213_fu_2799_p3[35] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd35;
    end else if (p_Result_213_fu_2799_p3[36] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd36;
    end else if (p_Result_213_fu_2799_p3[37] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd37;
    end else if (p_Result_213_fu_2799_p3[38] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd38;
    end else if (p_Result_213_fu_2799_p3[39] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd39;
    end else if (p_Result_213_fu_2799_p3[40] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd40;
    end else if (p_Result_213_fu_2799_p3[41] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd41;
    end else if (p_Result_213_fu_2799_p3[42] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd42;
    end else if (p_Result_213_fu_2799_p3[43] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd43;
    end else if (p_Result_213_fu_2799_p3[44] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd44;
    end else if (p_Result_213_fu_2799_p3[45] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd45;
    end else if (p_Result_213_fu_2799_p3[46] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd46;
    end else if (p_Result_213_fu_2799_p3[47] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd47;
    end else if (p_Result_213_fu_2799_p3[48] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd48;
    end else if (p_Result_213_fu_2799_p3[49] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd49;
    end else if (p_Result_213_fu_2799_p3[50] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd50;
    end else if (p_Result_213_fu_2799_p3[51] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd51;
    end else if (p_Result_213_fu_2799_p3[52] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd52;
    end else if (p_Result_213_fu_2799_p3[53] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd53;
    end else if (p_Result_213_fu_2799_p3[54] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd54;
    end else if (p_Result_213_fu_2799_p3[55] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd55;
    end else if (p_Result_213_fu_2799_p3[56] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd56;
    end else if (p_Result_213_fu_2799_p3[57] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd57;
    end else if (p_Result_213_fu_2799_p3[58] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd58;
    end else if (p_Result_213_fu_2799_p3[59] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd59;
    end else if (p_Result_213_fu_2799_p3[60] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd60;
    end else if (p_Result_213_fu_2799_p3[61] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd61;
    end else if (p_Result_213_fu_2799_p3[62] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd62;
    end else if (p_Result_213_fu_2799_p3[63] == 1'b1) begin
        tmp_12_fu_2807_p3 = 64'd63;
    end else begin
        tmp_12_fu_2807_p3 = 64'd64;
    end
end

assign tmp_130_fu_1223_p4 = {{lsb_index_10_fu_1217_p2[31:1]}};

assign tmp_131_fu_1287_p3 = lsb_index_10_fu_1217_p2[32'd31];

assign tmp_134_fu_2457_p3 = bitcast_ln702_4_fu_2454_p1[32'd31];

assign tmp_135_fu_1622_p3 = bitcast_ln702_1_fu_1618_p1[32'd31];

assign tmp_13_fu_3212_p3 = {{p_Result_212_reg_6016}, {add_ln964_1_fu_3206_p2}};

always @ (t_10_fu_3260_p4) begin
    if (t_10_fu_3260_p4[63] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd0;
    end else if (t_10_fu_3260_p4[62] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd1;
    end else if (t_10_fu_3260_p4[61] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd2;
    end else if (t_10_fu_3260_p4[60] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd3;
    end else if (t_10_fu_3260_p4[59] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd4;
    end else if (t_10_fu_3260_p4[58] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd5;
    end else if (t_10_fu_3260_p4[57] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd6;
    end else if (t_10_fu_3260_p4[56] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd7;
    end else if (t_10_fu_3260_p4[55] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd8;
    end else if (t_10_fu_3260_p4[54] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd9;
    end else if (t_10_fu_3260_p4[53] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd10;
    end else if (t_10_fu_3260_p4[52] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd11;
    end else if (t_10_fu_3260_p4[51] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd12;
    end else if (t_10_fu_3260_p4[50] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd13;
    end else if (t_10_fu_3260_p4[49] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd14;
    end else if (t_10_fu_3260_p4[48] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd15;
    end else if (t_10_fu_3260_p4[47] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd16;
    end else if (t_10_fu_3260_p4[46] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd17;
    end else if (t_10_fu_3260_p4[45] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd18;
    end else if (t_10_fu_3260_p4[44] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd19;
    end else if (t_10_fu_3260_p4[43] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd20;
    end else if (t_10_fu_3260_p4[42] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd21;
    end else if (t_10_fu_3260_p4[41] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd22;
    end else if (t_10_fu_3260_p4[40] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd23;
    end else if (t_10_fu_3260_p4[39] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd24;
    end else if (t_10_fu_3260_p4[38] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd25;
    end else if (t_10_fu_3260_p4[37] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd26;
    end else if (t_10_fu_3260_p4[36] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd27;
    end else if (t_10_fu_3260_p4[35] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd28;
    end else if (t_10_fu_3260_p4[34] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd29;
    end else if (t_10_fu_3260_p4[33] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd30;
    end else if (t_10_fu_3260_p4[32] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd31;
    end else if (t_10_fu_3260_p4[31] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd32;
    end else if (t_10_fu_3260_p4[30] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd33;
    end else if (t_10_fu_3260_p4[29] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd34;
    end else if (t_10_fu_3260_p4[28] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd35;
    end else if (t_10_fu_3260_p4[27] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd36;
    end else if (t_10_fu_3260_p4[26] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd37;
    end else if (t_10_fu_3260_p4[25] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd38;
    end else if (t_10_fu_3260_p4[24] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd39;
    end else if (t_10_fu_3260_p4[23] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd40;
    end else if (t_10_fu_3260_p4[22] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd41;
    end else if (t_10_fu_3260_p4[21] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd42;
    end else if (t_10_fu_3260_p4[20] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd43;
    end else if (t_10_fu_3260_p4[19] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd44;
    end else if (t_10_fu_3260_p4[18] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd45;
    end else if (t_10_fu_3260_p4[17] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd46;
    end else if (t_10_fu_3260_p4[16] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd47;
    end else if (t_10_fu_3260_p4[15] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd48;
    end else if (t_10_fu_3260_p4[14] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd49;
    end else if (t_10_fu_3260_p4[13] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd50;
    end else if (t_10_fu_3260_p4[12] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd51;
    end else if (t_10_fu_3260_p4[11] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd52;
    end else if (t_10_fu_3260_p4[10] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd53;
    end else if (t_10_fu_3260_p4[9] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd54;
    end else if (t_10_fu_3260_p4[8] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd55;
    end else if (t_10_fu_3260_p4[7] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd56;
    end else if (t_10_fu_3260_p4[6] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd57;
    end else if (t_10_fu_3260_p4[5] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd58;
    end else if (t_10_fu_3260_p4[4] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd59;
    end else if (t_10_fu_3260_p4[3] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd60;
    end else if (t_10_fu_3260_p4[2] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd61;
    end else if (t_10_fu_3260_p4[1] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd62;
    end else if (t_10_fu_3260_p4[0] == 1'b1) begin
        tmp_14_fu_3270_p3 = 64'd63;
    end else begin
        tmp_14_fu_3270_p3 = 64'd64;
    end
end

always @ (p_Result_218_fu_3054_p3) begin
    if (p_Result_218_fu_3054_p3[63] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd0;
    end else if (p_Result_218_fu_3054_p3[62] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd1;
    end else if (p_Result_218_fu_3054_p3[61] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd2;
    end else if (p_Result_218_fu_3054_p3[60] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd3;
    end else if (p_Result_218_fu_3054_p3[59] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd4;
    end else if (p_Result_218_fu_3054_p3[58] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd5;
    end else if (p_Result_218_fu_3054_p3[57] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd6;
    end else if (p_Result_218_fu_3054_p3[56] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd7;
    end else if (p_Result_218_fu_3054_p3[55] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd8;
    end else if (p_Result_218_fu_3054_p3[54] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd9;
    end else if (p_Result_218_fu_3054_p3[53] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd10;
    end else if (p_Result_218_fu_3054_p3[52] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd11;
    end else if (p_Result_218_fu_3054_p3[51] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd12;
    end else if (p_Result_218_fu_3054_p3[50] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd13;
    end else if (p_Result_218_fu_3054_p3[49] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd14;
    end else if (p_Result_218_fu_3054_p3[48] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd15;
    end else if (p_Result_218_fu_3054_p3[47] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd16;
    end else if (p_Result_218_fu_3054_p3[46] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd17;
    end else if (p_Result_218_fu_3054_p3[45] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd18;
    end else if (p_Result_218_fu_3054_p3[44] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd19;
    end else if (p_Result_218_fu_3054_p3[43] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd20;
    end else if (p_Result_218_fu_3054_p3[42] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd21;
    end else if (p_Result_218_fu_3054_p3[41] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd22;
    end else if (p_Result_218_fu_3054_p3[40] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd23;
    end else if (p_Result_218_fu_3054_p3[39] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd24;
    end else if (p_Result_218_fu_3054_p3[38] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd25;
    end else if (p_Result_218_fu_3054_p3[37] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd26;
    end else if (p_Result_218_fu_3054_p3[36] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd27;
    end else if (p_Result_218_fu_3054_p3[35] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd28;
    end else if (p_Result_218_fu_3054_p3[34] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd29;
    end else if (p_Result_218_fu_3054_p3[33] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd30;
    end else if (p_Result_218_fu_3054_p3[32] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd31;
    end else if (p_Result_218_fu_3054_p3[31] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd32;
    end else if (p_Result_218_fu_3054_p3[30] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd33;
    end else if (p_Result_218_fu_3054_p3[29] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd34;
    end else if (p_Result_218_fu_3054_p3[28] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd35;
    end else if (p_Result_218_fu_3054_p3[27] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd36;
    end else if (p_Result_218_fu_3054_p3[26] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd37;
    end else if (p_Result_218_fu_3054_p3[25] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd38;
    end else if (p_Result_218_fu_3054_p3[24] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd39;
    end else if (p_Result_218_fu_3054_p3[23] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd40;
    end else if (p_Result_218_fu_3054_p3[22] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd41;
    end else if (p_Result_218_fu_3054_p3[21] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd42;
    end else if (p_Result_218_fu_3054_p3[20] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd43;
    end else if (p_Result_218_fu_3054_p3[19] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd44;
    end else if (p_Result_218_fu_3054_p3[18] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd45;
    end else if (p_Result_218_fu_3054_p3[17] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd46;
    end else if (p_Result_218_fu_3054_p3[16] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd47;
    end else if (p_Result_218_fu_3054_p3[15] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd48;
    end else if (p_Result_218_fu_3054_p3[14] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd49;
    end else if (p_Result_218_fu_3054_p3[13] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd50;
    end else if (p_Result_218_fu_3054_p3[12] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd51;
    end else if (p_Result_218_fu_3054_p3[11] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd52;
    end else if (p_Result_218_fu_3054_p3[10] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd53;
    end else if (p_Result_218_fu_3054_p3[9] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd54;
    end else if (p_Result_218_fu_3054_p3[8] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd55;
    end else if (p_Result_218_fu_3054_p3[7] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd56;
    end else if (p_Result_218_fu_3054_p3[6] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd57;
    end else if (p_Result_218_fu_3054_p3[5] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd58;
    end else if (p_Result_218_fu_3054_p3[4] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd59;
    end else if (p_Result_218_fu_3054_p3[3] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd60;
    end else if (p_Result_218_fu_3054_p3[2] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd61;
    end else if (p_Result_218_fu_3054_p3[1] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd62;
    end else if (p_Result_218_fu_3054_p3[0] == 1'b1) begin
        tmp_15_fu_3062_p3 = 64'd63;
    end else begin
        tmp_15_fu_3062_p3 = 64'd64;
    end
end

assign tmp_16_fu_3527_p3 = {{1'd0}, {add_ln964_4_fu_3521_p2}};


always @ (p_Result_224_fu_3935_p3) begin
    if (p_Result_224_fu_3935_p3[0] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd0;
    end else if (p_Result_224_fu_3935_p3[1] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd1;
    end else if (p_Result_224_fu_3935_p3[2] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd2;
    end else if (p_Result_224_fu_3935_p3[3] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd3;
    end else if (p_Result_224_fu_3935_p3[4] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd4;
    end else if (p_Result_224_fu_3935_p3[5] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd5;
    end else if (p_Result_224_fu_3935_p3[6] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd6;
    end else if (p_Result_224_fu_3935_p3[7] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd7;
    end else if (p_Result_224_fu_3935_p3[8] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd8;
    end else if (p_Result_224_fu_3935_p3[9] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd9;
    end else if (p_Result_224_fu_3935_p3[10] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd10;
    end else if (p_Result_224_fu_3935_p3[11] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd11;
    end else if (p_Result_224_fu_3935_p3[12] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd12;
    end else if (p_Result_224_fu_3935_p3[13] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd13;
    end else if (p_Result_224_fu_3935_p3[14] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd14;
    end else if (p_Result_224_fu_3935_p3[15] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd15;
    end else if (p_Result_224_fu_3935_p3[16] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd16;
    end else if (p_Result_224_fu_3935_p3[17] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd17;
    end else if (p_Result_224_fu_3935_p3[18] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd18;
    end else if (p_Result_224_fu_3935_p3[19] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd19;
    end else if (p_Result_224_fu_3935_p3[20] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd20;
    end else if (p_Result_224_fu_3935_p3[21] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd21;
    end else if (p_Result_224_fu_3935_p3[22] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd22;
    end else if (p_Result_224_fu_3935_p3[23] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd23;
    end else if (p_Result_224_fu_3935_p3[24] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd24;
    end else if (p_Result_224_fu_3935_p3[25] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd25;
    end else if (p_Result_224_fu_3935_p3[26] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd26;
    end else if (p_Result_224_fu_3935_p3[27] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd27;
    end else if (p_Result_224_fu_3935_p3[28] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd28;
    end else if (p_Result_224_fu_3935_p3[29] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd29;
    end else if (p_Result_224_fu_3935_p3[30] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd30;
    end else if (p_Result_224_fu_3935_p3[31] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd31;
    end else if (p_Result_224_fu_3935_p3[32] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd32;
    end else if (p_Result_224_fu_3935_p3[33] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd33;
    end else if (p_Result_224_fu_3935_p3[34] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd34;
    end else if (p_Result_224_fu_3935_p3[35] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd35;
    end else if (p_Result_224_fu_3935_p3[36] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd36;
    end else if (p_Result_224_fu_3935_p3[37] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd37;
    end else if (p_Result_224_fu_3935_p3[38] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd38;
    end else if (p_Result_224_fu_3935_p3[39] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd39;
    end else if (p_Result_224_fu_3935_p3[40] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd40;
    end else if (p_Result_224_fu_3935_p3[41] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd41;
    end else if (p_Result_224_fu_3935_p3[42] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd42;
    end else if (p_Result_224_fu_3935_p3[43] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd43;
    end else if (p_Result_224_fu_3935_p3[44] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd44;
    end else if (p_Result_224_fu_3935_p3[45] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd45;
    end else if (p_Result_224_fu_3935_p3[46] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd46;
    end else if (p_Result_224_fu_3935_p3[47] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd47;
    end else if (p_Result_224_fu_3935_p3[48] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd48;
    end else if (p_Result_224_fu_3935_p3[49] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd49;
    end else if (p_Result_224_fu_3935_p3[50] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd50;
    end else if (p_Result_224_fu_3935_p3[51] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd51;
    end else if (p_Result_224_fu_3935_p3[52] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd52;
    end else if (p_Result_224_fu_3935_p3[53] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd53;
    end else if (p_Result_224_fu_3935_p3[54] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd54;
    end else if (p_Result_224_fu_3935_p3[55] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd55;
    end else if (p_Result_224_fu_3935_p3[56] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd56;
    end else if (p_Result_224_fu_3935_p3[57] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd57;
    end else if (p_Result_224_fu_3935_p3[58] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd58;
    end else if (p_Result_224_fu_3935_p3[59] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd59;
    end else if (p_Result_224_fu_3935_p3[60] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd60;
    end else if (p_Result_224_fu_3935_p3[61] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd61;
    end else if (p_Result_224_fu_3935_p3[62] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd62;
    end else if (p_Result_224_fu_3935_p3[63] == 1'b1) begin
        tmp_17_fu_3943_p3 = 64'd63;
    end else begin
        tmp_17_fu_3943_p3 = 64'd64;
    end
end

assign tmp_18_fu_4174_p3 = {{p_Result_223_reg_6166}, {add_ln964_5_fu_4168_p2}};


always @ (p_Result_230_fu_4923_p3) begin
    if (p_Result_230_fu_4923_p3[0] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd0;
    end else if (p_Result_230_fu_4923_p3[1] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd1;
    end else if (p_Result_230_fu_4923_p3[2] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd2;
    end else if (p_Result_230_fu_4923_p3[3] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd3;
    end else if (p_Result_230_fu_4923_p3[4] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd4;
    end else if (p_Result_230_fu_4923_p3[5] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd5;
    end else if (p_Result_230_fu_4923_p3[6] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd6;
    end else if (p_Result_230_fu_4923_p3[7] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd7;
    end else if (p_Result_230_fu_4923_p3[8] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd8;
    end else if (p_Result_230_fu_4923_p3[9] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd9;
    end else if (p_Result_230_fu_4923_p3[10] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd10;
    end else if (p_Result_230_fu_4923_p3[11] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd11;
    end else if (p_Result_230_fu_4923_p3[12] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd12;
    end else if (p_Result_230_fu_4923_p3[13] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd13;
    end else if (p_Result_230_fu_4923_p3[14] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd14;
    end else if (p_Result_230_fu_4923_p3[15] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd15;
    end else if (p_Result_230_fu_4923_p3[16] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd16;
    end else if (p_Result_230_fu_4923_p3[17] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd17;
    end else if (p_Result_230_fu_4923_p3[18] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd18;
    end else if (p_Result_230_fu_4923_p3[19] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd19;
    end else if (p_Result_230_fu_4923_p3[20] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd20;
    end else if (p_Result_230_fu_4923_p3[21] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd21;
    end else if (p_Result_230_fu_4923_p3[22] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd22;
    end else if (p_Result_230_fu_4923_p3[23] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd23;
    end else if (p_Result_230_fu_4923_p3[24] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd24;
    end else if (p_Result_230_fu_4923_p3[25] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd25;
    end else if (p_Result_230_fu_4923_p3[26] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd26;
    end else if (p_Result_230_fu_4923_p3[27] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd27;
    end else if (p_Result_230_fu_4923_p3[28] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd28;
    end else if (p_Result_230_fu_4923_p3[29] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd29;
    end else if (p_Result_230_fu_4923_p3[30] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd30;
    end else if (p_Result_230_fu_4923_p3[31] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd31;
    end else if (p_Result_230_fu_4923_p3[32] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd32;
    end else if (p_Result_230_fu_4923_p3[33] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd33;
    end else if (p_Result_230_fu_4923_p3[34] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd34;
    end else if (p_Result_230_fu_4923_p3[35] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd35;
    end else if (p_Result_230_fu_4923_p3[36] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd36;
    end else if (p_Result_230_fu_4923_p3[37] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd37;
    end else if (p_Result_230_fu_4923_p3[38] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd38;
    end else if (p_Result_230_fu_4923_p3[39] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd39;
    end else if (p_Result_230_fu_4923_p3[40] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd40;
    end else if (p_Result_230_fu_4923_p3[41] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd41;
    end else if (p_Result_230_fu_4923_p3[42] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd42;
    end else if (p_Result_230_fu_4923_p3[43] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd43;
    end else if (p_Result_230_fu_4923_p3[44] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd44;
    end else if (p_Result_230_fu_4923_p3[45] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd45;
    end else if (p_Result_230_fu_4923_p3[46] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd46;
    end else if (p_Result_230_fu_4923_p3[47] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd47;
    end else if (p_Result_230_fu_4923_p3[48] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd48;
    end else if (p_Result_230_fu_4923_p3[49] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd49;
    end else if (p_Result_230_fu_4923_p3[50] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd50;
    end else if (p_Result_230_fu_4923_p3[51] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd51;
    end else if (p_Result_230_fu_4923_p3[52] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd52;
    end else if (p_Result_230_fu_4923_p3[53] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd53;
    end else if (p_Result_230_fu_4923_p3[54] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd54;
    end else if (p_Result_230_fu_4923_p3[55] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd55;
    end else if (p_Result_230_fu_4923_p3[56] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd56;
    end else if (p_Result_230_fu_4923_p3[57] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd57;
    end else if (p_Result_230_fu_4923_p3[58] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd58;
    end else if (p_Result_230_fu_4923_p3[59] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd59;
    end else if (p_Result_230_fu_4923_p3[60] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd60;
    end else if (p_Result_230_fu_4923_p3[61] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd61;
    end else if (p_Result_230_fu_4923_p3[62] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd62;
    end else if (p_Result_230_fu_4923_p3[63] == 1'b1) begin
        tmp_19_fu_4931_p3 = 64'd63;
    end else begin
        tmp_19_fu_4931_p3 = 64'd64;
    end
end

assign tmp_20_fu_5162_p3 = {{p_Result_229_reg_6331}, {add_ln964_6_fu_5156_p2}};


always @ (p_Result_203_fu_1191_p3) begin
    if (p_Result_203_fu_1191_p3[0] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd0;
    end else if (p_Result_203_fu_1191_p3[1] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd1;
    end else if (p_Result_203_fu_1191_p3[2] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd2;
    end else if (p_Result_203_fu_1191_p3[3] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd3;
    end else if (p_Result_203_fu_1191_p3[4] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd4;
    end else if (p_Result_203_fu_1191_p3[5] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd5;
    end else if (p_Result_203_fu_1191_p3[6] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd6;
    end else if (p_Result_203_fu_1191_p3[7] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd7;
    end else if (p_Result_203_fu_1191_p3[8] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd8;
    end else if (p_Result_203_fu_1191_p3[9] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd9;
    end else if (p_Result_203_fu_1191_p3[10] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd10;
    end else if (p_Result_203_fu_1191_p3[11] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd11;
    end else if (p_Result_203_fu_1191_p3[12] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd12;
    end else if (p_Result_203_fu_1191_p3[13] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd13;
    end else if (p_Result_203_fu_1191_p3[14] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd14;
    end else if (p_Result_203_fu_1191_p3[15] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd15;
    end else if (p_Result_203_fu_1191_p3[16] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd16;
    end else if (p_Result_203_fu_1191_p3[17] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd17;
    end else if (p_Result_203_fu_1191_p3[18] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd18;
    end else if (p_Result_203_fu_1191_p3[19] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd19;
    end else if (p_Result_203_fu_1191_p3[20] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd20;
    end else if (p_Result_203_fu_1191_p3[21] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd21;
    end else if (p_Result_203_fu_1191_p3[22] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd22;
    end else if (p_Result_203_fu_1191_p3[23] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd23;
    end else if (p_Result_203_fu_1191_p3[24] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd24;
    end else if (p_Result_203_fu_1191_p3[25] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd25;
    end else if (p_Result_203_fu_1191_p3[26] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd26;
    end else if (p_Result_203_fu_1191_p3[27] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd27;
    end else if (p_Result_203_fu_1191_p3[28] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd28;
    end else if (p_Result_203_fu_1191_p3[29] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd29;
    end else if (p_Result_203_fu_1191_p3[30] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd30;
    end else if (p_Result_203_fu_1191_p3[31] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd31;
    end else if (p_Result_203_fu_1191_p3[32] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd32;
    end else if (p_Result_203_fu_1191_p3[33] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd33;
    end else if (p_Result_203_fu_1191_p3[34] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd34;
    end else if (p_Result_203_fu_1191_p3[35] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd35;
    end else if (p_Result_203_fu_1191_p3[36] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd36;
    end else if (p_Result_203_fu_1191_p3[37] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd37;
    end else if (p_Result_203_fu_1191_p3[38] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd38;
    end else if (p_Result_203_fu_1191_p3[39] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd39;
    end else if (p_Result_203_fu_1191_p3[40] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd40;
    end else if (p_Result_203_fu_1191_p3[41] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd41;
    end else if (p_Result_203_fu_1191_p3[42] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd42;
    end else if (p_Result_203_fu_1191_p3[43] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd43;
    end else if (p_Result_203_fu_1191_p3[44] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd44;
    end else if (p_Result_203_fu_1191_p3[45] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd45;
    end else if (p_Result_203_fu_1191_p3[46] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd46;
    end else if (p_Result_203_fu_1191_p3[47] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd47;
    end else if (p_Result_203_fu_1191_p3[48] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd48;
    end else if (p_Result_203_fu_1191_p3[49] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd49;
    end else if (p_Result_203_fu_1191_p3[50] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd50;
    end else if (p_Result_203_fu_1191_p3[51] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd51;
    end else if (p_Result_203_fu_1191_p3[52] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd52;
    end else if (p_Result_203_fu_1191_p3[53] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd53;
    end else if (p_Result_203_fu_1191_p3[54] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd54;
    end else if (p_Result_203_fu_1191_p3[55] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd55;
    end else if (p_Result_203_fu_1191_p3[56] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd56;
    end else if (p_Result_203_fu_1191_p3[57] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd57;
    end else if (p_Result_203_fu_1191_p3[58] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd58;
    end else if (p_Result_203_fu_1191_p3[59] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd59;
    end else if (p_Result_203_fu_1191_p3[60] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd60;
    end else if (p_Result_203_fu_1191_p3[61] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd61;
    end else if (p_Result_203_fu_1191_p3[62] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd62;
    end else if (p_Result_203_fu_1191_p3[63] == 1'b1) begin
        tmp_21_fu_1199_p3 = 64'd63;
    end else begin
        tmp_21_fu_1199_p3 = 64'd64;
    end
end


always @ (p_Result_234_fu_5235_p3) begin
    if (p_Result_234_fu_5235_p3[0] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd0;
    end else if (p_Result_234_fu_5235_p3[1] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd1;
    end else if (p_Result_234_fu_5235_p3[2] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd2;
    end else if (p_Result_234_fu_5235_p3[3] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd3;
    end else if (p_Result_234_fu_5235_p3[4] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd4;
    end else if (p_Result_234_fu_5235_p3[5] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd5;
    end else if (p_Result_234_fu_5235_p3[6] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd6;
    end else if (p_Result_234_fu_5235_p3[7] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd7;
    end else if (p_Result_234_fu_5235_p3[8] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd8;
    end else if (p_Result_234_fu_5235_p3[9] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd9;
    end else if (p_Result_234_fu_5235_p3[10] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd10;
    end else if (p_Result_234_fu_5235_p3[11] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd11;
    end else if (p_Result_234_fu_5235_p3[12] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd12;
    end else if (p_Result_234_fu_5235_p3[13] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd13;
    end else if (p_Result_234_fu_5235_p3[14] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd14;
    end else if (p_Result_234_fu_5235_p3[15] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd15;
    end else if (p_Result_234_fu_5235_p3[16] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd16;
    end else if (p_Result_234_fu_5235_p3[17] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd17;
    end else if (p_Result_234_fu_5235_p3[18] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd18;
    end else if (p_Result_234_fu_5235_p3[19] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd19;
    end else if (p_Result_234_fu_5235_p3[20] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd20;
    end else if (p_Result_234_fu_5235_p3[21] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd21;
    end else if (p_Result_234_fu_5235_p3[22] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd22;
    end else if (p_Result_234_fu_5235_p3[23] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd23;
    end else if (p_Result_234_fu_5235_p3[24] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd24;
    end else if (p_Result_234_fu_5235_p3[25] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd25;
    end else if (p_Result_234_fu_5235_p3[26] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd26;
    end else if (p_Result_234_fu_5235_p3[27] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd27;
    end else if (p_Result_234_fu_5235_p3[28] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd28;
    end else if (p_Result_234_fu_5235_p3[29] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd29;
    end else if (p_Result_234_fu_5235_p3[30] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd30;
    end else if (p_Result_234_fu_5235_p3[31] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd31;
    end else if (p_Result_234_fu_5235_p3[32] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd32;
    end else if (p_Result_234_fu_5235_p3[33] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd33;
    end else if (p_Result_234_fu_5235_p3[34] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd34;
    end else if (p_Result_234_fu_5235_p3[35] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd35;
    end else if (p_Result_234_fu_5235_p3[36] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd36;
    end else if (p_Result_234_fu_5235_p3[37] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd37;
    end else if (p_Result_234_fu_5235_p3[38] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd38;
    end else if (p_Result_234_fu_5235_p3[39] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd39;
    end else if (p_Result_234_fu_5235_p3[40] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd40;
    end else if (p_Result_234_fu_5235_p3[41] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd41;
    end else if (p_Result_234_fu_5235_p3[42] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd42;
    end else if (p_Result_234_fu_5235_p3[43] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd43;
    end else if (p_Result_234_fu_5235_p3[44] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd44;
    end else if (p_Result_234_fu_5235_p3[45] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd45;
    end else if (p_Result_234_fu_5235_p3[46] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd46;
    end else if (p_Result_234_fu_5235_p3[47] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd47;
    end else if (p_Result_234_fu_5235_p3[48] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd48;
    end else if (p_Result_234_fu_5235_p3[49] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd49;
    end else if (p_Result_234_fu_5235_p3[50] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd50;
    end else if (p_Result_234_fu_5235_p3[51] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd51;
    end else if (p_Result_234_fu_5235_p3[52] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd52;
    end else if (p_Result_234_fu_5235_p3[53] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd53;
    end else if (p_Result_234_fu_5235_p3[54] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd54;
    end else if (p_Result_234_fu_5235_p3[55] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd55;
    end else if (p_Result_234_fu_5235_p3[56] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd56;
    end else if (p_Result_234_fu_5235_p3[57] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd57;
    end else if (p_Result_234_fu_5235_p3[58] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd58;
    end else if (p_Result_234_fu_5235_p3[59] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd59;
    end else if (p_Result_234_fu_5235_p3[60] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd60;
    end else if (p_Result_234_fu_5235_p3[61] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd61;
    end else if (p_Result_234_fu_5235_p3[62] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd62;
    end else if (p_Result_234_fu_5235_p3[63] == 1'b1) begin
        tmp_22_fu_5243_p3 = 64'd63;
    end else begin
        tmp_22_fu_5243_p3 = 64'd64;
    end
end

assign tmp_23_fu_5474_p3 = {{p_Result_233_reg_6368}, {add_ln964_7_fu_5468_p2}};

assign tmp_24_fu_1964_p3 = {{p_Result_194_reg_5706}, {add_ln964_2_fu_1958_p2}};

assign tmp_25_fu_1434_p3 = {{p_Result_202_reg_5718}, {add_ln964_3_fu_1428_p2}};

assign tmp_40_fu_909_p3 = {{i_12_reg_571}, {3'd0}};

assign tmp_41_fu_986_p3 = {{select_ln24_fu_978_p3}, {3'd0}};

assign tmp_86_fu_953_p3 = buffer_idx_fu_931_p2[32'd5];

assign tmp_88_fu_2646_p4 = {{lsb_index_fu_2640_p2[31:1]}};

assign tmp_89_fu_2710_p3 = lsb_index_fu_2640_p2[32'd31];

assign tmp_92_fu_2831_p4 = {{lsb_index_4_fu_2825_p2[31:1]}};

assign tmp_94_fu_2895_p3 = lsb_index_4_fu_2825_p2[32'd31];

assign tmp_97_fu_3707_p3 = bitcast_ln702_2_fu_3704_p1[32'd31];

assign tmp_98_fu_3325_p4 = {{lsb_index_5_fu_3320_p2[31:1]}};

assign tmp_99_fu_3383_p3 = lsb_index_5_fu_3320_p2[32'd31];

assign tmp_V_16_fu_3914_p2 = (60'd0 - angle_2_reg_6159);

assign tmp_V_18_fu_4901_p2 = (60'd0 - offset_V_reg_5951);

assign tmp_V_20_fu_5211_p2 = (60'd0 - amplitude_V_2_reg_622);

assign tmp_V_22_fu_1704_p2 = (60'd0 - angle_V_reg_5699);

assign tmp_V_24_fu_1165_p2 = (60'd0 - angle_V_1_fu_1152_p2);

assign tmp_V_26_fu_1709_p3 = ((p_Result_194_reg_5706[0:0] == 1'b1) ? tmp_V_22_fu_1704_p2 : angle_V_reg_5699);

assign tmp_V_27_fu_1176_p3 = ((p_Result_202_reg_5718[0:0] == 1'b1) ? tmp_V_24_reg_5724 : angle_V_1_reg_5712);

assign tmp_V_28_fu_2596_p2 = this_x_q0;

assign tmp_V_28_fu_2596_p3 = ((p_Result_208_fu_2588_p3[0:0] == 1'b1) ? grp_fu_753_p2 : tmp_V_28_fu_2596_p2);

assign tmp_V_29_fu_2783_p3 = ((p_Result_212_fu_2776_p3[0:0] == 1'b1) ? tmp_V_13_reg_5970 : amplitude_V_reg_5961);

assign tmp_V_30_fu_3919_p3 = ((p_Result_223_reg_6166[0:0] == 1'b1) ? tmp_V_16_fu_3914_p2 : angle_2_reg_6159);

assign tmp_V_31_fu_4906_p3 = ((p_Result_229_fu_4894_p3[0:0] == 1'b1) ? tmp_V_18_fu_4901_p2 : offset_V_reg_5951);

assign tmp_V_32_fu_5217_p3 = ((p_Result_233_fu_5203_p3[0:0] == 1'b1) ? tmp_V_20_fu_5211_p2 : amplitude_V_2_reg_622);


always @ (p_Result_209_fu_2614_p3) begin
    if (p_Result_209_fu_2614_p3[0] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd0;
    end else if (p_Result_209_fu_2614_p3[1] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd1;
    end else if (p_Result_209_fu_2614_p3[2] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd2;
    end else if (p_Result_209_fu_2614_p3[3] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd3;
    end else if (p_Result_209_fu_2614_p3[4] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd4;
    end else if (p_Result_209_fu_2614_p3[5] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd5;
    end else if (p_Result_209_fu_2614_p3[6] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd6;
    end else if (p_Result_209_fu_2614_p3[7] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd7;
    end else if (p_Result_209_fu_2614_p3[8] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd8;
    end else if (p_Result_209_fu_2614_p3[9] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd9;
    end else if (p_Result_209_fu_2614_p3[10] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd10;
    end else if (p_Result_209_fu_2614_p3[11] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd11;
    end else if (p_Result_209_fu_2614_p3[12] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd12;
    end else if (p_Result_209_fu_2614_p3[13] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd13;
    end else if (p_Result_209_fu_2614_p3[14] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd14;
    end else if (p_Result_209_fu_2614_p3[15] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd15;
    end else if (p_Result_209_fu_2614_p3[16] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd16;
    end else if (p_Result_209_fu_2614_p3[17] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd17;
    end else if (p_Result_209_fu_2614_p3[18] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd18;
    end else if (p_Result_209_fu_2614_p3[19] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd19;
    end else if (p_Result_209_fu_2614_p3[20] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd20;
    end else if (p_Result_209_fu_2614_p3[21] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd21;
    end else if (p_Result_209_fu_2614_p3[22] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd22;
    end else if (p_Result_209_fu_2614_p3[23] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd23;
    end else if (p_Result_209_fu_2614_p3[24] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd24;
    end else if (p_Result_209_fu_2614_p3[25] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd25;
    end else if (p_Result_209_fu_2614_p3[26] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd26;
    end else if (p_Result_209_fu_2614_p3[27] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd27;
    end else if (p_Result_209_fu_2614_p3[28] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd28;
    end else if (p_Result_209_fu_2614_p3[29] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd29;
    end else if (p_Result_209_fu_2614_p3[30] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd30;
    end else if (p_Result_209_fu_2614_p3[31] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd31;
    end else if (p_Result_209_fu_2614_p3[32] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd32;
    end else if (p_Result_209_fu_2614_p3[33] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd33;
    end else if (p_Result_209_fu_2614_p3[34] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd34;
    end else if (p_Result_209_fu_2614_p3[35] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd35;
    end else if (p_Result_209_fu_2614_p3[36] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd36;
    end else if (p_Result_209_fu_2614_p3[37] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd37;
    end else if (p_Result_209_fu_2614_p3[38] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd38;
    end else if (p_Result_209_fu_2614_p3[39] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd39;
    end else if (p_Result_209_fu_2614_p3[40] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd40;
    end else if (p_Result_209_fu_2614_p3[41] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd41;
    end else if (p_Result_209_fu_2614_p3[42] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd42;
    end else if (p_Result_209_fu_2614_p3[43] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd43;
    end else if (p_Result_209_fu_2614_p3[44] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd44;
    end else if (p_Result_209_fu_2614_p3[45] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd45;
    end else if (p_Result_209_fu_2614_p3[46] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd46;
    end else if (p_Result_209_fu_2614_p3[47] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd47;
    end else if (p_Result_209_fu_2614_p3[48] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd48;
    end else if (p_Result_209_fu_2614_p3[49] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd49;
    end else if (p_Result_209_fu_2614_p3[50] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd50;
    end else if (p_Result_209_fu_2614_p3[51] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd51;
    end else if (p_Result_209_fu_2614_p3[52] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd52;
    end else if (p_Result_209_fu_2614_p3[53] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd53;
    end else if (p_Result_209_fu_2614_p3[54] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd54;
    end else if (p_Result_209_fu_2614_p3[55] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd55;
    end else if (p_Result_209_fu_2614_p3[56] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd56;
    end else if (p_Result_209_fu_2614_p3[57] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd57;
    end else if (p_Result_209_fu_2614_p3[58] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd58;
    end else if (p_Result_209_fu_2614_p3[59] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd59;
    end else if (p_Result_209_fu_2614_p3[60] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd60;
    end else if (p_Result_209_fu_2614_p3[61] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd61;
    end else if (p_Result_209_fu_2614_p3[62] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd62;
    end else if (p_Result_209_fu_2614_p3[63] == 1'b1) begin
        tmp_fu_2622_p3 = 64'd63;
    end else begin
        tmp_fu_2622_p3 = 64'd64;
    end
end


always @ (p_Result_195_fu_1725_p3) begin
    if (p_Result_195_fu_1725_p3[0] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd0;
    end else if (p_Result_195_fu_1725_p3[1] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd1;
    end else if (p_Result_195_fu_1725_p3[2] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd2;
    end else if (p_Result_195_fu_1725_p3[3] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd3;
    end else if (p_Result_195_fu_1725_p3[4] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd4;
    end else if (p_Result_195_fu_1725_p3[5] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd5;
    end else if (p_Result_195_fu_1725_p3[6] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd6;
    end else if (p_Result_195_fu_1725_p3[7] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd7;
    end else if (p_Result_195_fu_1725_p3[8] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd8;
    end else if (p_Result_195_fu_1725_p3[9] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd9;
    end else if (p_Result_195_fu_1725_p3[10] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd10;
    end else if (p_Result_195_fu_1725_p3[11] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd11;
    end else if (p_Result_195_fu_1725_p3[12] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd12;
    end else if (p_Result_195_fu_1725_p3[13] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd13;
    end else if (p_Result_195_fu_1725_p3[14] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd14;
    end else if (p_Result_195_fu_1725_p3[15] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd15;
    end else if (p_Result_195_fu_1725_p3[16] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd16;
    end else if (p_Result_195_fu_1725_p3[17] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd17;
    end else if (p_Result_195_fu_1725_p3[18] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd18;
    end else if (p_Result_195_fu_1725_p3[19] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd19;
    end else if (p_Result_195_fu_1725_p3[20] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd20;
    end else if (p_Result_195_fu_1725_p3[21] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd21;
    end else if (p_Result_195_fu_1725_p3[22] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd22;
    end else if (p_Result_195_fu_1725_p3[23] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd23;
    end else if (p_Result_195_fu_1725_p3[24] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd24;
    end else if (p_Result_195_fu_1725_p3[25] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd25;
    end else if (p_Result_195_fu_1725_p3[26] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd26;
    end else if (p_Result_195_fu_1725_p3[27] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd27;
    end else if (p_Result_195_fu_1725_p3[28] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd28;
    end else if (p_Result_195_fu_1725_p3[29] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd29;
    end else if (p_Result_195_fu_1725_p3[30] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd30;
    end else if (p_Result_195_fu_1725_p3[31] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd31;
    end else if (p_Result_195_fu_1725_p3[32] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd32;
    end else if (p_Result_195_fu_1725_p3[33] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd33;
    end else if (p_Result_195_fu_1725_p3[34] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd34;
    end else if (p_Result_195_fu_1725_p3[35] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd35;
    end else if (p_Result_195_fu_1725_p3[36] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd36;
    end else if (p_Result_195_fu_1725_p3[37] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd37;
    end else if (p_Result_195_fu_1725_p3[38] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd38;
    end else if (p_Result_195_fu_1725_p3[39] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd39;
    end else if (p_Result_195_fu_1725_p3[40] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd40;
    end else if (p_Result_195_fu_1725_p3[41] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd41;
    end else if (p_Result_195_fu_1725_p3[42] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd42;
    end else if (p_Result_195_fu_1725_p3[43] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd43;
    end else if (p_Result_195_fu_1725_p3[44] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd44;
    end else if (p_Result_195_fu_1725_p3[45] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd45;
    end else if (p_Result_195_fu_1725_p3[46] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd46;
    end else if (p_Result_195_fu_1725_p3[47] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd47;
    end else if (p_Result_195_fu_1725_p3[48] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd48;
    end else if (p_Result_195_fu_1725_p3[49] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd49;
    end else if (p_Result_195_fu_1725_p3[50] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd50;
    end else if (p_Result_195_fu_1725_p3[51] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd51;
    end else if (p_Result_195_fu_1725_p3[52] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd52;
    end else if (p_Result_195_fu_1725_p3[53] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd53;
    end else if (p_Result_195_fu_1725_p3[54] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd54;
    end else if (p_Result_195_fu_1725_p3[55] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd55;
    end else if (p_Result_195_fu_1725_p3[56] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd56;
    end else if (p_Result_195_fu_1725_p3[57] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd57;
    end else if (p_Result_195_fu_1725_p3[58] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd58;
    end else if (p_Result_195_fu_1725_p3[59] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd59;
    end else if (p_Result_195_fu_1725_p3[60] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd60;
    end else if (p_Result_195_fu_1725_p3[61] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd61;
    end else if (p_Result_195_fu_1725_p3[62] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd62;
    end else if (p_Result_195_fu_1725_p3[63] == 1'b1) begin
        tmp_s_fu_1733_p3 = 64'd63;
    end else begin
        tmp_s_fu_1733_p3 = 64'd64;
    end
end

assign trunc_ln1074_fu_3070_p1 = tmp_15_fu_3062_p3[31:0];

assign trunc_ln1115_1_fu_3044_p1 = r_V_49_fu_3038_p2[56:0];

assign trunc_ln1115_fu_3031_p1 = r_V_48_fu_3025_p2[56:0];

assign trunc_ln425_fu_2553_p1 = mul_ln425_fu_2544_p2[7:0];

assign trunc_ln446_1_fu_1013_p1 = add_ln446_fu_1008_p2[5:0];

assign trunc_ln446_fu_967_p1 = sliding_window_back_ptr_s[3:0];

assign trunc_ln555_2_fu_4212_p1 = ireg_8_fu_4208_p1[62:0];

assign trunc_ln555_3_fu_4316_p1 = ireg_9_fu_4312_p1[62:0];

assign trunc_ln555_4_fu_2012_p1 = ireg_fu_2008_p1[62:0];

assign trunc_ln555_5_fu_2134_p1 = ireg_5_fu_2130_p1[62:0];

assign trunc_ln555_6_fu_1473_p1 = ireg_6_fu_1469_p1[62:0];

assign trunc_ln555_fu_3567_p1 = ireg_7_fu_3563_p1[62:0];

assign trunc_ln565_2_fu_4238_p1 = ireg_8_fu_4208_p1[51:0];

assign trunc_ln565_3_fu_4338_p1 = ireg_9_fu_4312_p1[51:0];

assign trunc_ln565_4_fu_2038_p1 = ireg_fu_2008_p1[51:0];

assign trunc_ln565_5_fu_2156_p1 = ireg_5_fu_2130_p1[51:0];

assign trunc_ln565_6_fu_1495_p1 = ireg_6_fu_1469_p1[51:0];

assign trunc_ln565_fu_3593_p1 = ireg_7_fu_3563_p1[51:0];

assign trunc_ln575_2_fu_4254_p1 = F2_3_fu_4248_p2[10:0];

assign trunc_ln575_3_fu_4563_p1 = F2_4_fu_4557_p2[10:0];

assign trunc_ln575_4_fu_2072_p1 = F2_fu_2066_p2[10:0];

assign trunc_ln575_5_fu_2369_p1 = F2_5_fu_2363_p2[10:0];

assign trunc_ln575_6_fu_1538_p1 = F2_6_fu_1532_p2[10:0];

assign trunc_ln575_fu_3609_p1 = F2_2_fu_3603_p2[10:0];

assign trunc_ln586_2_fu_4302_p1 = sh_amt_3_fu_4276_p3[5:0];

assign trunc_ln586_3_fu_4619_p1 = sh_amt_4_fu_4585_p3[5:0];

assign trunc_ln586_4_fu_2120_p1 = sh_amt_fu_2094_p3[5:0];

assign trunc_ln586_5_fu_2440_p1 = sh_amt_5_fu_2391_p3[5:0];

assign trunc_ln586_6_fu_1604_p1 = sh_amt_6_fu_1560_p3[5:0];

assign trunc_ln586_fu_3657_p1 = sh_amt_2_fu_3631_p3[5:0];

assign trunc_ln588_2_cast_fu_1630_p3 = ((tmp_135_fu_1622_p3[0:0] == 1'b1) ? 54'd18014398509481983 : 54'd0);

assign trunc_ln588_3_cast_fu_3715_p3 = ((tmp_97_fu_3707_p3[0:0] == 1'b1) ? 54'd18014398509481983 : 54'd0);

assign trunc_ln588_4_cast_fu_2465_p3 = ((tmp_134_fu_2457_p3[0:0] == 1'b1) ? 54'd18014398509481983 : 54'd0);

assign trunc_ln588_5_cast_fu_4396_p3 = ((tmp_102_fu_4388_p3[0:0] == 1'b1) ? 54'd18014398509481983 : 54'd0);

assign trunc_ln588_6_cast_fu_4645_p3 = ((tmp_109_fu_4637_p3[0:0] == 1'b1) ? 54'd18014398509481983 : 54'd0);

assign trunc_ln588_cast_fu_2195_p3 = ((tmp_126_fu_2187_p3[0:0] == 1'b1) ? 54'd18014398509481983 : 54'd0);

assign trunc_ln604_1_fu_1584_p1 = sh_amt_6_fu_1560_p3[5:0];

assign trunc_ln604_fu_2415_p1 = sh_amt_5_fu_2391_p3[5:0];

assign trunc_ln943_1_fu_3017_p1 = tmp_12_fu_2807_p3[7:0];

assign trunc_ln943_2_fu_3311_p1 = NZeros_3_fu_3293_p3[7:0];

assign trunc_ln943_3_fu_4081_p1 = tmp_17_fu_3943_p3[7:0];

assign trunc_ln943_4_fu_5069_p1 = tmp_19_fu_4931_p3[7:0];

assign trunc_ln943_5_fu_5381_p1 = tmp_22_fu_5243_p3[7:0];

assign trunc_ln943_6_fu_1871_p1 = tmp_s_fu_1733_p3[7:0];

assign trunc_ln943_7_fu_1409_p1 = tmp_21_fu_1199_p3[7:0];

assign trunc_ln943_fu_2772_p1 = tmp_fu_2622_p3[7:0];

assign trunc_ln947_1_fu_2847_p1 = sub_ln944_1_fu_2819_p2[5:0];

assign trunc_ln947_2_fu_3307_p1 = sub_ln944_4_fu_3301_p2[6:0];

assign trunc_ln947_3_fu_3983_p1 = sub_ln944_5_fu_3955_p2[5:0];

assign trunc_ln947_4_fu_4971_p1 = sub_ln944_6_fu_4943_p2[5:0];

assign trunc_ln947_5_fu_5283_p1 = sub_ln944_7_fu_5255_p2[5:0];

assign trunc_ln947_6_fu_1773_p1 = sub_ln944_2_fu_1745_p2[5:0];

assign trunc_ln947_7_fu_1239_p1 = sub_ln944_3_fu_1211_p2[5:0];

assign trunc_ln947_fu_2662_p1 = sub_ln944_fu_2634_p2[5:0];

assign trunc_ln954_1_fu_3464_p1 = shl_ln955_4_fu_3425_p2[63:0];

assign trunc_ln954_fu_3460_p1 = lshr_ln954_4_fu_3447_p2[63:0];

assign trunc_ln_fu_1113_p4 = {{grp_fu_1220_p_dout0[176:117]}};

assign xor_ln571_2_fu_4457_p2 = (icmp_ln571_4_reg_6226 ^ 1'd1);

assign xor_ln571_3_fu_4716_p2 = (icmp_ln571_6_reg_6287 ^ 1'd1);

assign xor_ln571_4_fu_2256_p2 = (icmp_ln571_reg_5863 ^ 1'd1);

assign xor_ln571_fu_3776_p2 = (icmp_ln571_2_reg_6109 ^ 1'd1);

assign xor_ln581_2_fu_4511_p2 = (or_ln581_2_fu_4506_p2 ^ 1'd1);

assign xor_ln581_3_fu_4750_p2 = (or_ln581_3_fu_4744_p2 ^ 1'd1);

assign xor_ln581_4_fu_2310_p2 = (or_ln581_4_fu_2305_p2 ^ 1'd1);

assign xor_ln581_fu_3830_p2 = (or_ln581_fu_3825_p2 ^ 1'd1);

assign xor_ln582_2_fu_4483_p2 = (or_ln582_2_fu_4479_p2 ^ 1'd1);

assign xor_ln582_3_fu_4732_p2 = (or_ln582_3_fu_4727_p2 ^ 1'd1);

assign xor_ln582_4_fu_2282_p2 = (or_ln582_4_fu_2278_p2 ^ 1'd1);

assign xor_ln582_fu_3802_p2 = (or_ln582_fu_3798_p2 ^ 1'd1);

assign xor_ln949_1_fu_2903_p2 = (tmp_94_fu_2895_p3 ^ 1'd1);

assign xor_ln949_2_fu_3391_p2 = (tmp_99_fu_3383_p3 ^ 1'd1);

assign xor_ln949_3_fu_4039_p2 = (tmp_106_fu_4031_p3 ^ 1'd1);

assign xor_ln949_4_fu_5027_p2 = (tmp_113_fu_5019_p3 ^ 1'd1);

assign xor_ln949_5_fu_5339_p2 = (tmp_117_fu_5331_p3 ^ 1'd1);

assign xor_ln949_6_fu_1829_p2 = (tmp_123_fu_1821_p3 ^ 1'd1);

assign xor_ln949_7_fu_1295_p2 = (tmp_131_fu_1287_p3 ^ 1'd1);

assign xor_ln949_fu_2718_p2 = (tmp_89_fu_2710_p3 ^ 1'd1);

assign zext_ln22_1_fu_1079_p1 = add_ln396_reg_5659;

assign zext_ln22_fu_1064_p1 = add_ln396_fu_1059_p2;

assign zext_ln362_1_fu_775_p1 = i_reg_535;

assign zext_ln362_fu_770_p1 = i_reg_535;

assign zext_ln367_fu_810_p1 = select_ln365_fu_802_p3;

assign zext_ln379_fu_860_p1 = k_reg_546;

assign zext_ln392_1_fu_1049_p1 = j_reg_582;

assign zext_ln392_fu_994_p1 = tmp_41_fu_986_p3;

assign zext_ln415_10_fu_1681_p1 = qb_6_fu_1674_p3;

assign zext_ln415_11_fu_3886_p1 = tmp_103_fu_3878_p3;

assign zext_ln415_12_fu_2516_p1 = qb_5_fu_2509_p3;

assign zext_ln415_13_fu_4706_p1 = qb_4_fu_4699_p3;

assign zext_ln415_14_fu_4864_p1 = tmp_110_reg_6316;

assign zext_ln415_15_fu_1149_p1 = tmp_128_reg_5694;

assign zext_ln415_7_fu_3766_p1 = qb_2_fu_3760_p3;

assign zext_ln415_8_fu_4447_p1 = qb_3_fu_4441_p3;

assign zext_ln415_9_fu_2246_p1 = qb_fu_2240_p3;

assign zext_ln415_fu_1131_p1 = tmp_120_fu_1123_p3;

assign zext_ln425_fu_2548_p1 = mul_ln425_fu_2544_p2;

assign zext_ln426_fu_2563_p1 = add_ln426_fu_2557_p2;

assign zext_ln430_fu_2577_p1 = add_ln430_fu_2572_p2;

assign zext_ln446_1_fu_1044_p1 = add_ln446_1_fu_1039_p2;

assign zext_ln446_fu_1004_p1 = j_reg_582;

assign zext_ln455_2_fu_3589_p1 = exp_tmp_2_fu_3579_p4;

assign zext_ln455_3_fu_1505_p1 = exp_tmp_3_reg_5760;

assign zext_ln455_4_fu_4234_p1 = exp_tmp_4_fu_4224_p4;

assign zext_ln455_5_fu_2336_p1 = exp_tmp_5_reg_5914;

assign zext_ln455_6_fu_4530_p1 = exp_tmp_6_reg_6277;

assign zext_ln455_fu_2034_p1 = exp_tmp_fu_2024_p4;

assign zext_ln524_fu_827_p1 = add_ln524_fu_822_p2;

assign zext_ln569_2_fu_3674_p1 = p_Result_217_fu_3667_p3;

assign zext_ln569_3_fu_1515_p1 = p_Result_207_fu_1508_p3;

assign zext_ln569_4_fu_4355_p1 = p_Result_222_fu_4348_p3;

assign zext_ln569_5_fu_2346_p1 = p_Result_201_fu_2339_p3;

assign zext_ln569_6_fu_4540_p1 = p_Result_228_fu_4533_p3;

assign zext_ln569_fu_2050_p1 = p_Result_199_fu_2042_p3;

assign zext_ln586_2_fu_3695_p1 = trunc_ln586_reg_6143;

assign zext_ln586_3_fu_1608_p1 = trunc_ln586_6_fu_1604_p1;

assign zext_ln586_4_fu_4376_p1 = trunc_ln586_2_reg_6260;

assign zext_ln586_5_fu_2444_p1 = trunc_ln586_5_fu_2440_p1;

assign zext_ln586_6_fu_4623_p1 = trunc_ln586_3_fu_4619_p1;

assign zext_ln586_fu_2175_p1 = trunc_ln586_4_reg_5897;

assign zext_ln591_2_fu_3748_p1 = add_ln591_2_fu_3743_p2;

assign zext_ln591_3_fu_1662_p1 = add_ln591_3_fu_1656_p2;

assign zext_ln591_4_fu_4429_p1 = add_ln591_4_fu_4424_p2;

assign zext_ln591_5_fu_2497_p1 = add_ln591_5_fu_2491_p2;

assign zext_ln591_6_fu_4687_p1 = add_ln591_6_fu_4681_p2;

assign zext_ln591_fu_2228_p1 = add_ln591_fu_2223_p2;

assign zext_ln604_2_fu_3723_p1 = trunc_ln586_reg_6143;

assign zext_ln604_3_fu_1588_p1 = trunc_ln604_1_fu_1584_p1;

assign zext_ln604_4_fu_4404_p1 = trunc_ln586_2_reg_6260;

assign zext_ln604_5_fu_2419_p1 = trunc_ln604_fu_2415_p1;

assign zext_ln604_6_fu_4653_p1 = trunc_ln586_3_fu_4619_p1;

assign zext_ln604_fu_2203_p1 = trunc_ln586_4_reg_5897;

assign zext_ln727_fu_881_p1 = N_reg_557;

assign zext_ln947_1_fu_2857_p1 = sub_ln947_1_fu_2851_p2;

assign zext_ln947_2_fu_3346_p1 = sub_ln947_2_fu_3341_p2;

assign zext_ln947_3_fu_3993_p1 = sub_ln947_3_fu_3987_p2;

assign zext_ln947_4_fu_4981_p1 = sub_ln947_4_fu_4975_p2;

assign zext_ln947_5_fu_5293_p1 = sub_ln947_5_fu_5287_p2;

assign zext_ln947_6_fu_1783_p1 = sub_ln947_6_fu_1777_p2;

assign zext_ln947_7_fu_1249_p1 = sub_ln947_7_fu_1243_p2;

assign zext_ln947_fu_2672_p1 = sub_ln947_fu_2666_p2;

assign zext_ln949_1_fu_2867_p1 = lsb_index_4_fu_2825_p2;

assign zext_ln949_2_fu_1793_p1 = lsb_index_9_fu_1751_p2;

assign zext_ln949_3_fu_1259_p1 = lsb_index_10_fu_1217_p2;

assign zext_ln949_4_fu_3356_p1 = lsb_index_5_fu_3320_p2;

assign zext_ln949_5_fu_4003_p1 = lsb_index_6_fu_3961_p2;

assign zext_ln949_6_fu_4991_p1 = lsb_index_7_fu_4949_p2;

assign zext_ln949_7_fu_5303_p1 = lsb_index_8_fu_5261_p2;

assign zext_ln949_fu_2682_p1 = lsb_index_fu_2640_p2;

assign zext_ln951_10_fu_4143_p1 = m_8_fu_4133_p4;

assign zext_ln951_11_fu_5108_p1 = m_43_fu_5101_p3;

assign zext_ln951_12_fu_5131_p1 = m_9_fu_5121_p4;

assign zext_ln951_13_fu_5420_p1 = m_46_fu_5413_p3;

assign zext_ln951_14_fu_5443_p1 = m_1_fu_5433_p4;

assign zext_ln951_2_fu_3120_p1 = m_s_fu_3110_p4;

assign zext_ln951_3_fu_2985_p1 = m_34_fu_2977_p3;

assign zext_ln951_4_fu_1910_p1 = m_49_fu_1903_p3;

assign zext_ln951_5_fu_1933_p1 = m_2_fu_1923_p4;

assign zext_ln951_6_fu_1377_p1 = m_52_fu_1369_p3;

assign zext_ln951_7_fu_1413_p1 = m_3_reg_5734;

assign zext_ln951_8_fu_3191_p1 = m_6_reg_6021;

assign zext_ln951_9_fu_4120_p1 = m_40_fu_4113_p3;

assign zext_ln951_fu_3097_p1 = m_fu_3090_p3;

assign zext_ln954_1_fu_2959_p1 = add_ln954_1_fu_2953_p2;

assign zext_ln954_2_fu_1894_p1 = add_ln954_2_fu_1889_p2;

assign zext_ln954_3_fu_1351_p1 = add_ln954_3_fu_1345_p2;

assign zext_ln954_4_fu_3443_p1 = add_ln954_4_fu_3438_p2;

assign zext_ln954_5_fu_4104_p1 = add_ln954_5_fu_4099_p2;

assign zext_ln954_6_fu_5092_p1 = add_ln954_6_fu_5087_p2;

assign zext_ln954_7_fu_5404_p1 = add_ln954_7_fu_5399_p2;

assign zext_ln954_fu_3082_p1 = add_ln954_reg_6001;

assign zext_ln955_1_fu_2935_p1 = sub_ln955_1_fu_2929_p2;

assign zext_ln955_2_fu_1880_p1 = sub_ln955_2_fu_1875_p2;

assign zext_ln955_3_fu_1327_p1 = sub_ln955_3_fu_1321_p2;

assign zext_ln955_4_fu_3421_p1 = sub_ln955_4_fu_3416_p2;

assign zext_ln955_5_fu_4090_p1 = sub_ln955_5_fu_4085_p2;

assign zext_ln955_6_fu_5078_p1 = sub_ln955_6_fu_5073_p2;

assign zext_ln955_7_fu_5390_p1 = sub_ln955_7_fu_5385_p2;

assign zext_ln955_fu_3074_p1 = sub_ln955_reg_5996;

assign zext_ln961_1_fu_2989_p1 = select_ln954_3_fu_2969_p3;

assign zext_ln961_2_fu_1914_p1 = select_ln954_13_reg_5820;

assign zext_ln961_3_fu_1381_p1 = select_ln954_15_fu_1361_p3;

assign zext_ln961_4_fu_3476_p1 = select_ln954_5_fu_3452_p3;

assign zext_ln961_5_fu_4124_p1 = select_ln954_7_reg_6194;

assign zext_ln961_6_fu_5112_p1 = select_ln954_9_reg_6353;

assign zext_ln961_7_fu_5424_p1 = select_ln954_11_reg_6390;

assign zext_ln961_fu_3101_p1 = select_ln954_reg_6006;

assign zext_ln962_fu_3496_p1 = m_55_fu_3486_p4;

always @ (posedge ap_clk) begin
    idxprom16_reg_5609[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln727_reg_5615[8:1] <= 8'b00000001;
    rhs_10_reg_5620[116:0] <= 117'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    tmp_40_reg_5636[2:0] <= 3'b000;
    zext_ln392_reg_5641[2:0] <= 3'b000;
    zext_ln392_reg_5641[7] <= 1'b0;
    zext_ln22_reg_5664[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln22_1_reg_5679[8:7] <= 2'b00;
    sample_V_1_reg_5684[38:0] <= 39'b000000000000000000000000000000000000000;
    zext_ln569_reg_5853[53:52] <= 2'b01;
    N_reg_557[1] <= 1'b1;
end

endmodule //LLSSineReconstruction_computeRemainingChannels
