09-28-22 04:32:19 INFO   Starting
09-28-22 04:32:19 INFO   Using Board 10
09-28-22 04:32:20 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3279 A, Temp: -13.6238 C, Res.: 947.55 Ohms
09-28-22 04:32:20 DEBUG  Sending 28 bit PRBS w headers
09-28-22 04:32:20 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:32:20 INFO   Configuring ASIC
09-28-22 04:32:23 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:32:23 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:32:23 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 20, 0, 255, 1, 255, 79]
09-28-22 04:32:23 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:32:23 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:32:24 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 42, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:32:24 INFO    phaseSelect: 04, prbs_chk_err_cnt: [45, 0, 255, 255, 255, 255, 255, 255, 27, 255, 255, 255]
09-28-22 04:32:24 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 13, 14, 0, 7, 0, 0]
09-28-22 04:32:24 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:32:24 INFO    phaseSelect: 07, prbs_chk_err_cnt: [2, 255, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:32:24 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 0, 1, 255, 0, 255, 255]
09-28-22 04:32:25 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 156, 255, 255, 255, 255, 255, 255]
09-28-22 04:32:25 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:32:25 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 8, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:32:25 INFO    phaseSelect: 12, prbs_chk_err_cnt: [0, 0, 130, 255, 255, 255, 255, 255, 31, 255, 255, 46]
09-28-22 04:32:25 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 255, 0, 0, 80, 1, 0]
09-28-22 04:32:26 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 167, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:32:26 INFO   Error Array:
array([[255, 255, 255, 255, 255,   0,  20,   0, 255,   1, 255,  79],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  42, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [ 45,   0, 255, 255, 255, 255, 255, 255,  27, 255, 255, 255],
       [  0,   0,   0,   0,   0, 255,  13,  14,   0,   7,   0,   0],
       [  0,   2,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  2, 255,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255, 255, 255, 255,   0,   0,   1, 255,   0, 255, 255],
       [255, 255, 255, 255, 255, 156, 255, 255, 255, 255, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,   8, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  0,   0, 130, 255, 255, 255, 255, 255,  31, 255, 255,  46],
       [  0,   0,   0,   0,   0, 255, 255,   0,   0,  80,   1,   0],
       [  0, 167,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 04:32:26 INFO   Best phase settings: 13,5,6,6,6,7,7,14,6,7,6,6
09-28-22 04:32:26 INFO   Best phase settings (5-setting window): 5,4,5,5,5,7,6,6,5,6,5,5
09-28-22 04:32:26 DEBUG  Set fixed phase 5,4,5,5,5,7,6,6,5,6,5,5
09-28-22 04:32:27 DEBUG  Sending 28 bit PRBS w headers
09-28-22 04:32:27 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:32:28 INFO   FC status_locked: 1
09-28-22 04:32:28 INFO   PUSM status: 9
09-28-22 04:32:31 DEBUG  link_reset_roct: 3500
09-28-22 04:32:31 INFO   Trying alignment with snapshot BX=2
09-28-22 04:32:33 INFO   ASIC
09-28-22 04:32:33 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:32:33 INFO   eRx 01:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:32:33 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:32:33 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:32:33 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:32:33 INFO   eRx 05:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:32:33 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:32:33 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:32:33 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:32:33 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:32:33 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:32:33 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:32:33 INFO   Trying alignment with snapshot BX=3
09-28-22 04:32:35 INFO   ASIC
09-28-22 04:32:35 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   Good ASIC alignment
09-28-22 04:32:35 INFO   Trying alignment with delay=4
09-28-22 04:32:35 INFO   ASIC
09-28-22 04:32:35 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:32:35 INFO   Emulator
09-28-22 04:32:35 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:32:35 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:32:35 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:32:35 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:32:35 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:32:35 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:32:35 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:32:35 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:32:35 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:32:35 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:32:35 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:32:35 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:32:35 INFO   Good ASIC alignment
09-28-22 04:32:35 INFO   Good emulator alignment
09-28-22 04:32:35 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:32:37 ERROR  Increase in channels [ 4 10 11]: [ 0  0  0  0  3  0  0  0  0  0 12  2]
09-28-22 04:32:37 ERROR            previous values [104  98 163 153 244  54  97  83 101  77 379 154]
09-28-22 04:32:37 ERROR            current values [104  98 163 153 247  54  97  83 101  77 391 156]
09-28-22 04:32:37 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:32:40 DEBUG  Num links 13 13
09-28-22 04:32:40 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:32:42 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:32:42 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:32:42 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:32:42 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:32:42 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:32:42 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:32:42 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:32:42 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:32:42 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:32:42 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:32:42 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:32:42 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:32:42 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:32:42 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:32:42 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:32:42 INFO   Links lc-ASIC are aligned
09-28-22 04:32:44 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:32:45 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:32:45 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:32:45 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:32:45 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:32:45 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:32:45 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:32:47 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:32:47 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:32:47 DEBUG  Compare BX0
09-28-22 04:32:47 DEBUG  Reference position is same as target 103
09-28-22 04:32:47 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:32:47 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:32:47 INFO   Found BX0 word for ASIC 103
09-28-22 04:32:47 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:32:47 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:32:47 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:32:47 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:32:47 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:32:47 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:32:49 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:32:49 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:32:49 DEBUG  Compare BX0
09-28-22 04:32:49 DEBUG  Reference position is 103
09-28-22 04:32:49 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:32:49 DEBUG  Found latency for emulator [0 0 0 0 0 0 0 0 0 0 0 0 0] 
09-28-22 04:32:49 INFO   Found BX0 word for emulator 103 
09-28-22 04:32:49 DEBUG  Num links 13 13
09-28-22 04:32:49 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:32:49 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:32:49 INFO   Word count 409121, error count 0
09-28-22 04:32:50 INFO   Links are aligned between ASIC and emulator
09-28-22 04:32:52 DEBUG  Stop continous acquire for lc-ASIC
09-28-22 04:32:52 DEBUG  Stop continous acquire for lc-emulator
09-28-22 04:32:52 DEBUG  Stop continous acquire for lc-input
09-28-22 04:32:52 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:32:52 INFO   l1a counter 165
09-28-22 04:32:52 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator', 'lc-input']
09-28-22 04:32:52 DEBUG  L1A counter 166
09-28-22 04:32:52 INFO   l1a counter 166
09-28-22 04:32:53 DEBUG  Length of captured data for lc-ASIC: 10
09-28-22 04:32:53 DEBUG  Length of captured data for lc-emulator: 10
09-28-22 04:32:53 DEBUG  Length of captured data for lc-input: 10
09-28-22 04:32:53 INFO   Printing lc-ASIC
09-28-22 04:32:53 INFO   14a8ffff,ffffffff,4953b7e4,953b7e49,53b7e495,3b7e4953,b7e4953b,7e4953b7,e4953b7e,4953b7e4,953b7e49,53b7e495,3b7e1122
09-28-22 04:32:53 INFO   1c91ffff,ffffffff,9b075a19,b075a19b,075a19b0,75a19b07,5a19b075,a19b075a,19b075a1,9b075a19,b075a19b,075a19b0,75a11922
09-28-22 04:32:53 INFO   2497ffff,ffffffff,3dc68c93,dc68c93d,c68c93dc,68c93dc6,8c93dc68,c93dc68c,93dc68c9,3dc68c93,dc68c93d,c68c93dc,68c92122
09-28-22 04:32:54 INFO   2ca1ffff,ffffffff,72b72fb7,2b72fb72,b72fb72b,72fb72b7,2fb72b72,fb72b72f,b72b72fb,72b72fb7,2b72fb72,b72fb72b,72fb2922
09-28-22 04:32:54 INFO   3482bbbb,bbbbbbbb,2f72297b,914bdc8a,5ee452f7,2297b914,bdc8a5ee,452f7229,7b914bdc,8a5ee450,31223122,31223122,31223122
09-28-22 04:32:54 INFO   3c9bdddd,dddddddd,e59ea72c,f53967a9,cb3d4e59,ea72cf53,967a9cb3,d4e59ea7,2cf53967,a9cb3d40,39223922,39223922,39223922
09-28-22 04:32:54 INFO   448fffff,ffffffff,9cfb4a19,cfb4a19c,fb4a19cf,b4a19cfb,4a19cfb4,a19cfb4a,19cfb4a1,9cfb4a19,cfb4a19c,fb4a19cf,b4a14122
09-28-22 04:32:54 INFO   4c98eeee,eeeeeeee,bbc59dde,2ceef167,778b3bbc,59dde2ce,ef167778,b3bbc59d,de2ceef1,67778b30,49224922,49224922,49224922
09-28-22 04:32:54 INFO   5498ffff,ffffffff,d534febd,534febd5,34febd53,4febd534,febd534f,ebd534fe,bd534feb,d534febd,534febd5,34febd53,4feb5122
09-28-22 04:32:54 INFO   5c76eeee,eeeeeeee,a079c503,ce281e71,40f38a07,9c503ce2,81e7140f,38a079c5,03ce281e,7140f380,59225922,59225922,59225922
09-28-22 04:32:54 INFO   Printing lc-emulator
09-28-22 04:32:54 INFO   14a8ffff,ffffffff,4953b7e4,953b7e49,53b7e495,3b7e4953,b7e4953b,7e4953b7,e4953b7e,4953b7e4,953b7e49,53b7e495,3b7e1122
09-28-22 04:32:54 INFO   1c91ffff,ffffffff,9b075a19,b075a19b,075a19b0,75a19b07,5a19b075,a19b075a,19b075a1,9b075a19,b075a19b,075a19b0,75a11922
09-28-22 04:32:54 INFO   2497ffff,ffffffff,3dc68c93,dc68c93d,c68c93dc,68c93dc6,8c93dc68,c93dc68c,93dc68c9,3dc68c93,dc68c93d,c68c93dc,68c92122
09-28-22 04:32:54 INFO   2ca1ffff,ffffffff,72b72fb7,2b72fb72,b72fb72b,72fb72b7,2fb72b72,fb72b72f,b72b72fb,72b72fb7,2b72fb72,b72fb72b,72fb2922
09-28-22 04:32:54 INFO   3482bbbb,bbbbbbbb,2f72297b,914bdc8a,5ee452f7,2297b914,bdc8a5ee,452f7229,7b914bdc,8a5ee450,31223122,31223122,31223122
09-28-22 04:32:54 INFO   3c9bdddd,dddddddd,e59ea72c,f53967a9,cb3d4e59,ea72cf53,967a9cb3,d4e59ea7,2cf53967,a9cb3d40,39223922,39223922,39223922
09-28-22 04:32:54 INFO   448fffff,ffffffff,9cfb4a19,cfb4a19c,fb4a19cf,b4a19cfb,4a19cfb4,a19cfb4a,19cfb4a1,9cfb4a19,cfb4a19c,fb4a19cf,b4a14122
09-28-22 04:32:54 INFO   4c98eeee,eeeeeeee,bbc59dde,2ceef167,778b3bbc,59dde2ce,ef167778,b3bbc59d,de2ceef1,67778b30,49224922,49224922,49224922
09-28-22 04:32:54 INFO   5498ffff,ffffffff,d534febd,534febd5,34febd53,4febd534,febd534f,ebd534fe,bd534feb,d534febd,534febd5,34febd53,4feb5122
09-28-22 04:32:54 INFO   5c76eeee,eeeeeeee,a079c503,ce281e71,40f38a07,9c503ce2,81e7140f,38a079c5,03ce281e,7140f380,59225922,59225922,59225922
09-28-22 04:32:54 INFO   Printing lc-input
09-28-22 04:32:54 INFO   a592fd6e,a592fd6e,a592fd6e,a592fd6e,a592fd6e,a592fd6e,a592fd6e,a592fd6e,a592fd6e,a592fd6e,a592fd6e,a592fd6e
09-28-22 04:32:54 INFO   a0f64235,a0f64235,a0f64235,a0f64235,a0f64235,a0f64235,a0f64235,a0f64235,a0f64235,a0f64235,a0f64235,a0f64235
09-28-22 04:32:54 INFO   a8cbd2b8,a8cbd2b8,a8cbd2b8,a8cbd2b8,a8cbd2b8,a8cbd2b8,a8cbd2b8,a8cbd2b8,a8cbd2b8,a8cbd2b8,a8cbd2b8,a8cbd2b8
09-28-22 04:32:54 INFO   aef92616,aef92616,aef92616,aef92616,aef92616,aef92616,aef92616,aef92616,aef92616,aef92616,aef92616,aef92616
09-28-22 04:32:54 INFO   ad476f93,ad476f93,ad476f93,ad476f93,ad476f93,ad476f93,ad476f93,ad476f93,ad476f93,ad476f93,ad476f93,ad476f93
09-28-22 04:32:54 INFO   a616b477,a616b477,a616b477,a616b477,a616b477,a616b477,a616b477,a616b477,a616b477,a616b477,a616b477,a616b477
09-28-22 04:32:54 INFO   ab93196a,ab93196a,ab93196a,ab93196a,ab93196a,ab93196a,ab93196a,ab93196a,ab93196a,ab93196a,ab93196a,ab93196a
09-28-22 04:32:54 INFO   a577df30,a577df30,a577df30,a577df30,a577df30,a577df30,a577df30,a577df30,a577df30,a577df30,a577df30,a577df30
09-28-22 04:32:54 INFO   ac2a28fc,ac2a28fc,ac2a28fc,ac2a28fc,ac2a28fc,ac2a28fc,ac2a28fc,ac2a28fc,ac2a28fc,ac2a28fc,ac2a28fc,ac2a28fc
09-28-22 04:32:54 INFO   af20a2c3,af20a2c3,af20a2c3,af20a2c3,af20a2c3,af20a2c3,af20a2c3,af20a2c3,af20a2c3,af20a2c3,af20a2c3,af20a2c3
09-28-22 04:32:54 INFO   Configuring stream compare
09-28-22 04:32:55 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:32:55 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:32:55 DEBUG  Stop continous acquire for lc-input
09-28-22 04:32:55 DEBUG  Stop continous acquire for lc-ASIC
09-28-22 04:32:55 DEBUG  Stop continous acquire for lc-emulator
09-28-22 04:32:55 DEBUG  Configure continous acquire
09-28-22 04:32:55 INFO   Starting stream compare (CTRL-C to stop and do capture and I2C compare)
09-28-22 04:32:55 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3276 A, Temp: -13.6884 C, Res.: 947.30 Ohms
09-28-22 04:32:55 INFO   Word count 14540003, error count 0
09-28-22 04:32:56 ERROR  RO Mismatches: {'ASIC': {'CH_ALIGNER_2INPUT_ALL': {'hdr_mm_cntr': (367, 561)}, 'CH_ALIGNER_3INPUT_ALL': {'hdr_mm_cntr': (201, 287)}, 'CH_ALIGNER_4INPUT_ALL': {'hdr_mm_cntr': (1282, 2138)}, 'CH_ALIGNER_10INPUT_ALL': {'hdr_mm_cntr': (2935, 4910)}, 'CH_ALIGNER_11INPUT_ALL': {'hdr_mm_cntr': (273, 372)}, 'CH_ERR_2INPUT_ALL': {'error_data': (0, 96), 'error_data_err_out': (0, 1), 'error_data_err_dat': (0, 32)}, 'CH_ERR_4INPUT_ALL': {'error_data': (96, 0), 'error_data_err_out': (1, 0), 'error_data_err_dat': (32, 0)}, 'CH_ERR_10INPUT_ALL': {'error_data': (0, 96), 'error_data_err_out': (0, 1), 'error_data_err_dat': (0, 32)}, 'CH_ERR_12_ALL': {'error_data': (84, 86), 'error_data_err_dat': (20, 22)}}}
09-28-22 04:32:56 DEBUG  RO Mismatches: {'ASIC': {}}
09-28-22 04:32:56 INFO   RW Matches
09-28-22 04:32:56 INFO   Word count 51735172, error count 3410
09-28-22 04:32:56 DEBUG  Stop continous acquire for lc-ASIC
09-28-22 04:32:56 DEBUG  Stop continous acquire for lc-emulator
09-28-22 04:32:56 DEBUG  Stop continous acquire for lc-input
09-28-22 04:32:56 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:32:56 INFO   l1a counter 166
09-28-22 04:32:56 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator', 'lc-input']
09-28-22 04:32:56 DEBUG  L1A counter 167
09-28-22 04:32:56 INFO   l1a counter 167
09-28-22 04:32:57 DEBUG  Length of captured data for lc-ASIC: 10
09-28-22 04:32:57 DEBUG  Length of captured data for lc-emulator: 10
09-28-22 04:32:57 DEBUG  Length of captured data for lc-input: 10
09-28-22 04:32:57 INFO   Printing lc-ASIC
09-28-22 04:32:57 INFO   14a2ffff,ffffffff,b69fb74b,69fb74b6,9fb74b69,fb74b69f,b74b69fb,74b69fb7,4b69fb74,b69fb74b,69fb74b6,9fb74b69,fb741122
09-28-22 04:32:57 INFO   1c735555,55555555,9ca67299,ca67299c,a67299ca,67299ca6,7299ca67,29001922,19221922,19221922,19221922,19221922,19221922
09-28-22 04:32:57 INFO   24a27777,77777777,fb261fd9,30fec987,f64c3fb2,61fd930f,ec987f64,c3fb261f,d930fec9,87f64c30,21222122,21222122,21222122
09-28-22 04:32:57 INFO   2ca4ffff,ffffffff,5a8bdf35,a8bdf35a,8bdf35a8,bdf35a8b,df35a8bd,f35a8bdf,35a8bdf3,5a8bdf35,a8bdf35a,8bdf35a8,bdf32922
09-28-22 04:32:57 INFO   346baaaa,aaaaaaaa,8c963258,c963258c,963258c9,63258c96,3258c963,25003122,31223122,31223122,31223122,31223122,31223122
09-28-22 04:32:57 INFO   3c91ffff,ffffffff,6f2362c6,f2362c6f,2362c6f2,362c6f23,62c6f236,2c6f2362,c6f2362c,6f2362c6,f2362c6f,2362c6f2,362c3922
09-28-22 04:32:57 INFO   449cffff,ffffffff,b4ebba7b,4ebba7b4,ebba7b4e,bba7b4eb,ba7b4ebb,a7b4ebba,7b4ebba7,b4ebba7b,4ebba7b4,ebba7b4e,bba74122
09-28-22 04:32:57 INFO   4c9affff,ffffffff,99d154e9,9d154e99,d154e99d,154e99d1,54e99d15,4e99d154,e99d154e,99d154e9,9d154e99,d154e99d,154e4922
09-28-22 04:32:57 INFO   548effff,ffffffff,7fa501d7,fa501d7f,a501d7fa,501d7fa5,01d7fa50,1d7fa501,d7fa501d,7fa501d7,fa501d7f,a501d7fa,501d5122
09-28-22 04:32:57 INFO   5c949999,99999999,e06b81ae,06b81ae0,6b81ae06,b81ae06b,81ae06b8,1a005922,59225922,59225922,59225922,59225922,59225922
09-28-22 04:32:57 INFO   Printing lc-emulator
09-28-22 04:32:57 INFO   14a2ffff,ffffffff,b69fb74b,69fb74b6,9fb74b69,fb74b69f,b74b69fb,74b69fb7,4b69fb74,b69fb74b,69fb74b6,9fb74b69,fb741122
09-28-22 04:32:57 INFO   1c735555,55555555,9ca67299,ca67299c,a67299ca,67299ca6,7299ca67,29001922,19221922,19221922,19221922,19221922,19221922
09-28-22 04:32:57 INFO   24a27777,77777777,fb261fd9,30fec987,f64c3fb2,61fd930f,ec987f64,c3fb261f,d930fec9,87f64c30,21222122,21222122,21222122
09-28-22 04:32:57 INFO   2ca4ffff,ffffffff,5a8bdf35,a8bdf35a,8bdf35a8,bdf35a8b,df35a8bd,f35a8bdf,35a8bdf3,5a8bdf35,a8bdf35a,8bdf35a8,bdf32922
09-28-22 04:32:57 INFO   346baaaa,aaaaaaaa,8c963258,c963258c,963258c9,63258c96,3258c963,25003122,31223122,31223122,31223122,31223122,31223122
09-28-22 04:32:57 INFO   3c91ffff,ffffffff,6f2362c6,f2362c6f,2362c6f2,362c6f23,62c6f236,2c6f2362,c6f2362c,6f2362c6,f2362c6f,2362c6f2,362c3922
09-28-22 04:32:57 INFO   449cffff,ffffffff,b4ebba7b,4ebba7b4,ebba7b4e,bba7b4eb,ba7b4ebb,a7b4ebba,7b4ebba7,b4ebba7b,4ebba7b4,ebba7b4e,bba74122
09-28-22 04:32:57 INFO   4c9affff,ffffffff,99d154e9,9d154e99,d154e99d,154e99d1,54e99d15,4e99d154,e99d154e,99d154e9,9d154e99,d154e99d,154e4922
09-28-22 04:32:57 INFO   548effff,ffffffff,7fa501d7,fa501d7f,a501d7fa,501d7fa5,01d7fa50,1d7fa501,d7fa501d,7fa501d7,fa501d7f,a501d7fa,501d5122
09-28-22 04:32:57 INFO   5c949999,99999999,e06b81ae,06b81ae0,6b81ae06,b81ae06b,81ae06b8,1a005922,59225922,59225922,59225922,59225922,59225922
09-28-22 04:32:57 INFO   Printing lc-input
09-28-22 04:32:57 INFO   a82c70e9,a82c70e9,a82c70e9,a82c70e9,a82c70e9,a82c70e9,a82c70e9,a82c70e9,a82c70e9,a82c70e9,a82c70e9,a82c70e9
09-28-22 04:32:57 INFO   a2276cd3,a2276cd3,a2276cd3,a2276cd3,a2276cd3,a2276cd3,a2276cd3,a2276cd3,a2276cd3,a2276cd3,a2276cd3,a2276cd3
09-28-22 04:32:57 INFO   a6aeb7e7,a6aeb7e7,a6aeb7e7,a6aeb7e7,a6aeb7e7,a6aeb7e7,a6aeb7e7,a6aeb7e7,a6aeb7e7,a6aeb7e7,a6aeb7e7,a6aeb7e7
09-28-22 04:32:57 INFO   ab051a1e,ab051a1e,ab051a1e,ab051a1e,ab051a1e,ab051a1e,ab051a1e,ab051a1e,ab051a1e,ab051a1e,ab051a1e,ab051a1e
09-28-22 04:32:57 INFO   a5c45c99,a5c45c99,a5c45c99,a5c45c99,a5c45c99,a5c45c99,a5c45c99,a5c45c99,a5c45c99,a5c45c99,a5c45c99,a5c45c99
09-28-22 04:32:57 INFO   acb54bbf,acb54bbf,acb54bbf,acb54bbf,acb54bbf,acb54bbf,acb54bbf,acb54bbf,acb54bbf,acb54bbf,acb54bbf,acb54bbf
09-28-22 04:32:57 INFO   ab981950,ab981950,ab981950,ab981950,ab981950,ab981950,ab981950,ab981950,ab981950,ab981950,ab981950,ab981950
09-28-22 04:32:57 INFO   a57e1f04,a57e1f04,a57e1f04,a57e1f04,a57e1f04,a57e1f04,a57e1f04,a57e1f04,a57e1f04,a57e1f04,a57e1f04,a57e1f04
09-28-22 04:32:57 INFO   a42198c5,a42198c5,a42198c5,a42198c5,a42198c5,a42198c5,a42198c5,a42198c5,a42198c5,a42198c5,a42198c5,a42198c5
09-28-22 04:32:57 INFO   a529fef4,a529fef4,a529fef4,a529fef4,a529fef4,a529fef4,a529fef4,a529fef4,a529fef4,a529fef4,a529fef4,a529fef4
09-28-22 04:32:57 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:32:57 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:32:57 DEBUG  Stop continous acquire for lc-input
09-28-22 04:32:57 DEBUG  Stop continous acquire for lc-ASIC
09-28-22 04:32:57 DEBUG  Stop continous acquire for lc-emulator
09-28-22 04:32:57 DEBUG  Configure continous acquire
09-28-22 04:32:57 INFO   Word count 23548, error count 0
09-28-22 04:32:57 INFO   Starting Power Scans ( timestamp 28Sep_043257 )
09-28-22 04:32:57 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:32:57 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:32:57 INFO   Setting to 1.08 V
09-28-22 04:32:58 INFO   Power: On, Voltage: 1.0800 V, Current: 0.2819 A, Temp: -13.6920 C, Res.: 947.29 Ohms
09-28-22 04:33:13 INFO   Good PLL settings V=1.08: [27, 28, 29, 30, 31, 56, 57, 58, 59, 60, 61, 62, 63, 120, 121, 122, 123]
09-28-22 04:33:13 INFO      CapSel=27, V=1.08, PUSM=9, V=1.08, I=0.2819
09-28-22 04:33:13 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:33:13 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:33:18 INFO      CapSel=28, V=1.08, PUSM=9, V=1.08, I=0.2846
09-28-22 04:33:19 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:33:19 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:33:24 INFO      CapSel=29, V=1.08, PUSM=9, V=1.08, I=0.2846
09-28-22 04:33:24 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:33:24 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:33:29 INFO      CapSel=30, V=1.08, PUSM=9, V=1.08, I=0.2845
09-28-22 04:33:29 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:33:29 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:33:34 INFO      CapSel=31, V=1.08, PUSM=9, V=1.08, I=0.2843
09-28-22 04:33:35 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:33:35 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:33:40 INFO      CapSel=56, V=1.08, PUSM=9, V=1.07, I=0.2843
09-28-22 04:33:40 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:33:40 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:33:45 INFO      CapSel=57, V=1.08, PUSM=9, V=1.08, I=0.2841
09-28-22 04:33:45 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:33:45 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:33:50 INFO      CapSel=58, V=1.08, PUSM=9, V=1.07, I=0.2841
09-28-22 04:33:51 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:33:51 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:33:56 INFO      CapSel=59, V=1.08, PUSM=9, V=1.08, I=0.2840
09-28-22 04:33:56 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:33:56 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:34:01 INFO      CapSel=60, V=1.08, PUSM=9, V=1.07, I=0.2839
09-28-22 04:34:01 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:34:01 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:34:06 INFO      CapSel=61, V=1.08, PUSM=9, V=1.08, I=0.2836
09-28-22 04:34:07 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:34:07 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:34:12 INFO      CapSel=62, V=1.08, PUSM=9, V=1.07, I=0.2835
09-28-22 04:34:12 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:34:12 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:34:17 INFO      CapSel=63, V=1.08, PUSM=9, V=1.07, I=0.2834
09-28-22 04:34:17 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:34:17 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:34:22 INFO      CapSel=120, V=1.08, PUSM=9, V=1.08, I=0.2833
09-28-22 04:34:22 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:34:22 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:34:28 INFO      CapSel=121, V=1.08, PUSM=9, V=1.07, I=0.2832
09-28-22 04:34:28 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:34:28 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:34:33 INFO      CapSel=122, V=1.08, PUSM=9, V=1.08, I=0.2831
09-28-22 04:34:33 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:34:33 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:34:38 INFO      CapSel=123, V=1.08, PUSM=9, V=1.08, I=0.2831
09-28-22 04:34:38 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:34:38 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:34:43 INFO   Setting to 1.32 V
09-28-22 04:34:45 INFO   Power: On, Voltage: 1.3100 V, Current: 0.3128 A, Temp: -13.6214 C, Res.: 947.56 Ohms
09-28-22 04:34:59 INFO   Good PLL settings V=1.32: [24, 25, 26, 27, 28, 29, 30, 31, 56, 57, 58, 59, 60, 61, 62, 63, 120, 121]
09-28-22 04:34:59 INFO      CapSel=24, V=1.32, PUSM=9, V=1.31, I=0.3822
09-28-22 04:34:59 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:34:59 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:35:05 INFO      CapSel=25, V=1.32, PUSM=9, V=1.32, I=0.3818
09-28-22 04:35:05 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:35:05 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:35:10 INFO      CapSel=26, V=1.32, PUSM=9, V=1.31, I=0.3834
09-28-22 04:35:10 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:35:10 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:35:15 INFO      CapSel=27, V=1.32, PUSM=9, V=1.32, I=0.3825
09-28-22 04:35:15 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:35:15 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:35:20 INFO      CapSel=28, V=1.32, PUSM=9, V=1.32, I=0.3822
09-28-22 04:35:21 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:35:21 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:35:26 INFO      CapSel=29, V=1.32, PUSM=9, V=1.31, I=0.3819
09-28-22 04:35:26 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:35:26 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:35:31 INFO      CapSel=30, V=1.32, PUSM=9, V=1.31, I=0.3818
09-28-22 04:35:31 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:35:31 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:35:36 INFO      CapSel=31, V=1.32, PUSM=9, V=1.31, I=0.3816
09-28-22 04:35:37 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:35:37 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:35:42 INFO      CapSel=56, V=1.32, PUSM=9, V=1.32, I=0.3815
09-28-22 04:35:42 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:35:42 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:35:47 INFO      CapSel=57, V=1.32, PUSM=9, V=1.31, I=0.3809
09-28-22 04:35:47 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:35:47 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:35:52 INFO      CapSel=58, V=1.32, PUSM=9, V=1.31, I=0.3819
09-28-22 04:35:53 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:35:53 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:35:58 INFO      CapSel=59, V=1.32, PUSM=9, V=1.31, I=0.3823
09-28-22 04:35:58 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:35:58 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:36:03 INFO      CapSel=60, V=1.32, PUSM=9, V=1.32, I=0.3808
09-28-22 04:36:03 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:36:03 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:36:08 INFO      CapSel=61, V=1.32, PUSM=9, V=1.32, I=0.3815
09-28-22 04:36:08 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:36:08 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:36:14 INFO      CapSel=62, V=1.32, PUSM=9, V=1.31, I=0.3794
09-28-22 04:36:14 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:36:14 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:36:19 INFO      CapSel=63, V=1.32, PUSM=9, V=1.31, I=0.3792
09-28-22 04:36:19 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:36:19 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:36:24 INFO      CapSel=120, V=1.32, PUSM=9, V=1.32, I=0.3791
09-28-22 04:36:24 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:36:24 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:36:30 INFO      CapSel=121, V=1.32, PUSM=9, V=1.32, I=0.3793
09-28-22 04:36:30 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:36:30 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:36:34 INFO   Setting to 1.2 V
09-28-22 04:36:36 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3295 A, Temp: -13.4881 C, Res.: 948.07 Ohms
09-28-22 04:36:50 INFO   Good PLL settings V=1.20: [25, 26, 27, 28, 29, 30, 31, 56, 57, 58, 59, 60, 61, 62, 63, 120, 121, 122]
09-28-22 04:36:50 INFO      CapSel=25, V=1.20, PUSM=9, V=1.19, I=0.3313
09-28-22 04:36:50 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:36:50 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:36:56 INFO      CapSel=26, V=1.20, PUSM=9, V=1.20, I=0.3329
09-28-22 04:36:56 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:36:56 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:37:01 INFO      CapSel=27, V=1.20, PUSM=9, V=1.20, I=0.3326
09-28-22 04:37:01 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:37:01 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:37:06 INFO      CapSel=28, V=1.20, PUSM=9, V=1.20, I=0.3313
09-28-22 04:37:06 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:37:06 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:37:12 INFO      CapSel=29, V=1.20, PUSM=9, V=1.20, I=0.3311
09-28-22 04:37:12 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:37:12 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:37:17 INFO      CapSel=30, V=1.20, PUSM=9, V=1.19, I=0.3310
09-28-22 04:37:17 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:37:17 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:37:22 INFO      CapSel=31, V=1.20, PUSM=9, V=1.20, I=0.3309
09-28-22 04:37:22 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:37:22 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:37:28 INFO      CapSel=56, V=1.20, PUSM=9, V=1.20, I=0.3309
09-28-22 04:37:28 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:37:28 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:37:33 INFO      CapSel=57, V=1.20, PUSM=9, V=1.19, I=0.3307
09-28-22 04:37:33 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:37:33 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:37:38 INFO      CapSel=58, V=1.20, PUSM=9, V=1.19, I=0.3306
09-28-22 04:37:38 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:37:38 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:37:44 INFO      CapSel=59, V=1.20, PUSM=9, V=1.20, I=0.3303
09-28-22 04:37:44 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:37:44 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:37:49 INFO      CapSel=60, V=1.20, PUSM=9, V=1.19, I=0.3314
09-28-22 04:37:49 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:37:49 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:37:54 INFO      CapSel=61, V=1.20, PUSM=9, V=1.20, I=0.3310
09-28-22 04:37:54 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:37:54 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:37:59 INFO      CapSel=62, V=1.20, PUSM=9, V=1.20, I=0.3310
09-28-22 04:38:00 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:38:00 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:38:05 INFO      CapSel=63, V=1.20, PUSM=9, V=1.19, I=0.3296
09-28-22 04:38:05 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:38:05 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:38:10 INFO      CapSel=120, V=1.20, PUSM=9, V=1.20, I=0.3295
09-28-22 04:38:10 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:38:10 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:38:16 INFO      CapSel=121, V=1.20, PUSM=9, V=1.19, I=0.3293
09-28-22 04:38:16 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:38:16 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:38:21 INFO      CapSel=122, V=1.20, PUSM=9, V=1.20, I=0.3295
09-28-22 04:38:21 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:38:21 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:38:26 INFO   Setting PLL VCO CapSelect to 31 with phaseSelect settings of 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 04:38:27 DEBUG  Set fixed phase 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 04:38:29 DEBUG  Sending 28 bit PRBS w headers
09-28-22 04:38:29 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:38:29 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:38:32 DEBUG  Num links 13 13
09-28-22 04:38:32 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:38:33 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:38:33 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:38:33 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:38:33 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:38:33 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:38:33 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:38:33 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:38:33 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:38:33 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:38:33 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:38:33 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:38:33 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:38:33 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:38:33 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:38:33 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(0)
09-28-22 04:38:33 INFO   Links lc-ASIC are aligned
09-28-22 04:38:36 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:38:36 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:38:36 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:38:36 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:38:36 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:38:36 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:38:36 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:38:38 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:38:38 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:38:38 DEBUG  Compare BX0
09-28-22 04:38:38 DEBUG  Reference position is same as target 103
09-28-22 04:38:38 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:38:38 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:38:38 INFO   Found BX0 word for ASIC 103
09-28-22 04:38:38 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:38:38 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:38:38 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:38:38 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:38:38 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:38:38 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:38:40 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:38:40 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:38:40 DEBUG  Compare BX0
09-28-22 04:38:40 DEBUG  Reference position is 103
09-28-22 04:38:40 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:38:40 DEBUG  Found latency for emulator [0 0 0 0 0 0 0 0 0 0 0 0 0] 
09-28-22 04:38:40 INFO   Found BX0 word for emulator 103 
09-28-22 04:38:40 DEBUG  Num links 13 13
09-28-22 04:38:40 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:38:40 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:38:40 INFO   Word count 409173, error count 404102
09-28-22 04:38:40 WARNING eTx error count after alignment: 404102
09-28-22 04:38:42 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:38:43 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:38:56 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3276 A, Temp: -13.5127 C, Res.: 947.98 Ohms
09-28-22 04:38:56 INFO   Word count 414766040, error count 414766040
09-28-22 04:38:56 INFO   Word count 414814611, error count 414814611
09-28-22 04:38:58 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:38:59 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:39:01 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:39:04 ERROR  Errors in 1 consecutive comparisons
09-28-22 04:39:15 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3276 A, Temp: -13.5726 C, Res.: 947.75 Ohms
09-28-22 04:39:15 INFO   Word count 414739684, error count 414739684
09-28-22 04:39:15 INFO   Word count 414788324, error count 414788324
09-28-22 04:39:17 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:39:18 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:39:19 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:39:23 ERROR  Errors in 2 consecutive comparisons
09-28-22 04:39:33 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3276 A, Temp: -13.5021 C, Res.: 948.02 Ohms
09-28-22 04:39:33 INFO   Word count 414875514, error count 414875514
09-28-22 04:39:33 INFO   Word count 414924603, error count 414924603
09-28-22 04:39:35 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:39:36 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:39:38 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:39:41 ERROR  Errors in 3 consecutive comparisons
09-28-22 04:39:41 WARNING Starting Reset Process
09-28-22 04:39:41 INFO   Word count 79882, error count 79882
09-28-22 04:39:41 WARNING     Step 1 - Realign Output
09-28-22 04:39:41 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:39:44 DEBUG  Num links 13 13
09-28-22 04:39:44 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:39:46 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:39:46 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:39:46 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:39:46 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:39:46 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:39:46 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:39:46 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:39:46 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:39:46 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:39:46 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:39:46 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:39:46 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:39:46 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:39:46 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:39:46 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:39:46 INFO   Links lc-ASIC are aligned
09-28-22 04:39:48 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:39:48 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:39:48 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:39:48 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:39:48 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:39:48 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:39:48 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:39:50 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:39:50 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:39:50 DEBUG  Compare BX0
09-28-22 04:39:50 DEBUG  Reference position is same as target 102
09-28-22 04:39:50 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:39:50 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:39:50 INFO   Found BX0 word for ASIC 102
09-28-22 04:39:50 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:39:50 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:39:50 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:39:50 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:39:50 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:39:50 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:39:52 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:39:52 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:39:52 DEBUG  Compare BX0
09-28-22 04:39:52 DEBUG  Reference position is 102
09-28-22 04:39:52 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:39:52 INFO   Trying to find ASIC latency again
09-28-22 04:39:52 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:39:52 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:39:52 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:39:52 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:39:52 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:39:52 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:39:54 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:39:54 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:39:54 DEBUG  Compare BX0
09-28-22 04:39:54 DEBUG  Reference position is 103
09-28-22 04:39:54 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:39:54 DEBUG  Reference position is 103
09-28-22 04:39:54 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:39:54 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:39:54 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:39:54 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:39:54 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:39:54 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:39:56 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:39:56 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:39:56 DEBUG  Compare BX0
09-28-22 04:39:56 DEBUG  Reference position is same as target 103
09-28-22 04:39:56 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:39:57 DEBUG  Num links 13 13
09-28-22 04:39:57 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:39:57 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:39:57 INFO   Word count 409245, error count 404183
09-28-22 04:39:57 WARNING eTx error count after alignment: 404183
09-28-22 04:39:59 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:40:00 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:40:04 INFO   Word count 40063042, error count 40063042
09-28-22 04:40:04 WARNING     Errors Persisted, Step 2 - Realign Input
09-28-22 04:40:07 DEBUG  link_reset_roct: 3500
09-28-22 04:40:07 INFO   Trying alignment with snapshot BX=2
09-28-22 04:40:09 INFO   ASIC
09-28-22 04:40:09 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:09 INFO   eRx 01:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:09 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:09 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:09 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:09 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:09 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:09 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:09 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:09 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:09 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:09 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:09 INFO   Trying alignment with snapshot BX=3
09-28-22 04:40:12 INFO   ASIC
09-28-22 04:40:12 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   Good ASIC alignment
09-28-22 04:40:12 INFO   Trying alignment with delay=4
09-28-22 04:40:12 INFO   ASIC
09-28-22 04:40:12 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:12 INFO   Emulator
09-28-22 04:40:12 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:12 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:12 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:12 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:12 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:12 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:12 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:12 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:12 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:12 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:12 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:12 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:12 INFO   Good ASIC alignment
09-28-22 04:40:12 INFO   Good emulator alignment
09-28-22 04:40:12 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:40:14 INFO   Good hdr_mm_counters, not increasing: [129  54  57  56  65  54  54  54  54  54  66  57]
09-28-22 04:40:14 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:40:17 DEBUG  Num links 13 13
09-28-22 04:40:17 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:40:19 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:40:19 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:40:19 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:19 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:19 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:19 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:19 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:19 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:19 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:19 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:19 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:19 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:19 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:19 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:19 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:19 INFO   Links lc-ASIC are aligned
09-28-22 04:40:21 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:40:21 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:40:21 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:40:21 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:40:21 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:40:21 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:40:21 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:40:23 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:40:23 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:40:23 DEBUG  Compare BX0
09-28-22 04:40:23 DEBUG  Reference position is same as target 102
09-28-22 04:40:23 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:40:23 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:40:23 INFO   Found BX0 word for ASIC 102
09-28-22 04:40:23 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:40:23 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:40:23 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:40:23 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:40:23 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:40:23 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:40:25 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:40:25 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:40:25 DEBUG  Compare BX0
09-28-22 04:40:25 DEBUG  Reference position is 102
09-28-22 04:40:25 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:40:25 INFO   Trying to find ASIC latency again
09-28-22 04:40:25 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:40:25 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:40:25 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:40:25 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:40:25 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:40:25 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:40:27 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:40:27 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:40:27 DEBUG  Compare BX0
09-28-22 04:40:27 DEBUG  Reference position is 103
09-28-22 04:40:27 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:40:27 DEBUG  Reference position is 103
09-28-22 04:40:27 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:40:27 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:40:27 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:40:27 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:40:27 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:40:27 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:40:29 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:40:30 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:40:30 DEBUG  Compare BX0
09-28-22 04:40:30 DEBUG  Reference position is same as target 103
09-28-22 04:40:30 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:40:30 DEBUG  Num links 13 13
09-28-22 04:40:30 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:40:30 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:40:30 INFO   Word count 409176, error count 404117
09-28-22 04:40:30 WARNING eTx error count after alignment: 404117
09-28-22 04:40:32 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:40:33 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:40:37 INFO   Word count 40029511, error count 40029511
09-28-22 04:40:37 WARNING     Errors Persisted, Step 3 - Soft Reset
09-28-22 04:40:41 DEBUG  link_reset_roct: 3500
09-28-22 04:40:41 INFO   Trying alignment with snapshot BX=2
09-28-22 04:40:43 INFO   ASIC
09-28-22 04:40:43 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:43 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:43 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:43 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:43 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:43 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:43 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:43 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:43 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:43 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:43 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:43 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:40:43 INFO   Trying alignment with snapshot BX=3
09-28-22 04:40:45 INFO   ASIC
09-28-22 04:40:45 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:45 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:45 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:45 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:45 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:45 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:45 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:45 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:45 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:45 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:45 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:45 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:46 INFO   Good ASIC alignment
09-28-22 04:40:46 INFO   Trying alignment with delay=4
09-28-22 04:40:46 INFO   ASIC
09-28-22 04:40:46 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:46 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:46 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:46 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:46 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:46 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:46 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:46 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:46 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:46 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:46 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:46 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:40:46 INFO   Emulator
09-28-22 04:40:46 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:46 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:46 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:46 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:46 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:46 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:46 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:46 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:46 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:46 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:46 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:46 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:40:46 INFO   Good ASIC alignment
09-28-22 04:40:46 INFO   Good emulator alignment
09-28-22 04:40:46 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:40:48 INFO   Good hdr_mm_counters, not increasing: [124  55  59  58  70  55  55  55  55  55  70  58]
09-28-22 04:40:48 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:40:51 DEBUG  Num links 13 13
09-28-22 04:40:51 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:40:52 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:40:52 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:40:52 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:52 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:52 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:52 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:52 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:52 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:52 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:52 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:52 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:52 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:52 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:52 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:52 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:40:52 INFO   Links lc-ASIC are aligned
09-28-22 04:40:54 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:40:54 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:40:54 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:40:54 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:40:54 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:40:54 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:40:55 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:40:57 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:40:57 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:40:57 DEBUG  Compare BX0
09-28-22 04:40:57 DEBUG  Reference position is same as target 102
09-28-22 04:40:57 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:40:57 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:40:57 INFO   Found BX0 word for ASIC 102
09-28-22 04:40:57 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:40:57 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:40:57 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:40:57 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:40:57 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:40:57 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:40:59 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:40:59 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:40:59 DEBUG  Compare BX0
09-28-22 04:40:59 DEBUG  Reference position is 102
09-28-22 04:40:59 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:40:59 INFO   Trying to find ASIC latency again
09-28-22 04:40:59 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:40:59 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:40:59 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:40:59 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:40:59 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:40:59 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:41:01 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:41:01 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:41:01 DEBUG  Compare BX0
09-28-22 04:41:01 DEBUG  Reference position is 103
09-28-22 04:41:01 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:41:01 DEBUG  Reference position is 103
09-28-22 04:41:01 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:41:01 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:41:01 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:41:01 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:41:01 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:41:01 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:41:03 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:41:03 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:41:03 DEBUG  Compare BX0
09-28-22 04:41:03 DEBUG  Reference position is same as target 103
09-28-22 04:41:03 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:41:03 DEBUG  Num links 13 13
09-28-22 04:41:03 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:41:03 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:41:03 INFO   Word count 409223, error count 404146
09-28-22 04:41:03 WARNING eTx error count after alignment: 404146
09-28-22 04:41:05 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:41:06 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:41:10 INFO   Word count 40063175, error count 40063175
09-28-22 04:41:10 WARNING     Errors Persisted, Step 4 - Hard Reset
09-28-22 04:41:14 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:41:14 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:41:15 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 1, 38, 2, 0, 0, 0, 46, 0, 1, 0]
09-28-22 04:41:15 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 15, 255, 13, 255, 240, 255, 255]
09-28-22 04:41:15 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:41:15 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 106, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:41:16 INFO    phaseSelect: 04, prbs_chk_err_cnt: [102, 0, 255, 255, 255, 255, 255, 255, 63, 255, 255, 255]
09-28-22 04:41:16 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 1, 255, 44, 58, 0, 19, 4, 0]
09-28-22 04:41:16 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:41:16 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 85, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:41:16 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 0, 3, 6, 0, 0, 0, 4, 0, 1, 2]
09-28-22 04:41:17 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 20, 18, 255, 2, 255, 255]
09-28-22 04:41:17 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:41:17 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 19, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:41:17 INFO    phaseSelect: 12, prbs_chk_err_cnt: [1, 0, 255, 255, 255, 255, 255, 255, 64, 255, 255, 106]
09-28-22 04:41:17 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 255, 5, 0, 162, 4, 0]
09-28-22 04:41:17 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:41:18 INFO   Error Array:
array([[255, 255,   1,  38,   2,   0,   0,   0,  46,   0,   1,   0],
       [255, 255, 255, 255, 255,  15, 255,  13, 255, 240, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255, 106, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [102,   0, 255, 255, 255, 255, 255, 255,  63, 255, 255, 255],
       [  0,   0,   0,   0,   1, 255,  44,  58,   0,  19,   4,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0,  85,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255,   0,   3,   6,   0,   0,   0,   4,   0,   1,   2],
       [255, 255, 255, 255, 255,   0,  20,  18, 255,   2, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  19, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  1,   0, 255, 255, 255, 255, 255, 255,  64, 255, 255, 106],
       [  0,   0,   0,   0,   0, 255, 255,   5,   0, 162,   4,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 04:41:18 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,7,6
09-28-22 04:41:18 INFO   Best phase settings (5-setting window): 5,12,6,6,6,7,7,7,6,7,6,6
09-28-22 04:41:19 DEBUG  Set fixed phase 5,12,6,6,6,7,7,7,6,7,6,6
09-28-22 04:41:20 DEBUG  Sending 28 bit PRBS w headers
09-28-22 04:41:20 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:41:22 INFO   FC status_locked: 1
09-28-22 04:41:22 INFO   PUSM status: 9
09-28-22 04:41:25 DEBUG  link_reset_roct: 3500
09-28-22 04:41:25 INFO   Trying alignment with snapshot BX=2
09-28-22 04:41:27 INFO   ASIC
09-28-22 04:41:27 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:41:27 INFO   eRx 01:  status 2 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:41:27 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:41:28 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:41:28 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:41:28 INFO   eRx 05:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:41:28 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:41:28 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:41:28 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:41:28 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:41:28 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:41:28 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:41:28 INFO   Trying alignment with snapshot BX=3
09-28-22 04:41:30 INFO   ASIC
09-28-22 04:41:30 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:41:30 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   Good ASIC alignment
09-28-22 04:41:30 INFO   Trying alignment with delay=4
09-28-22 04:41:30 INFO   ASIC
09-28-22 04:41:30 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:41:30 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:41:30 INFO   Emulator
09-28-22 04:41:30 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:41:30 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:41:30 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:41:30 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:41:30 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:41:30 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:41:30 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:41:30 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:41:30 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:41:30 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:41:30 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:41:30 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:41:30 INFO   Good ASIC alignment
09-28-22 04:41:30 INFO   Good emulator alignment
09-28-22 04:41:30 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:41:32 INFO   Good hdr_mm_counters, not increasing: [135  54  57  57  69  55  55  55  55  55  70  59]
09-28-22 04:41:32 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:41:35 DEBUG  Num links 13 13
09-28-22 04:41:35 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:41:37 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:41:37 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:41:37 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:41:37 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:41:37 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:41:37 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:41:37 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:41:37 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:41:37 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:41:37 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:41:37 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:41:37 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:41:37 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:41:37 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:41:37 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:41:37 INFO   Links lc-ASIC are aligned
09-28-22 04:41:39 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:41:39 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:41:39 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:41:39 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:41:39 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:41:39 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:41:39 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:41:41 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:41:41 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:41:41 DEBUG  Compare BX0
09-28-22 04:41:41 DEBUG  Reference position is same as target 102
09-28-22 04:41:41 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:41:41 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:41:41 INFO   Found BX0 word for ASIC 102
09-28-22 04:41:41 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:41:41 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:41:41 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:41:41 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:41:41 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:41:41 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:41:43 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:41:43 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:41:43 DEBUG  Compare BX0
09-28-22 04:41:43 DEBUG  Reference position is 102
09-28-22 04:41:43 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:41:43 INFO   Trying to find ASIC latency again
09-28-22 04:41:43 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:41:43 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:41:43 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:41:43 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:41:43 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:41:43 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:41:45 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:41:45 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:41:45 DEBUG  Compare BX0
09-28-22 04:41:45 DEBUG  Reference position is 103
09-28-22 04:41:45 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:41:45 DEBUG  Reference position is 103
09-28-22 04:41:45 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:41:45 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:41:45 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:41:45 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:41:45 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:41:45 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:41:48 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:41:48 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:41:48 DEBUG  Compare BX0
09-28-22 04:41:48 DEBUG  Reference position is same as target 103
09-28-22 04:41:48 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:41:48 DEBUG  Num links 13 13
09-28-22 04:41:48 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:41:48 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:41:48 INFO   Word count 409597, error count 403736
09-28-22 04:41:48 WARNING eTx error count after alignment: 403736
09-28-22 04:41:50 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:41:51 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:41:55 INFO   Word count 40070211, error count 40070211
09-28-22 04:42:05 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3279 A, Temp: -13.5605 C, Res.: 947.79 Ohms
09-28-22 04:42:05 INFO   Word count 414850283, error count 414850283
09-28-22 04:42:05 INFO   Word count 414904459, error count 414904459
09-28-22 04:42:07 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:42:08 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:42:09 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:42:13 ERROR  Errors in 1 consecutive comparisons
09-28-22 04:42:23 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3279 A, Temp: -13.6566 C, Res.: 947.42 Ohms
09-28-22 04:42:23 INFO   Word count 414680910, error count 414680910
09-28-22 04:42:23 INFO   Word count 414729477, error count 414729477
09-28-22 04:42:26 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:42:27 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:42:28 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:42:31 ERROR  Errors in 2 consecutive comparisons
09-28-22 04:42:42 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3279 A, Temp: -13.6194 C, Res.: 947.57 Ohms
09-28-22 04:42:42 INFO   Word count 414624255, error count 414624255
09-28-22 04:42:42 INFO   Word count 414673274, error count 414673274
09-28-22 04:42:44 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:42:45 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:42:46 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:42:50 ERROR  Errors in 3 consecutive comparisons
09-28-22 04:42:51 ERROR  RO Mismatches: {'ASIC': {'CH_ALIGNER_0INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (72, 150)}, 'CH_ALIGNER_1INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'select': (56, 55), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (70, 0)}, 'CH_ALIGNER_2INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (561, 0)}, 'CH_ALIGNER_3INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (287, 0)}, 'CH_ALIGNER_4INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (2138, 0)}, 'CH_ALIGNER_5INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (16, 0)}, 'CH_ALIGNER_6INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (68, 0)}, 'CH_ALIGNER_7INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (63, 0)}, 'CH_ALIGNER_8INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (69, 0)}, 'CH_ALIGNER_9INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (58, 0)}, 'CH_ALIGNER_10INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (4910, 0)}, 'CH_ALIGNER_11INPUT_ALL': {'status': (1, 0), 'status_pattern_match': (1, 0), 'snapshot': (272059740037238970660345531130404719820, 0), 'snapshot2': (14748388059710803148, 0), 'hdr_mm_cntr': (372, 0)}, 'CH_ERR_2INPUT_ALL': {'error_data': (96, 0), 'error_data_err_out': (1, 0), 'error_data_err_dat': (32, 0)}, 'CH_ERR_10INPUT_ALL': {'error_data': (96, 0), 'error_data_err_out': (1, 0), 'error_data_err_dat': (32, 0)}, 'CH_ERR_12_ALL': {'error_data': (86, 84), 'error_data_err_dat': (22, 20)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (210, 242), 'status_phaseSelect': (4, 12)}, 'CH_EPRXGRP_2INPUT_ALL': {'status': (214, 218), 'status_phaseSelect': (5, 6)}, 'CH_EPRXGRP_3INPUT_ALL': {'status': (214, 218), 'status_phaseSelect': (5, 6)}, 'CH_EPRXGRP_4INPUT_ALL': {'status': (214, 218), 'status_phaseSelect': (5, 6)}, 'CH_EPRXGRP_6INPUT_ALL': {'status': (218, 222), 'status_phaseSelect': (6, 7)}, 'CH_EPRXGRP_7INPUT_ALL': {'status': (218, 222), 'status_phaseSelect': (6, 7)}, 'CH_EPRXGRP_8INPUT_ALL': {'status': (214, 218), 'status_phaseSelect': (5, 6)}, 'CH_EPRXGRP_9INPUT_ALL': {'status': (218, 222), 'status_phaseSelect': (6, 7)}, 'CH_EPRXGRP_10INPUT_ALL': {'status': (214, 218), 'status_phaseSelect': (5, 6)}, 'CH_EPRXGRP_11INPUT_ALL': {'status': (214, 218), 'status_phaseSelect': (5, 6)}, 'ALIGNER_ALL': {'status': (255, 254), 'status_done': (1, 0)}, 'ERRTOP_ALL': {'err_dat_top': (8191, 4097), 'err_dat_top_err_dat_top': (8191, 4097)}, 'PLL_ALL': {'pll_read_bytes_2to0': (974878, 974990), 'pll_read_bytes_2to0_lfLossOfLockCount': (1, 8)}}}
09-28-22 04:42:51 DEBUG  RO Mismatches: {'ASIC': {}}
09-28-22 04:42:51 ERROR  RW Mismatches: {'CH_ALIGNER_1INPUT_ALL': {'sel_override_val': ('0x38', '0x37')}, 'CH_EPRXGRP_1INPUT_ALL': {'config': ('0x20', '0x60'), 'config_phaseSelect': ('0x4', '0xc')}, 'CH_EPRXGRP_2INPUT_ALL': {'config': ('0x28', '0x30'), 'config_phaseSelect': ('0x5', '0x6')}, 'CH_EPRXGRP_3INPUT_ALL': {'config': ('0x28', '0x30'), 'config_phaseSelect': ('0x5', '0x6')}, 'CH_EPRXGRP_4INPUT_ALL': {'config': ('0x28', '0x30'), 'config_phaseSelect': ('0x5', '0x6')}, 'CH_EPRXGRP_6INPUT_ALL': {'config': ('0x30', '0x38'), 'config_phaseSelect': ('0x6', '0x7')}, 'CH_EPRXGRP_7INPUT_ALL': {'config': ('0x30', '0x38'), 'config_phaseSelect': ('0x6', '0x7')}, 'CH_EPRXGRP_8INPUT_ALL': {'config': ('0x28', '0x30'), 'config_phaseSelect': ('0x5', '0x6')}, 'CH_EPRXGRP_9INPUT_ALL': {'config': ('0x30', '0x38'), 'config_phaseSelect': ('0x6', '0x7')}, 'CH_EPRXGRP_10INPUT_ALL': {'config': ('0x28', '0x30'), 'config_phaseSelect': ('0x5', '0x6')}, 'CH_EPRXGRP_11INPUT_ALL': {'config': ('0x28', '0x30'), 'config_phaseSelect': ('0x5', '0x6')}, 'PLL_ALL': {'pll_bytes_17to13': ('0xd90d82998', '0xf90d82998'), 'pll_bytes_17to13_fromMemToLJCDR_CBOvcoCapSelect': ('0x1b', '0x1f')}}
09-28-22 04:42:51 WARNING Starting Reset Process
09-28-22 04:42:51 INFO   Word count 37531061, error count 37531061
09-28-22 04:42:51 WARNING     Step 1 - Realign Output
09-28-22 04:42:51 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:42:54 DEBUG  Num links 13 13
09-28-22 04:42:54 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:42:55 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:42:55 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:42:55 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:42:55 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:42:55 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:42:55 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:42:55 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:42:55 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:42:55 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:42:55 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:42:55 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:42:55 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:42:55 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:42:55 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:42:55 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:42:55 INFO   Links lc-ASIC are aligned
09-28-22 04:42:57 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:42:57 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:42:57 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:42:57 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:42:57 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:42:57 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:42:57 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:43:00 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:43:00 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:43:00 DEBUG  Compare BX0
09-28-22 04:43:00 DEBUG  Reference position is same as target 102
09-28-22 04:43:00 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:43:00 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:43:00 INFO   Found BX0 word for ASIC 102
09-28-22 04:43:00 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:43:00 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:43:00 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:43:00 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:43:00 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:43:00 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:43:02 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:43:02 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:43:02 DEBUG  Compare BX0
09-28-22 04:43:02 DEBUG  Reference position is 102
09-28-22 04:43:02 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:43:02 INFO   Trying to find ASIC latency again
09-28-22 04:43:02 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:43:02 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:43:02 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:43:02 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:43:02 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:43:02 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:43:04 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:43:04 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:43:04 DEBUG  Compare BX0
09-28-22 04:43:04 DEBUG  Reference position is 103
09-28-22 04:43:04 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:43:04 DEBUG  Reference position is 103
09-28-22 04:43:04 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:43:04 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:43:04 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:43:04 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:43:04 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:43:04 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:43:06 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:43:06 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:43:06 DEBUG  Compare BX0
09-28-22 04:43:06 DEBUG  Reference position is same as target 103
09-28-22 04:43:06 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:43:06 DEBUG  Num links 13 13
09-28-22 04:43:06 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:43:06 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:43:06 INFO   Word count 409396, error count 403542
09-28-22 04:43:06 WARNING eTx error count after alignment: 403542
09-28-22 04:43:08 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:43:09 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:43:13 INFO   Word count 40063384, error count 40063384
09-28-22 04:43:13 WARNING     Errors Persisted, Step 2 - Realign Input
09-28-22 04:43:17 DEBUG  link_reset_roct: 3500
09-28-22 04:43:17 INFO   Trying alignment with snapshot BX=2
09-28-22 04:43:19 INFO   ASIC
09-28-22 04:43:19 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:19 INFO   eRx 01:  status 2 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:43:19 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:19 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:19 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:19 INFO   eRx 05:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:19 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:19 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:19 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:19 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:19 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:19 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:19 INFO   Trying alignment with snapshot BX=3
09-28-22 04:43:21 INFO   ASIC
09-28-22 04:43:21 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:21 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:43:21 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:21 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:21 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:21 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:21 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:21 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:21 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:21 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:21 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:21 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:21 INFO   Good ASIC alignment
09-28-22 04:43:22 INFO   Trying alignment with delay=4
09-28-22 04:43:22 INFO   ASIC
09-28-22 04:43:22 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:22 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:43:22 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:22 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:22 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:22 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:22 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:22 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:22 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:22 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:22 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:22 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:22 INFO   Emulator
09-28-22 04:43:22 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:22 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:22 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:22 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:22 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:22 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:22 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:22 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:22 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:22 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:22 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:22 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:22 INFO   Good ASIC alignment
09-28-22 04:43:22 INFO   Good emulator alignment
09-28-22 04:43:22 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:43:24 INFO   Good hdr_mm_counters, not increasing: [136  59  64  64  77  58  55  55  55  55  79  66]
09-28-22 04:43:24 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:43:27 DEBUG  Num links 13 13
09-28-22 04:43:27 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:43:28 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:43:28 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:43:28 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:43:28 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:43:28 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:43:28 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:43:28 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:43:28 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:43:28 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:43:28 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:43:28 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:43:28 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:43:28 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:43:28 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:43:28 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:43:28 INFO   Links lc-ASIC are aligned
09-28-22 04:43:30 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:43:30 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:43:30 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:43:30 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:43:30 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:43:30 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:43:31 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:43:33 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:43:33 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:43:33 DEBUG  Compare BX0
09-28-22 04:43:33 DEBUG  Reference position is same as target 102
09-28-22 04:43:33 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:43:33 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:43:33 INFO   Found BX0 word for ASIC 102
09-28-22 04:43:33 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:43:33 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:43:33 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:43:33 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:43:33 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:43:33 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:43:35 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:43:35 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:43:35 DEBUG  Compare BX0
09-28-22 04:43:35 DEBUG  Reference position is 102
09-28-22 04:43:35 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:43:35 INFO   Trying to find ASIC latency again
09-28-22 04:43:35 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:43:35 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:43:35 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:43:35 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:43:35 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:43:35 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:43:37 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:43:37 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:43:37 DEBUG  Compare BX0
09-28-22 04:43:37 DEBUG  Reference position is 103
09-28-22 04:43:37 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:43:37 DEBUG  Reference position is 103
09-28-22 04:43:37 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:43:37 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:43:37 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:43:37 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:43:37 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:43:37 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:43:39 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:43:39 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:43:39 DEBUG  Compare BX0
09-28-22 04:43:39 DEBUG  Reference position is same as target 103
09-28-22 04:43:39 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:43:39 DEBUG  Num links 13 13
09-28-22 04:43:39 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:43:39 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:43:39 INFO   Word count 409296, error count 403436
09-28-22 04:43:39 WARNING eTx error count after alignment: 403436
09-28-22 04:43:41 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:43:42 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:43:46 INFO   Word count 40062388, error count 40062388
09-28-22 04:43:46 WARNING     Errors Persisted, Step 3 - Soft Reset
09-28-22 04:43:50 DEBUG  link_reset_roct: 3500
09-28-22 04:43:50 INFO   Trying alignment with snapshot BX=2
09-28-22 04:43:53 INFO   ASIC
09-28-22 04:43:53 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:53 INFO   eRx 01:  status 6 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:43:53 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:53 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:53 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:53 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:53 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:53 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:53 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:53 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:53 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:53 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:43:53 INFO   Trying alignment with snapshot BX=3
09-28-22 04:43:55 INFO   ASIC
09-28-22 04:43:55 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:43:55 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   Good ASIC alignment
09-28-22 04:43:55 INFO   Trying alignment with delay=4
09-28-22 04:43:55 INFO   ASIC
09-28-22 04:43:55 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:43:55 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:43:55 INFO   Emulator
09-28-22 04:43:55 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:55 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:55 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:55 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:55 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:55 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:55 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:55 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:55 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:55 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:55 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:55 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:43:55 INFO   Good ASIC alignment
09-28-22 04:43:55 INFO   Good emulator alignment
09-28-22 04:43:55 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:43:57 INFO   Good hdr_mm_counters, not increasing: [126  56  60  60  66  58  55  55  55  55  68  59]
09-28-22 04:43:57 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:44:01 DEBUG  Num links 13 13
09-28-22 04:44:01 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:44:02 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:44:02 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:44:02 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:02 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:02 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:02 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:02 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:02 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:02 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:02 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:02 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:02 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:02 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:02 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:02 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:02 INFO   Links lc-ASIC are aligned
09-28-22 04:44:04 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:44:04 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:44:04 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:44:04 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:44:04 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:44:04 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:44:04 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:44:06 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:44:06 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:44:06 DEBUG  Compare BX0
09-28-22 04:44:06 DEBUG  Reference position is same as target 102
09-28-22 04:44:06 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:44:06 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:44:06 INFO   Found BX0 word for ASIC 102
09-28-22 04:44:06 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:44:06 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:44:06 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:44:06 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:44:06 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:44:06 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:44:08 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:44:08 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:44:08 DEBUG  Compare BX0
09-28-22 04:44:08 DEBUG  Reference position is 102
09-28-22 04:44:08 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:44:08 INFO   Trying to find ASIC latency again
09-28-22 04:44:08 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:44:08 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:44:08 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:44:08 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:44:08 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:44:08 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:44:10 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:44:10 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:44:10 DEBUG  Compare BX0
09-28-22 04:44:10 DEBUG  Reference position is 103
09-28-22 04:44:10 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:44:10 DEBUG  Reference position is 103
09-28-22 04:44:10 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:44:10 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:44:10 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:44:10 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:44:10 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:44:10 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:44:13 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:44:13 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:44:13 DEBUG  Compare BX0
09-28-22 04:44:13 DEBUG  Reference position is same as target 103
09-28-22 04:44:13 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:44:13 DEBUG  Num links 13 13
09-28-22 04:44:13 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:44:13 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:44:13 INFO   Word count 409011, error count 403160
09-28-22 04:44:13 WARNING eTx error count after alignment: 403160
09-28-22 04:44:15 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:44:16 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:44:20 INFO   Word count 40062531, error count 40062531
09-28-22 04:44:20 WARNING     Errors Persisted, Step 4 - Hard Reset
09-28-22 04:44:24 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:44:24 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:44:24 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 4, 26, 2, 0, 0, 0, 43, 0, 1, 0]
09-28-22 04:44:24 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 13, 255, 6, 255, 247, 255, 255]
09-28-22 04:44:25 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:44:25 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 104, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:44:25 INFO    phaseSelect: 04, prbs_chk_err_cnt: [90, 0, 255, 255, 255, 255, 255, 255, 55, 255, 255, 255]
09-28-22 04:44:25 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 37, 50, 0, 18, 0, 0]
09-28-22 04:44:25 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:44:26 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 81, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:44:26 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 0, 2, 3, 0, 0, 0, 1, 0, 0, 1]
09-28-22 04:44:26 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 30, 11, 255, 0, 255, 255]
09-28-22 04:44:26 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:44:26 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 20, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:44:27 INFO    phaseSelect: 12, prbs_chk_err_cnt: [4, 0, 255, 255, 255, 255, 255, 255, 69, 255, 255, 100]
09-28-22 04:44:27 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 1, 0, 255, 255, 11, 0, 179, 11, 0]
09-28-22 04:44:27 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:44:27 INFO   Error Array:
array([[255, 255,   4,  26,   2,   0,   0,   0,  43,   0,   1,   0],
       [255, 255, 255, 255, 255,  13, 255,   6, 255, 247, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255, 104, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [ 90,   0, 255, 255, 255, 255, 255, 255,  55, 255, 255, 255],
       [  0,   0,   0,   0,   0, 255,  37,  50,   0,  18,   0,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0,  81,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255,   0,   2,   3,   0,   0,   0,   1,   0,   0,   1],
       [255, 255, 255, 255, 255,   0,  30,  11, 255,   0, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  20, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  4,   0, 255, 255, 255, 255, 255, 255,  69, 255, 255, 100],
       [  0,   0,   0,   1,   0, 255, 255,  11,   0, 179,  11,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 04:44:27 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,6,6
09-28-22 04:44:27 INFO   Best phase settings (5-setting window): 5,12,6,6,6,7,7,7,6,7,6,6
09-28-22 04:44:28 DEBUG  Set fixed phase 5,12,6,6,6,7,7,7,6,7,6,6
09-28-22 04:44:30 DEBUG  Sending 28 bit PRBS w headers
09-28-22 04:44:30 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:44:31 INFO   FC status_locked: 1
09-28-22 04:44:31 INFO   PUSM status: 9
09-28-22 04:44:34 DEBUG  link_reset_roct: 3500
09-28-22 04:44:34 INFO   Trying alignment with snapshot BX=2
09-28-22 04:44:37 INFO   ASIC
09-28-22 04:44:37 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:44:37 INFO   eRx 01:  status 6 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:44:37 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:44:37 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:44:37 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:44:37 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:44:37 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:44:37 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:44:37 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:44:37 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:44:37 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:44:37 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:44:37 INFO   Trying alignment with snapshot BX=3
09-28-22 04:44:39 INFO   ASIC
09-28-22 04:44:39 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:39 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:44:39 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:39 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:39 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:39 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:39 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:39 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:39 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:39 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:39 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:39 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:39 INFO   Good ASIC alignment
09-28-22 04:44:39 INFO   Trying alignment with delay=4
09-28-22 04:44:40 INFO   ASIC
09-28-22 04:44:40 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:40 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:44:40 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:40 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:40 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:40 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:40 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:40 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:40 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:40 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:40 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:40 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:44:40 INFO   Emulator
09-28-22 04:44:40 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:44:40 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:44:40 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:44:40 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:44:40 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:44:40 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:44:40 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:44:40 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:44:40 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:44:40 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:44:40 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:44:40 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:44:40 INFO   Good ASIC alignment
09-28-22 04:44:40 INFO   Good emulator alignment
09-28-22 04:44:40 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:44:42 INFO   Good hdr_mm_counters, not increasing: [136  58  59  59  74  58  55  55  55  55  77  61]
09-28-22 04:44:42 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:44:45 DEBUG  Num links 13 13
09-28-22 04:44:45 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:44:46 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:44:46 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:44:46 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:46 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:46 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:46 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:46 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:46 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:46 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:46 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:46 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:46 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:46 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:46 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:46 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:44:46 INFO   Links lc-ASIC are aligned
09-28-22 04:44:48 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:44:48 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:44:48 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:44:48 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:44:48 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:44:48 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:44:48 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:44:50 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:44:50 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:44:50 DEBUG  Compare BX0
09-28-22 04:44:50 DEBUG  Reference position is same as target 102
09-28-22 04:44:50 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:44:50 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:44:50 INFO   Found BX0 word for ASIC 102
09-28-22 04:44:50 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:44:50 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:44:50 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:44:50 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:44:50 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:44:51 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:44:53 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:44:53 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:44:53 DEBUG  Compare BX0
09-28-22 04:44:53 DEBUG  Reference position is 102
09-28-22 04:44:53 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:44:53 INFO   Trying to find ASIC latency again
09-28-22 04:44:53 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:44:53 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:44:53 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:44:53 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:44:53 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:44:53 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:44:55 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:44:55 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:44:55 DEBUG  Compare BX0
09-28-22 04:44:55 DEBUG  Reference position is 103
09-28-22 04:44:55 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:44:55 DEBUG  Reference position is 103
09-28-22 04:44:55 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:44:55 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:44:55 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:44:55 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:44:55 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:44:55 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:44:57 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:44:57 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:44:57 DEBUG  Compare BX0
09-28-22 04:44:57 DEBUG  Reference position is same as target 103
09-28-22 04:44:57 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:44:57 DEBUG  Num links 13 13
09-28-22 04:44:57 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:44:57 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:44:57 INFO   Word count 409167, error count 403315
09-28-22 04:44:57 WARNING eTx error count after alignment: 403315
09-28-22 04:44:59 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:45:00 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:45:04 INFO   Word count 40063435, error count 40063435
09-28-22 04:45:14 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3279 A, Temp: -13.4873 C, Res.: 948.07 Ohms
09-28-22 04:45:14 INFO   Word count 414828657, error count 414828657
09-28-22 04:45:14 INFO   Word count 414880140, error count 414880140
09-28-22 04:45:16 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:45:18 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:45:19 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:45:22 ERROR  Errors in 1 consecutive comparisons
09-28-22 04:45:33 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3279 A, Temp: -13.4996 C, Res.: 948.03 Ohms
09-28-22 04:45:33 INFO   Word count 414587934, error count 414587934
09-28-22 04:45:33 INFO   Word count 414637988, error count 414637988
09-28-22 04:45:35 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:45:36 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:45:37 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:45:41 ERROR  Errors in 2 consecutive comparisons
09-28-22 04:45:51 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3279 A, Temp: -13.5141 C, Res.: 947.97 Ohms
09-28-22 04:45:51 INFO   Word count 414960964, error count 414960964
09-28-22 04:45:51 INFO   Word count 415009357, error count 415009357
09-28-22 04:45:53 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:45:54 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:45:56 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:45:59 ERROR  Errors in 3 consecutive comparisons
09-28-22 04:45:59 WARNING Starting Reset Process
09-28-22 04:45:59 INFO   Word count 79997, error count 79997
09-28-22 04:45:59 WARNING     Step 1 - Realign Output
09-28-22 04:45:59 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:46:02 DEBUG  Num links 13 13
09-28-22 04:46:02 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:46:04 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:46:04 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:46:04 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:04 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:04 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:04 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:04 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:04 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:04 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:04 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:04 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:04 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:04 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:04 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:04 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:04 INFO   Links lc-ASIC are aligned
09-28-22 04:46:06 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:46:06 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:46:06 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:46:06 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:46:06 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:46:06 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:46:06 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:46:08 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:46:08 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:46:08 DEBUG  Compare BX0
09-28-22 04:46:08 DEBUG  Reference position is same as target 102
09-28-22 04:46:08 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:46:08 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:46:08 INFO   Found BX0 word for ASIC 102
09-28-22 04:46:08 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:46:08 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:46:08 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:46:08 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:46:08 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:46:08 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:46:10 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:46:10 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:46:10 DEBUG  Compare BX0
09-28-22 04:46:10 DEBUG  Reference position is 102
09-28-22 04:46:10 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:46:10 INFO   Trying to find ASIC latency again
09-28-22 04:46:10 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:46:10 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:46:10 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:46:10 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:46:10 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:46:10 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:46:12 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:46:12 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:46:12 DEBUG  Compare BX0
09-28-22 04:46:12 DEBUG  Reference position is 103
09-28-22 04:46:12 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:46:12 DEBUG  Reference position is 103
09-28-22 04:46:12 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:46:12 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:46:12 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:46:12 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:46:12 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:46:12 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:46:14 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:46:15 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:46:15 DEBUG  Compare BX0
09-28-22 04:46:15 DEBUG  Reference position is same as target 103
09-28-22 04:46:15 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:46:15 DEBUG  Num links 13 13
09-28-22 04:46:15 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:46:15 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:46:15 INFO   Word count 409240, error count 403383
09-28-22 04:46:15 WARNING eTx error count after alignment: 403383
09-28-22 04:46:17 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:46:18 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:46:22 INFO   Word count 40062122, error count 40062122
09-28-22 04:46:22 WARNING     Errors Persisted, Step 2 - Realign Input
09-28-22 04:46:25 DEBUG  link_reset_roct: 3500
09-28-22 04:46:25 INFO   Trying alignment with snapshot BX=2
09-28-22 04:46:28 INFO   ASIC
09-28-22 04:46:28 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:46:28 INFO   eRx 01:  status 2 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:46:28 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:46:28 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:46:28 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:46:28 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:46:28 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:46:28 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:46:28 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:46:28 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:46:28 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:46:28 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:46:28 INFO   Trying alignment with snapshot BX=3
09-28-22 04:46:30 INFO   ASIC
09-28-22 04:46:30 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:46:30 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   Good ASIC alignment
09-28-22 04:46:30 INFO   Trying alignment with delay=4
09-28-22 04:46:30 INFO   ASIC
09-28-22 04:46:30 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:46:30 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:46:30 INFO   Emulator
09-28-22 04:46:30 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:46:30 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:46:30 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:46:30 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:46:30 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:46:30 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:46:30 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:46:30 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:46:30 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:46:30 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:46:30 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:46:30 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:46:30 INFO   Good ASIC alignment
09-28-22 04:46:30 INFO   Good emulator alignment
09-28-22 04:46:30 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:46:32 INFO   Good hdr_mm_counters, not increasing: [130  58  61  61  73  57  56  55  55  55  74  62]
09-28-22 04:46:32 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:46:36 DEBUG  Num links 13 13
09-28-22 04:46:36 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:46:37 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:46:37 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:46:37 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:37 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:37 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:37 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:37 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:37 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:37 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:37 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:37 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:37 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:37 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:37 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:37 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:46:37 INFO   Links lc-ASIC are aligned
09-28-22 04:46:39 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:46:39 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:46:39 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:46:39 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:46:39 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:46:39 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:46:39 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:46:41 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:46:41 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:46:41 DEBUG  Compare BX0
09-28-22 04:46:41 DEBUG  Reference position is same as target 102
09-28-22 04:46:41 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:46:41 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:46:41 INFO   Found BX0 word for ASIC 102
09-28-22 04:46:41 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:46:41 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:46:41 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:46:41 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:46:41 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:46:41 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:46:43 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:46:43 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:46:43 DEBUG  Compare BX0
09-28-22 04:46:43 DEBUG  Reference position is 102
09-28-22 04:46:43 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:46:43 INFO   Trying to find ASIC latency again
09-28-22 04:46:43 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:46:43 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:46:43 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:46:43 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:46:43 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:46:43 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:46:45 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:46:45 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:46:45 DEBUG  Compare BX0
09-28-22 04:46:45 DEBUG  Reference position is 103
09-28-22 04:46:45 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:46:45 DEBUG  Reference position is 103
09-28-22 04:46:45 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:46:45 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:46:45 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:46:45 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:46:45 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:46:45 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:46:48 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:46:48 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:46:48 DEBUG  Compare BX0
09-28-22 04:46:48 DEBUG  Reference position is same as target 103
09-28-22 04:46:48 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:46:48 DEBUG  Num links 13 13
09-28-22 04:46:48 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:46:48 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:46:48 INFO   Word count 409176, error count 403322
09-28-22 04:46:48 WARNING eTx error count after alignment: 403322
09-28-22 04:46:50 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:46:51 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:46:55 INFO   Word count 40063478, error count 40063478
09-28-22 04:46:55 WARNING     Errors Persisted, Step 3 - Soft Reset
09-28-22 04:46:59 DEBUG  link_reset_roct: 3500
09-28-22 04:46:59 INFO   Trying alignment with snapshot BX=2
09-28-22 04:47:01 INFO   ASIC
09-28-22 04:47:01 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:01 INFO   eRx 01:  status 2 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:47:01 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:01 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:01 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:01 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:01 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:01 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:01 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:01 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:01 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:01 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:01 INFO   Trying alignment with snapshot BX=3
09-28-22 04:47:04 INFO   ASIC
09-28-22 04:47:04 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:47:04 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   Good ASIC alignment
09-28-22 04:47:04 INFO   Trying alignment with delay=4
09-28-22 04:47:04 INFO   ASIC
09-28-22 04:47:04 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:47:04 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:04 INFO   Emulator
09-28-22 04:47:04 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:04 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:04 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:04 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:04 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:04 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:04 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:04 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:04 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:04 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:04 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:04 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:04 INFO   Good ASIC alignment
09-28-22 04:47:04 INFO   Good emulator alignment
09-28-22 04:47:04 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:47:06 INFO   Good hdr_mm_counters, not increasing: [127  59  62  62  73  60  55  55  55  55  72  62]
09-28-22 04:47:06 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:47:09 DEBUG  Num links 13 13
09-28-22 04:47:09 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:47:10 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:47:10 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:47:10 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:10 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:10 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:10 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:10 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:10 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:10 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:10 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:10 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:10 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:10 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:10 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:10 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:10 INFO   Links lc-ASIC are aligned
09-28-22 04:47:12 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:47:13 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:47:13 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:47:13 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:47:13 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:47:13 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:47:13 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:47:15 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:47:15 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:47:15 DEBUG  Compare BX0
09-28-22 04:47:15 DEBUG  Reference position is same as target 102
09-28-22 04:47:15 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:47:15 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:47:15 INFO   Found BX0 word for ASIC 102
09-28-22 04:47:15 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:47:15 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:47:15 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:47:15 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:47:15 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:47:15 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:47:17 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:47:17 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:47:17 DEBUG  Compare BX0
09-28-22 04:47:17 DEBUG  Reference position is 102
09-28-22 04:47:17 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:47:17 INFO   Trying to find ASIC latency again
09-28-22 04:47:17 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:47:17 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:47:17 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:47:17 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:47:17 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:47:17 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:47:19 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:47:19 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:47:19 DEBUG  Compare BX0
09-28-22 04:47:19 DEBUG  Reference position is 103
09-28-22 04:47:19 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:47:19 DEBUG  Reference position is 103
09-28-22 04:47:19 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:47:19 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:47:19 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:47:19 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:47:19 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:47:19 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:47:21 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:47:21 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:47:21 DEBUG  Compare BX0
09-28-22 04:47:21 DEBUG  Reference position is same as target 103
09-28-22 04:47:21 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:47:21 DEBUG  Num links 13 13
09-28-22 04:47:21 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:47:21 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:47:21 INFO   Word count 409741, error count 403878
09-28-22 04:47:21 WARNING eTx error count after alignment: 403878
09-28-22 04:47:23 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:47:24 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:47:28 INFO   Word count 40062116, error count 40062116
09-28-22 04:47:28 WARNING     Errors Persisted, Step 4 - Hard Reset
09-28-22 04:47:32 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:47:32 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:47:33 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 0, 34, 0, 0, 0, 0, 46, 0, 0, 0]
09-28-22 04:47:33 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 14, 255, 12, 255, 254, 255, 255]
09-28-22 04:47:33 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:47:33 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 95, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:47:34 INFO    phaseSelect: 04, prbs_chk_err_cnt: [94, 0, 255, 255, 255, 255, 255, 255, 54, 255, 255, 255]
09-28-22 04:47:34 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 46, 63, 0, 19, 1, 0]
09-28-22 04:47:34 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:47:34 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 85, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:47:34 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 0, 1, 4, 0, 0, 0, 5, 0, 0, 3]
09-28-22 04:47:34 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 21, 22, 255, 0, 255, 255]
09-28-22 04:47:35 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:47:35 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 18, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:47:35 INFO    phaseSelect: 12, prbs_chk_err_cnt: [2, 0, 255, 255, 255, 255, 255, 255, 73, 255, 255, 101]
09-28-22 04:47:35 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 2, 0, 255, 255, 13, 0, 146, 12, 0]
09-28-22 04:47:35 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:47:35 INFO   Error Array:
array([[255, 255,   0,  34,   0,   0,   0,   0,  46,   0,   0,   0],
       [255, 255, 255, 255, 255,  14, 255,  12, 255, 254, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  95, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [ 94,   0, 255, 255, 255, 255, 255, 255,  54, 255, 255, 255],
       [  0,   0,   0,   0,   0, 255,  46,  63,   0,  19,   1,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0,  85,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255,   0,   1,   4,   0,   0,   0,   5,   0,   0,   3],
       [255, 255, 255, 255, 255,   0,  21,  22, 255,   0, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  18, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  2,   0, 255, 255, 255, 255, 255, 255,  73, 255, 255, 101],
       [  0,   0,   0,   2,   0, 255, 255,  13,   0, 146,  12,   0],
       [  0,   2,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 04:47:35 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,7,6
09-28-22 04:47:35 INFO   Best phase settings (5-setting window): 5,12,6,6,6,7,7,7,6,7,6,6
09-28-22 04:47:37 DEBUG  Set fixed phase 5,12,6,6,6,7,7,7,6,7,6,6
09-28-22 04:47:38 DEBUG  Sending 28 bit PRBS w headers
09-28-22 04:47:38 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:47:39 INFO   FC status_locked: 1
09-28-22 04:47:39 INFO   PUSM status: 9
09-28-22 04:47:43 DEBUG  link_reset_roct: 3500
09-28-22 04:47:43 INFO   Trying alignment with snapshot BX=2
09-28-22 04:47:45 INFO   ASIC
09-28-22 04:47:45 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:45 INFO   eRx 01:  status 2 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:47:45 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:45 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:45 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:45 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:45 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:45 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:45 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:45 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:45 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:45 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:47:45 INFO   Trying alignment with snapshot BX=3
09-28-22 04:47:48 INFO   ASIC
09-28-22 04:47:48 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:47:48 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   Good ASIC alignment
09-28-22 04:47:48 INFO   Trying alignment with delay=4
09-28-22 04:47:48 INFO   ASIC
09-28-22 04:47:48 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:47:48 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:47:48 INFO   Emulator
09-28-22 04:47:48 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:48 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:48 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:48 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:48 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:48 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:48 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:48 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:48 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:48 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:48 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:48 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:47:48 INFO   Good ASIC alignment
09-28-22 04:47:48 INFO   Good emulator alignment
09-28-22 04:47:48 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:47:50 INFO   Good hdr_mm_counters, not increasing: [136  56  63  63  74  57  55  55  55  55  74  63]
09-28-22 04:47:50 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:47:53 DEBUG  Num links 13 13
09-28-22 04:47:53 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:47:55 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:47:55 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:47:55 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:55 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:55 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:55 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:55 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:55 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:55 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:55 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:55 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:55 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:55 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:55 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:55 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:47:55 INFO   Links lc-ASIC are aligned
09-28-22 04:47:57 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:47:57 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:47:57 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:47:57 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:47:57 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:47:57 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:47:57 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:47:59 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:47:59 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:47:59 DEBUG  Compare BX0
09-28-22 04:47:59 DEBUG  Reference position is same as target 102
09-28-22 04:47:59 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:47:59 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:47:59 INFO   Found BX0 word for ASIC 102
09-28-22 04:47:59 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:47:59 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:47:59 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:47:59 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:47:59 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:47:59 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:48:01 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:48:01 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:48:01 DEBUG  Compare BX0
09-28-22 04:48:01 DEBUG  Reference position is 102
09-28-22 04:48:01 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:48:01 INFO   Trying to find ASIC latency again
09-28-22 04:48:01 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:48:01 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:48:01 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:48:01 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:48:01 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:48:01 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:48:03 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:48:03 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:48:03 DEBUG  Compare BX0
09-28-22 04:48:03 DEBUG  Reference position is 103
09-28-22 04:48:03 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:48:03 DEBUG  Reference position is 103
09-28-22 04:48:03 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:48:03 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:48:03 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:48:03 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:48:03 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:48:03 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:48:05 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:48:05 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:48:05 DEBUG  Compare BX0
09-28-22 04:48:05 DEBUG  Reference position is same as target 103
09-28-22 04:48:05 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:48:06 DEBUG  Num links 13 13
09-28-22 04:48:06 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:48:06 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:48:06 INFO   Word count 409154, error count 403295
09-28-22 04:48:06 WARNING eTx error count after alignment: 403295
09-28-22 04:48:08 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:48:09 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:48:12 INFO   Word count 40039603, error count 40039603
09-28-22 04:48:23 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3279 A, Temp: -13.5758 C, Res.: 947.73 Ohms
09-28-22 04:48:23 INFO   Word count 414794517, error count 414794517
09-28-22 04:48:23 INFO   Word count 414848080, error count 414848080
09-28-22 04:48:25 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:48:26 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:48:27 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:48:31 ERROR  Errors in 1 consecutive comparisons
09-28-22 04:48:41 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3279 A, Temp: -13.6485 C, Res.: 947.45 Ohms
09-28-22 04:48:41 INFO   Word count 414521509, error count 414521509
09-28-22 04:48:41 INFO   Word count 414570495, error count 414570495
09-28-22 04:48:43 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:48:44 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:48:46 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:48:49 ERROR  Errors in 2 consecutive comparisons
09-28-22 04:49:00 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3279 A, Temp: -13.6062 C, Res.: 947.62 Ohms
09-28-22 04:49:00 INFO   Word count 414961391, error count 414961391
09-28-22 04:49:00 INFO   Word count 415014012, error count 415014012
09-28-22 04:49:02 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:49:03 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:49:04 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:49:08 ERROR  Errors in 3 consecutive comparisons
09-28-22 04:49:09 ERROR  RO Mismatches: {'ASIC': {'CH_ALIGNER_0INPUT_ALL': {'hdr_mm_cntr': (150, 193)}}}
09-28-22 04:49:09 DEBUG  RO Mismatches: {'ASIC': {}}
09-28-22 04:49:09 INFO   RW Matches
09-28-22 04:49:09 WARNING Starting Reset Process
09-28-22 04:49:09 INFO   Word count 37193593, error count 37193593
09-28-22 04:49:09 WARNING     Step 1 - Realign Output
09-28-22 04:49:09 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:49:12 DEBUG  Num links 13 13
09-28-22 04:49:12 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:49:13 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:49:13 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:49:13 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:13 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:13 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:13 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:13 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:13 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:13 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:13 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:13 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:13 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:13 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:13 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:13 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:13 INFO   Links lc-ASIC are aligned
09-28-22 04:49:15 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:49:15 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:49:15 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:49:15 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:49:15 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:49:15 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:49:15 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:49:17 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:49:17 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:49:17 DEBUG  Compare BX0
09-28-22 04:49:17 DEBUG  Reference position is same as target 102
09-28-22 04:49:17 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:49:17 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:49:17 INFO   Found BX0 word for ASIC 102
09-28-22 04:49:17 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:49:17 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:49:17 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:49:17 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:49:17 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:49:17 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:49:20 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:49:20 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:49:20 DEBUG  Compare BX0
09-28-22 04:49:20 DEBUG  Reference position is 102
09-28-22 04:49:20 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:49:20 INFO   Trying to find ASIC latency again
09-28-22 04:49:20 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:49:20 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:49:20 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:49:20 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:49:20 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:49:20 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:49:22 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:49:22 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:49:22 DEBUG  Compare BX0
09-28-22 04:49:22 DEBUG  Reference position is 103
09-28-22 04:49:22 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:49:22 DEBUG  Reference position is 103
09-28-22 04:49:22 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:49:22 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:49:22 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:49:22 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:49:22 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:49:22 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:49:24 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:49:24 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:49:24 DEBUG  Compare BX0
09-28-22 04:49:24 DEBUG  Reference position is same as target 103
09-28-22 04:49:24 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:49:24 DEBUG  Num links 13 13
09-28-22 04:49:24 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:49:24 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:49:24 INFO   Word count 409251, error count 403390
09-28-22 04:49:24 WARNING eTx error count after alignment: 403390
09-28-22 04:49:26 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:49:27 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:49:31 INFO   Word count 40062466, error count 40062466
09-28-22 04:49:31 WARNING     Errors Persisted, Step 2 - Realign Input
09-28-22 04:49:34 DEBUG  link_reset_roct: 3500
09-28-22 04:49:34 INFO   Trying alignment with snapshot BX=2
09-28-22 04:49:37 INFO   ASIC
09-28-22 04:49:37 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:49:37 INFO   eRx 01:  status 2 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:49:37 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:49:37 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:49:37 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:49:37 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:49:37 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:49:37 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:49:37 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:49:37 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:49:37 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:49:37 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:49:37 INFO   Trying alignment with snapshot BX=3
09-28-22 04:49:39 INFO   ASIC
09-28-22 04:49:39 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:39 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:49:39 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:39 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:39 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:39 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:39 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:39 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:39 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:39 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:39 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:39 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:39 INFO   Good ASIC alignment
09-28-22 04:49:39 INFO   Trying alignment with delay=4
09-28-22 04:49:40 INFO   ASIC
09-28-22 04:49:40 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:40 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:49:40 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:40 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:40 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:40 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:40 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:40 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:40 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:40 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:40 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:40 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:49:40 INFO   Emulator
09-28-22 04:49:40 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:49:40 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:49:40 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:49:40 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:49:40 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:49:40 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:49:40 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:49:40 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:49:40 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:49:40 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:49:40 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:49:40 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:49:40 INFO   Good ASIC alignment
09-28-22 04:49:40 INFO   Good emulator alignment
09-28-22 04:49:40 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:49:42 INFO   Good hdr_mm_counters, not increasing: [136  57  60  60  67  57  55  55  55  55  68  60]
09-28-22 04:49:42 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:49:45 DEBUG  Num links 13 13
09-28-22 04:49:45 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:49:46 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:49:46 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:49:46 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:46 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:46 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:46 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:46 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:46 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:46 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:46 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:46 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:46 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:46 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:46 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:46 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:49:46 INFO   Links lc-ASIC are aligned
09-28-22 04:49:48 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:49:48 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:49:48 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:49:48 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:49:48 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:49:48 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:49:48 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:49:50 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:49:50 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:49:50 DEBUG  Compare BX0
09-28-22 04:49:50 DEBUG  Reference position is same as target 102
09-28-22 04:49:50 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:49:50 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:49:50 INFO   Found BX0 word for ASIC 102
09-28-22 04:49:50 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:49:51 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:49:51 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:49:51 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:49:51 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:49:51 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:49:53 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:49:53 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:49:53 DEBUG  Compare BX0
09-28-22 04:49:53 DEBUG  Reference position is 102
09-28-22 04:49:53 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:49:53 INFO   Trying to find ASIC latency again
09-28-22 04:49:53 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:49:53 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:49:53 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:49:53 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:49:53 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:49:53 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:49:55 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:49:55 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:49:55 DEBUG  Compare BX0
09-28-22 04:49:55 DEBUG  Reference position is 103
09-28-22 04:49:55 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:49:55 DEBUG  Reference position is 103
09-28-22 04:49:55 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:49:55 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:49:55 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:49:55 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:49:55 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:49:55 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:49:57 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:49:57 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:49:57 DEBUG  Compare BX0
09-28-22 04:49:57 DEBUG  Reference position is same as target 103
09-28-22 04:49:57 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:49:57 DEBUG  Num links 13 13
09-28-22 04:49:57 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:49:57 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:49:57 INFO   Word count 409157, error count 403294
09-28-22 04:49:57 WARNING eTx error count after alignment: 403294
09-28-22 04:49:59 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:50:00 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:50:04 INFO   Word count 40062363, error count 40062363
09-28-22 04:50:04 WARNING     Errors Persisted, Step 3 - Soft Reset
09-28-22 04:50:08 DEBUG  link_reset_roct: 3500
09-28-22 04:50:08 INFO   Trying alignment with snapshot BX=2
09-28-22 04:50:10 INFO   ASIC
09-28-22 04:50:10 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:10 INFO   eRx 01:  status 6 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:50:10 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:10 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:10 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:10 INFO   eRx 05:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:10 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:10 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:10 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:10 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:10 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:10 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:10 INFO   Trying alignment with snapshot BX=3
09-28-22 04:50:13 INFO   ASIC
09-28-22 04:50:13 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:50:13 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   Good ASIC alignment
09-28-22 04:50:13 INFO   Trying alignment with delay=4
09-28-22 04:50:13 INFO   ASIC
09-28-22 04:50:13 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:50:13 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:13 INFO   Emulator
09-28-22 04:50:13 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:13 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:13 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:13 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:13 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:13 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:13 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:13 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:13 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:13 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:13 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:13 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:13 INFO   Good ASIC alignment
09-28-22 04:50:13 INFO   Good emulator alignment
09-28-22 04:50:13 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:50:15 INFO   Good hdr_mm_counters, not increasing: [128  65  64  66  77  59  54  54  54  54  78  66]
09-28-22 04:50:15 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:50:18 DEBUG  Num links 13 13
09-28-22 04:50:18 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:50:20 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:50:20 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:50:20 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:50:20 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:50:20 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:50:20 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:50:20 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:50:20 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:50:20 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:50:20 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:50:20 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:50:20 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:50:20 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:50:20 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:50:20 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:50:20 INFO   Links lc-ASIC are aligned
09-28-22 04:50:22 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:50:22 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:50:22 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:50:22 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:50:22 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:50:22 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:50:22 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:50:24 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:50:24 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:50:24 DEBUG  Compare BX0
09-28-22 04:50:24 DEBUG  Reference position is same as target 102
09-28-22 04:50:24 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:50:24 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:50:24 INFO   Found BX0 word for ASIC 102
09-28-22 04:50:24 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:50:24 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:50:24 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:50:24 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:50:24 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:50:24 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:50:26 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:50:26 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:50:26 DEBUG  Compare BX0
09-28-22 04:50:26 DEBUG  Reference position is 102
09-28-22 04:50:26 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:50:26 INFO   Trying to find ASIC latency again
09-28-22 04:50:26 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:50:26 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:50:26 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:50:26 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:50:26 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:50:26 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:50:28 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:50:28 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:50:28 DEBUG  Compare BX0
09-28-22 04:50:28 DEBUG  Reference position is 103
09-28-22 04:50:28 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:50:28 DEBUG  Reference position is 103
09-28-22 04:50:28 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:50:28 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:50:28 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:50:28 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:50:28 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:50:28 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:50:30 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:50:30 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:50:30 DEBUG  Compare BX0
09-28-22 04:50:30 DEBUG  Reference position is same as target 103
09-28-22 04:50:30 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:50:31 DEBUG  Num links 13 13
09-28-22 04:50:31 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:50:31 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:50:31 INFO   Word count 409183, error count 403326
09-28-22 04:50:31 WARNING eTx error count after alignment: 403326
09-28-22 04:50:33 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:50:34 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:50:38 INFO   Word count 40062153, error count 40062153
09-28-22 04:50:38 WARNING     Errors Persisted, Step 4 - Hard Reset
09-28-22 04:50:42 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:50:42 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:50:42 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 2, 33, 3, 0, 0, 0, 45, 0, 1, 0]
09-28-22 04:50:42 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 22, 255, 14, 255, 232, 255, 255]
09-28-22 04:50:43 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:50:43 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 134, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:50:43 INFO    phaseSelect: 04, prbs_chk_err_cnt: [89, 0, 255, 255, 255, 255, 255, 255, 55, 255, 255, 255]
09-28-22 04:50:43 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 44, 62, 0, 16, 0, 0]
09-28-22 04:50:43 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:50:43 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 46, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:50:44 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 0, 3, 3, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:50:44 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 17, 16, 255, 0, 255, 255]
09-28-22 04:50:44 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:50:44 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 21, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:50:44 INFO    phaseSelect: 12, prbs_chk_err_cnt: [1, 0, 255, 255, 255, 255, 255, 255, 78, 255, 255, 98]
09-28-22 04:50:45 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 1, 0, 255, 255, 11, 0, 204, 8, 0]
09-28-22 04:50:45 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:50:45 INFO   Error Array:
array([[255, 255,   2,  33,   3,   0,   0,   0,  45,   0,   1,   0],
       [255, 255, 255, 255, 255,  22, 255,  14, 255, 232, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255, 134, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [ 89,   0, 255, 255, 255, 255, 255, 255,  55, 255, 255, 255],
       [  0,   0,   0,   0,   0, 255,  44,  62,   0,  16,   0,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0,  46,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255,   0,   3,   3,   0,   0,   0,   0,   0,   0,   0],
       [255, 255, 255, 255, 255,   0,  17,  16, 255,   0, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  21, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  1,   0, 255, 255, 255, 255, 255, 255,  78, 255, 255,  98],
       [  0,   0,   0,   1,   0, 255, 255,  11,   0, 204,   8,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 04:50:45 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,6,6
09-28-22 04:50:45 INFO   Best phase settings (5-setting window): 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 04:50:46 DEBUG  Set fixed phase 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 04:50:47 DEBUG  Sending 28 bit PRBS w headers
09-28-22 04:50:47 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:50:49 INFO   FC status_locked: 1
09-28-22 04:50:49 INFO   PUSM status: 9
09-28-22 04:50:52 DEBUG  link_reset_roct: 3500
09-28-22 04:50:52 INFO   Trying alignment with snapshot BX=2
09-28-22 04:50:55 INFO   ASIC
09-28-22 04:50:55 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:55 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:55 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:55 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:55 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:55 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:55 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:55 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:55 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:55 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:55 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:55 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:50:55 INFO   Trying alignment with snapshot BX=3
09-28-22 04:50:57 INFO   ASIC
09-28-22 04:50:57 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   Good ASIC alignment
09-28-22 04:50:57 INFO   Trying alignment with delay=4
09-28-22 04:50:57 INFO   ASIC
09-28-22 04:50:57 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:50:57 INFO   Emulator
09-28-22 04:50:57 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:57 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:57 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:57 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:57 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:57 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:57 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:57 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:57 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:57 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:57 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:57 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:50:57 INFO   Good ASIC alignment
09-28-22 04:50:57 INFO   Good emulator alignment
09-28-22 04:50:57 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:50:59 INFO   Good hdr_mm_counters, not increasing: [141  57  69  69  84  60  57  55  55  55  84  71]
09-28-22 04:51:00 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:51:03 DEBUG  Num links 13 13
09-28-22 04:51:03 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:51:04 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:51:04 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:51:04 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:51:04 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:51:04 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:51:04 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:51:04 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:51:04 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:51:04 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:51:04 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:51:04 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:51:04 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:51:04 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:51:04 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:51:04 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:51:04 INFO   Links lc-ASIC are aligned
09-28-22 04:51:06 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:51:06 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:51:06 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:51:06 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:51:06 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:51:06 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:51:06 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:51:08 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:51:08 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:51:08 DEBUG  Compare BX0
09-28-22 04:51:08 DEBUG  Reference position is same as target 102
09-28-22 04:51:08 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:51:08 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:51:08 INFO   Found BX0 word for ASIC 102
09-28-22 04:51:08 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:51:08 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:51:08 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:51:08 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:51:08 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:51:08 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:51:10 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:51:10 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:51:10 DEBUG  Compare BX0
09-28-22 04:51:10 DEBUG  Reference position is 102
09-28-22 04:51:10 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:51:10 INFO   Trying to find ASIC latency again
09-28-22 04:51:10 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:51:10 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:51:10 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:51:10 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:51:10 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:51:10 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:51:13 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:51:13 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:51:13 DEBUG  Compare BX0
09-28-22 04:51:13 DEBUG  Reference position is 103
09-28-22 04:51:13 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:51:13 DEBUG  Reference position is 103
09-28-22 04:51:13 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:51:13 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:51:13 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:51:13 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:51:13 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:51:13 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:51:15 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:51:15 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:51:15 DEBUG  Compare BX0
09-28-22 04:51:15 DEBUG  Reference position is same as target 103
09-28-22 04:51:15 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:51:15 DEBUG  Num links 13 13
09-28-22 04:51:15 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:51:15 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:51:15 INFO   Word count 409161, error count 404094
09-28-22 04:51:15 WARNING eTx error count after alignment: 404094
09-28-22 04:51:17 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:51:18 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:51:22 INFO   Word count 40062173, error count 40062173
09-28-22 04:51:32 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3276 A, Temp: -13.6075 C, Res.: 947.61 Ohms
09-28-22 04:51:32 INFO   Word count 414748162, error count 414748162
09-28-22 04:51:32 INFO   Word count 414800242, error count 414800242
09-28-22 04:51:34 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:51:35 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:51:37 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:51:40 ERROR  Errors in 1 consecutive comparisons
09-28-22 04:51:51 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3276 A, Temp: -13.6523 C, Res.: 947.44 Ohms
09-28-22 04:51:51 INFO   Word count 414807061, error count 414807061
09-28-22 04:51:51 INFO   Word count 414856223, error count 414856223
09-28-22 04:51:53 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:51:54 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:51:55 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:51:59 ERROR  Errors in 2 consecutive comparisons
09-28-22 04:52:09 INFO   Power: On, Voltage: 1.1900 V, Current: 0.3276 A, Temp: -13.6406 C, Res.: 947.48 Ohms
09-28-22 04:52:09 INFO   Word count 414753431, error count 414753431
09-28-22 04:52:09 INFO   Word count 414802238, error count 414802238
09-28-22 04:52:11 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:52:12 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:52:13 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:52:17 ERROR  Errors in 3 consecutive comparisons
09-28-22 04:52:17 WARNING Starting Reset Process
09-28-22 04:52:17 INFO   Word count 79920, error count 79920
09-28-22 04:52:17 WARNING     Step 1 - Realign Output
09-28-22 04:52:17 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:52:20 DEBUG  Num links 13 13
09-28-22 04:52:20 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:52:22 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:52:22 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:52:22 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:22 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:22 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:22 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:22 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:22 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:22 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:22 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:22 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:22 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:22 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:22 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:22 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:22 INFO   Links lc-ASIC are aligned
09-28-22 04:52:24 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:52:24 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:52:24 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:52:24 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:52:24 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:52:24 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:52:24 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:52:26 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:52:26 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:52:26 DEBUG  Compare BX0
09-28-22 04:52:26 DEBUG  Reference position is same as target 102
09-28-22 04:52:26 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:52:26 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:52:26 INFO   Found BX0 word for ASIC 102
09-28-22 04:52:26 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:52:26 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:52:26 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:52:26 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:52:26 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:52:26 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:52:28 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:52:28 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:52:28 DEBUG  Compare BX0
09-28-22 04:52:28 DEBUG  Reference position is 102
09-28-22 04:52:28 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:52:28 INFO   Trying to find ASIC latency again
09-28-22 04:52:28 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:52:28 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:52:28 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:52:28 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:52:28 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:52:28 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:52:30 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:52:30 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:52:30 DEBUG  Compare BX0
09-28-22 04:52:30 DEBUG  Reference position is 103
09-28-22 04:52:30 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:52:30 DEBUG  Reference position is 103
09-28-22 04:52:30 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:52:30 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:52:30 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:52:30 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:52:30 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:52:30 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:52:32 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:52:32 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:52:32 DEBUG  Compare BX0
09-28-22 04:52:32 DEBUG  Reference position is same as target 103
09-28-22 04:52:32 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:52:32 DEBUG  Num links 13 13
09-28-22 04:52:32 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:52:32 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:52:32 INFO   Word count 409207, error count 404127
09-28-22 04:52:32 WARNING eTx error count after alignment: 404127
09-28-22 04:52:35 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:52:36 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:52:39 INFO   Word count 40063868, error count 40063868
09-28-22 04:52:39 WARNING     Errors Persisted, Step 2 - Realign Input
09-28-22 04:52:43 DEBUG  link_reset_roct: 3500
09-28-22 04:52:43 INFO   Trying alignment with snapshot BX=2
09-28-22 04:52:45 INFO   ASIC
09-28-22 04:52:45 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:52:45 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:52:45 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:52:45 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:52:45 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:52:45 INFO   eRx 05:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:52:45 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:52:45 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:52:45 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:52:45 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:52:45 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:52:45 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:52:45 INFO   Trying alignment with snapshot BX=3
09-28-22 04:52:48 INFO   ASIC
09-28-22 04:52:48 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   Good ASIC alignment
09-28-22 04:52:48 INFO   Trying alignment with delay=4
09-28-22 04:52:48 INFO   ASIC
09-28-22 04:52:48 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:52:48 INFO   Emulator
09-28-22 04:52:48 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:52:48 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:52:48 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:52:48 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:52:48 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:52:48 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:52:48 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:52:48 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:52:48 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:52:48 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:52:48 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:52:48 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:52:48 INFO   Good ASIC alignment
09-28-22 04:52:48 INFO   Good emulator alignment
09-28-22 04:52:48 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:52:50 INFO   Good hdr_mm_counters, not increasing: [125  54  58  59  67  54  54  54  54  54  66  59]
09-28-22 04:52:50 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:52:53 DEBUG  Num links 13 13
09-28-22 04:52:53 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:52:55 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:52:55 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:52:55 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:55 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:55 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:55 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:55 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:55 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:55 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:55 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:55 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:55 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:55 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:55 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:55 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:52:55 INFO   Links lc-ASIC are aligned
09-28-22 04:52:57 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:52:57 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:52:57 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:52:57 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:52:57 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:52:57 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:52:57 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:52:59 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:52:59 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:52:59 DEBUG  Compare BX0
09-28-22 04:52:59 DEBUG  Reference position is same as target 102
09-28-22 04:52:59 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:52:59 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:52:59 INFO   Found BX0 word for ASIC 102
09-28-22 04:52:59 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:52:59 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:52:59 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:52:59 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:52:59 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:52:59 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:53:01 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:53:01 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:53:01 DEBUG  Compare BX0
09-28-22 04:53:01 DEBUG  Reference position is 102
09-28-22 04:53:01 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:53:01 INFO   Trying to find ASIC latency again
09-28-22 04:53:01 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:53:01 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:53:01 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:53:01 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:53:01 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:53:01 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:53:03 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:53:03 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:53:03 DEBUG  Compare BX0
09-28-22 04:53:03 DEBUG  Reference position is 103
09-28-22 04:53:03 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:53:03 DEBUG  Reference position is 103
09-28-22 04:53:03 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:53:03 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:53:03 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:53:03 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:53:03 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:53:03 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:53:05 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:53:05 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:53:05 DEBUG  Compare BX0
09-28-22 04:53:05 DEBUG  Reference position is same as target 103
09-28-22 04:53:05 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:53:05 DEBUG  Num links 13 13
09-28-22 04:53:05 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:53:06 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:53:06 INFO   Word count 409143, error count 404070
09-28-22 04:53:06 WARNING eTx error count after alignment: 404070
09-28-22 04:53:08 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:53:09 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:53:12 INFO   Word count 40064062, error count 40064062
09-28-22 04:53:12 WARNING     Errors Persisted, Step 3 - Soft Reset
09-28-22 04:53:16 DEBUG  link_reset_roct: 3500
09-28-22 04:53:16 INFO   Trying alignment with snapshot BX=2
09-28-22 04:53:19 INFO   ASIC
09-28-22 04:53:19 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:53:19 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:53:19 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:53:19 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:53:19 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:53:19 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:53:19 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:53:19 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:53:19 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:53:19 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:53:19 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:53:19 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:53:19 INFO   Trying alignment with snapshot BX=3
09-28-22 04:53:21 INFO   ASIC
09-28-22 04:53:21 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   Good ASIC alignment
09-28-22 04:53:21 INFO   Trying alignment with delay=4
09-28-22 04:53:21 INFO   ASIC
09-28-22 04:53:21 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:53:21 INFO   Emulator
09-28-22 04:53:21 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:53:21 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:53:21 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:53:21 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:53:21 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:53:21 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:53:21 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:53:21 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:53:21 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:53:21 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:53:21 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:53:21 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:53:21 INFO   Good ASIC alignment
09-28-22 04:53:21 INFO   Good emulator alignment
09-28-22 04:53:21 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:53:24 INFO   Good hdr_mm_counters, not increasing: [122  55  59  59  71  58  55  55  55  55  73  60]
09-28-22 04:53:24 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:53:27 DEBUG  Num links 13 13
09-28-22 04:53:27 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:53:28 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:53:28 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:53:28 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:53:28 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:53:28 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:53:28 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:53:28 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:53:28 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:53:28 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:53:28 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:53:28 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:53:28 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:53:28 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:53:28 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:53:28 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:53:28 INFO   Links lc-ASIC are aligned
09-28-22 04:53:30 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:53:30 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:53:30 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:53:30 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:53:30 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:53:30 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:53:30 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:53:32 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:53:32 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:53:32 DEBUG  Compare BX0
09-28-22 04:53:32 DEBUG  Reference position is same as target 102
09-28-22 04:53:32 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:53:32 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:53:32 INFO   Found BX0 word for ASIC 102
09-28-22 04:53:32 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:53:32 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:53:32 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:53:32 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:53:32 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:53:32 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:53:35 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:53:35 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:53:35 DEBUG  Compare BX0
09-28-22 04:53:35 DEBUG  Reference position is 102
09-28-22 04:53:35 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:53:35 INFO   Trying to find ASIC latency again
09-28-22 04:53:35 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:53:35 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:53:35 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:53:35 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:53:35 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:53:35 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:53:37 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:53:37 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:53:37 DEBUG  Compare BX0
09-28-22 04:53:37 DEBUG  Reference position is 103
09-28-22 04:53:37 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:53:37 DEBUG  Reference position is 103
09-28-22 04:53:37 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:53:37 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:53:37 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:53:37 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:53:37 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:53:37 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:53:39 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:53:39 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:53:39 DEBUG  Compare BX0
09-28-22 04:53:39 DEBUG  Reference position is same as target 103
09-28-22 04:53:39 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:53:39 DEBUG  Num links 13 13
09-28-22 04:53:39 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:53:39 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:53:39 INFO   Word count 409262, error count 404198
09-28-22 04:53:39 WARNING eTx error count after alignment: 404198
09-28-22 04:53:41 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:53:42 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:53:46 INFO   Word count 40062194, error count 40062194
09-28-22 04:53:46 WARNING     Errors Persisted, Step 4 - Hard Reset
09-28-22 04:53:50 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:53:50 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:53:51 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 4, 31, 3, 0, 0, 0, 41, 0, 1, 0]
09-28-22 04:53:51 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 12, 255, 9, 255, 255, 255, 255]
09-28-22 04:53:51 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:53:51 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 98, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:53:51 INFO    phaseSelect: 04, prbs_chk_err_cnt: [99, 0, 255, 255, 255, 255, 255, 255, 59, 255, 255, 255]
09-28-22 04:53:51 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 1, 255, 40, 73, 0, 23, 2, 0]
09-28-22 04:53:52 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:53:52 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 77, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:53:52 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 0, 2, 2, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:53:52 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 26, 18, 255, 0, 255, 255]
09-28-22 04:53:52 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:53:53 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 27, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:53:53 INFO    phaseSelect: 12, prbs_chk_err_cnt: [1, 0, 255, 255, 255, 255, 255, 255, 106, 255, 255, 109]
09-28-22 04:53:53 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 5, 0, 255, 255, 12, 0, 255, 7, 0]
09-28-22 04:53:53 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:53:53 INFO   Error Array:
array([[255, 255,   4,  31,   3,   0,   0,   0,  41,   0,   1,   0],
       [255, 255, 255, 255, 255,  12, 255,   9, 255, 255, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  98, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [ 99,   0, 255, 255, 255, 255, 255, 255,  59, 255, 255, 255],
       [  0,   0,   0,   0,   1, 255,  40,  73,   0,  23,   2,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0,  77,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255,   0,   2,   2,   0,   0,   0,   0,   0,   0,   0],
       [255, 255, 255, 255, 255,   0,  26,  18, 255,   0, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  27, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  1,   0, 255, 255, 255, 255, 255, 255, 106, 255, 255, 109],
       [  0,   0,   0,   5,   0, 255, 255,  12,   0, 255,   7,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 04:53:53 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,7,6
09-28-22 04:53:53 INFO   Best phase settings (5-setting window): 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 04:53:54 DEBUG  Set fixed phase 5,5,6,6,6,7,7,7,6,7,6,6
09-28-22 04:53:56 DEBUG  Sending 28 bit PRBS w headers
09-28-22 04:53:56 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:53:57 INFO   FC status_locked: 1
09-28-22 04:53:57 INFO   PUSM status: 9
09-28-22 04:54:01 DEBUG  link_reset_roct: 3500
09-28-22 04:54:01 INFO   Trying alignment with snapshot BX=2
09-28-22 04:54:03 INFO   ASIC
09-28-22 04:54:03 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:54:03 INFO   eRx 01:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:54:03 INFO   eRx 02:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:54:03 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:54:03 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:54:03 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:54:03 INFO   eRx 06:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:54:03 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:54:03 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:54:03 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:54:03 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:54:03 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:54:03 INFO   Trying alignment with snapshot BX=3
09-28-22 04:54:06 INFO   ASIC
09-28-22 04:54:06 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   Good ASIC alignment
09-28-22 04:54:06 INFO   Trying alignment with delay=4
09-28-22 04:54:06 INFO   ASIC
09-28-22 04:54:06 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:54:06 INFO   Emulator
09-28-22 04:54:06 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:54:06 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:54:06 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:54:06 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:54:06 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:54:06 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:54:06 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:54:06 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:54:06 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:54:06 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:54:06 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:54:06 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:54:06 INFO   Good ASIC alignment
09-28-22 04:54:06 INFO   Good emulator alignment
09-28-22 04:54:06 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:54:08 INFO   Good hdr_mm_counters, not increasing: [124  54  57  57  68  56  54  54  54  54  69  58]
09-28-22 04:54:08 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:54:11 DEBUG  Num links 13 13
09-28-22 04:54:11 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:54:12 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:54:12 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:54:12 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:54:12 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:54:12 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:54:12 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:54:12 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:54:12 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:54:12 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:54:12 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:54:12 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:54:12 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:54:12 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:54:12 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:54:12 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:54:12 INFO   Links lc-ASIC are aligned
09-28-22 04:54:15 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:54:15 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:54:15 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:54:15 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:54:15 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:54:15 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:54:15 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:54:17 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:54:17 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:54:17 DEBUG  Compare BX0
09-28-22 04:54:17 DEBUG  Reference position is same as target 102
09-28-22 04:54:17 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:54:17 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:54:17 INFO   Found BX0 word for ASIC 102
09-28-22 04:54:17 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:54:17 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:54:17 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:54:17 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:54:17 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:54:17 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:54:19 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:54:19 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:54:19 DEBUG  Compare BX0
09-28-22 04:54:19 DEBUG  Reference position is 102
09-28-22 04:54:19 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:54:19 INFO   Trying to find ASIC latency again
09-28-22 04:54:19 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:54:19 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:54:19 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:54:19 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:54:19 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:54:19 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:54:21 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:54:21 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:54:21 DEBUG  Compare BX0
09-28-22 04:54:21 DEBUG  Reference position is 103
09-28-22 04:54:21 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:54:21 DEBUG  Reference position is 103
09-28-22 04:54:21 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:54:21 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:54:21 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:54:21 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:54:21 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:54:21 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:54:23 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:54:23 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:54:23 DEBUG  Compare BX0
09-28-22 04:54:23 DEBUG  Reference position is same as target 103
09-28-22 04:54:23 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:54:23 DEBUG  Num links 13 13
09-28-22 04:54:23 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:54:23 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:54:23 INFO   Word count 409198, error count 404128
09-28-22 04:54:23 WARNING eTx error count after alignment: 404128
09-28-22 04:54:25 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:54:27 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:54:30 INFO   Word count 40063905, error count 40063905
09-28-22 04:54:41 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3276 A, Temp: -13.5409 C, Res.: 947.87 Ohms
09-28-22 04:54:41 INFO   Word count 414676841, error count 414676841
09-28-22 04:54:41 INFO   Word count 414730229, error count 414730229
09-28-22 04:54:43 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:54:44 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:54:45 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:54:49 ERROR  Errors in 1 consecutive comparisons
09-28-22 04:54:59 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3276 A, Temp: -13.6094 C, Res.: 947.60 Ohms
09-28-22 04:54:59 INFO   Word count 414717043, error count 414717043
09-28-22 04:54:59 INFO   Word count 414768511, error count 414768511
09-28-22 04:55:01 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:55:02 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:55:03 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:55:07 ERROR  Errors in 2 consecutive comparisons
09-28-22 04:55:17 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3276 A, Temp: -13.5362 C, Res.: 947.89 Ohms
09-28-22 04:55:17 INFO   Word count 414791119, error count 414791119
09-28-22 04:55:17 INFO   Word count 414840054, error count 414840054
09-28-22 04:55:20 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:55:21 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:55:22 DEBUG  Length of captured data for lc-input: 511
09-28-22 04:55:25 ERROR  Errors in 3 consecutive comparisons
09-28-22 04:55:26 ERROR  RO Mismatches: {'ASIC': {'CH_ALIGNER_0INPUT_ALL': {'hdr_mm_cntr': (193, 171)}, 'CH_ALIGNER_1INPUT_ALL': {'select': (55, 56)}, 'CH_EPRXGRP_1INPUT_ALL': {'status': (242, 214), 'status_phaseSelect': (12, 5)}}}
09-28-22 04:55:26 DEBUG  RO Mismatches: {'ASIC': {}}
09-28-22 04:55:26 ERROR  RW Mismatches: {'CH_ALIGNER_1INPUT_ALL': {'sel_override_val': ('0x37', '0x38')}, 'CH_EPRXGRP_1INPUT_ALL': {'config': ('0x60', '0x28'), 'config_phaseSelect': ('0xc', '0x5')}}
09-28-22 04:55:26 WARNING Starting Reset Process
09-28-22 04:55:26 INFO   Word count 37265951, error count 37265951
09-28-22 04:55:26 WARNING     Step 1 - Realign Output
09-28-22 04:55:26 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:55:29 DEBUG  Num links 13 13
09-28-22 04:55:29 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:55:31 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:55:31 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:55:31 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:55:31 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:55:31 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:55:31 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:55:31 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:55:31 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:55:31 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:55:31 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:55:31 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:55:31 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:55:31 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:55:31 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:55:31 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:55:31 INFO   Links lc-ASIC are aligned
09-28-22 04:55:33 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:55:33 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:55:33 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:55:33 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:55:33 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:55:33 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:55:33 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:55:35 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:55:35 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:55:35 DEBUG  Compare BX0
09-28-22 04:55:35 DEBUG  Reference position is same as target 102
09-28-22 04:55:35 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:55:35 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:55:35 INFO   Found BX0 word for ASIC 102
09-28-22 04:55:35 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:55:35 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:55:35 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:55:35 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:55:35 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:55:35 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:55:37 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:55:37 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:55:37 DEBUG  Compare BX0
09-28-22 04:55:37 DEBUG  Reference position is 102
09-28-22 04:55:37 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:55:37 INFO   Trying to find ASIC latency again
09-28-22 04:55:37 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:55:37 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:55:37 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:55:37 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:55:37 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:55:37 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:55:39 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:55:39 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:55:39 DEBUG  Compare BX0
09-28-22 04:55:39 DEBUG  Reference position is 103
09-28-22 04:55:39 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:55:39 DEBUG  Reference position is 103
09-28-22 04:55:39 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:55:39 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:55:39 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:55:39 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:55:39 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:55:39 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:55:42 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:55:42 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:55:42 DEBUG  Compare BX0
09-28-22 04:55:42 DEBUG  Reference position is same as target 103
09-28-22 04:55:42 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:55:42 DEBUG  Num links 13 13
09-28-22 04:55:42 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:55:42 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:55:42 INFO   Word count 409269, error count 404202
09-28-22 04:55:42 WARNING eTx error count after alignment: 404202
09-28-22 04:55:44 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:55:45 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:55:49 INFO   Word count 40064104, error count 40064104
09-28-22 04:55:49 WARNING     Errors Persisted, Step 2 - Realign Input
09-28-22 04:55:52 DEBUG  link_reset_roct: 3500
09-28-22 04:55:52 INFO   Trying alignment with snapshot BX=2
09-28-22 04:55:55 INFO   ASIC
09-28-22 04:55:55 INFO   eRx 00:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:55:55 INFO   eRx 01:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:55:55 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:55:55 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:55:55 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:55:55 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:55:55 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:55:55 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:55:55 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:55:55 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:55:55 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:55:55 INFO   eRx 11:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:55:55 INFO   Trying alignment with snapshot BX=3
09-28-22 04:55:57 INFO   ASIC
09-28-22 04:55:57 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   Good ASIC alignment
09-28-22 04:55:57 INFO   Trying alignment with delay=4
09-28-22 04:55:57 INFO   ASIC
09-28-22 04:55:57 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:55:57 INFO   Emulator
09-28-22 04:55:57 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:55:57 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:55:57 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:55:57 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:55:57 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:55:57 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:55:57 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:55:57 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:55:57 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:55:57 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:55:57 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:55:57 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:55:57 INFO   Good ASIC alignment
09-28-22 04:55:57 INFO   Good emulator alignment
09-28-22 04:55:57 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:55:59 INFO   Good hdr_mm_counters, not increasing: [129  54  57  57  65  55  54  54  54  54  63  55]
09-28-22 04:56:00 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:56:03 DEBUG  Num links 13 13
09-28-22 04:56:03 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:56:04 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:56:04 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:56:04 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:04 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:04 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:04 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:04 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:04 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:04 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:04 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:04 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:04 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:04 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:04 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:04 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:04 INFO   Links lc-ASIC are aligned
09-28-22 04:56:06 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:56:06 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:56:06 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:56:06 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:56:06 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:56:06 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:56:06 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:56:08 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:56:08 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:56:08 DEBUG  Compare BX0
09-28-22 04:56:08 DEBUG  Reference position is same as target 102
09-28-22 04:56:08 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:56:08 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:56:08 INFO   Found BX0 word for ASIC 102
09-28-22 04:56:08 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:56:08 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:56:08 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:56:08 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:56:08 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:56:08 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:56:10 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:56:10 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:56:10 DEBUG  Compare BX0
09-28-22 04:56:10 DEBUG  Reference position is 102
09-28-22 04:56:10 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:56:10 INFO   Trying to find ASIC latency again
09-28-22 04:56:10 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:56:10 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:56:10 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:56:10 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:56:10 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:56:10 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:56:13 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:56:13 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:56:13 DEBUG  Compare BX0
09-28-22 04:56:13 DEBUG  Reference position is 103
09-28-22 04:56:13 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:56:13 DEBUG  Reference position is 103
09-28-22 04:56:13 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:56:13 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:56:13 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:56:13 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:56:13 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:56:13 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:56:15 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:56:15 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:56:15 DEBUG  Compare BX0
09-28-22 04:56:15 DEBUG  Reference position is same as target 103
09-28-22 04:56:15 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:56:15 DEBUG  Num links 13 13
09-28-22 04:56:15 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:56:15 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:56:15 INFO   Word count 409490, error count 404420
09-28-22 04:56:15 WARNING eTx error count after alignment: 404420
09-28-22 04:56:17 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:56:18 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:56:22 INFO   Word count 40073711, error count 40073711
09-28-22 04:56:22 WARNING     Errors Persisted, Step 3 - Soft Reset
09-28-22 04:56:26 DEBUG  link_reset_roct: 3500
09-28-22 04:56:26 INFO   Trying alignment with snapshot BX=2
09-28-22 04:56:28 INFO   ASIC
09-28-22 04:56:28 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:56:28 INFO   eRx 01:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:56:28 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:56:28 INFO   eRx 03:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:56:28 INFO   eRx 04:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:56:28 INFO   eRx 05:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:56:28 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:56:28 INFO   eRx 07:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:56:28 INFO   eRx 08:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:56:28 INFO   eRx 09:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:56:28 INFO   eRx 10:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:56:28 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:56:28 INFO   Trying alignment with snapshot BX=3
09-28-22 04:56:31 INFO   ASIC
09-28-22 04:56:31 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   Good ASIC alignment
09-28-22 04:56:31 INFO   Trying alignment with delay=4
09-28-22 04:56:31 INFO   ASIC
09-28-22 04:56:31 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 01:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:56:31 INFO   Emulator
09-28-22 04:56:31 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:56:31 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:56:31 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:56:31 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:56:31 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:56:31 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:56:31 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:56:31 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:56:31 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:56:31 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:56:31 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:56:31 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:56:31 INFO   Good ASIC alignment
09-28-22 04:56:31 INFO   Good emulator alignment
09-28-22 04:56:31 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:56:33 INFO   Good hdr_mm_counters, not increasing: [134  56  58  58  69  57  56  55  55  55  69  58]
09-28-22 04:56:33 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:56:36 DEBUG  Num links 13 13
09-28-22 04:56:36 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:56:38 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:56:38 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:56:38 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:38 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:38 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:38 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:38 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:38 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:38 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:38 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:38 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:38 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:38 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:38 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:38 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:56:38 INFO   Links lc-ASIC are aligned
09-28-22 04:56:40 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:56:40 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:56:40 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:56:40 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:56:40 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:56:40 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:56:40 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:56:42 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:56:42 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:56:42 DEBUG  Compare BX0
09-28-22 04:56:42 DEBUG  Reference position is same as target 102
09-28-22 04:56:42 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:56:42 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:56:42 INFO   Found BX0 word for ASIC 102
09-28-22 04:56:42 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:56:42 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:56:42 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:56:42 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:56:42 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:56:42 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:56:44 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:56:44 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:56:44 DEBUG  Compare BX0
09-28-22 04:56:44 DEBUG  Reference position is 102
09-28-22 04:56:44 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:56:44 INFO   Trying to find ASIC latency again
09-28-22 04:56:44 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:56:44 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:56:44 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:56:44 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:56:44 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:56:44 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:56:46 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:56:46 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:56:46 DEBUG  Compare BX0
09-28-22 04:56:46 DEBUG  Reference position is 103
09-28-22 04:56:46 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:56:46 DEBUG  Reference position is 103
09-28-22 04:56:46 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:56:46 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:56:46 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:56:46 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:56:46 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:56:46 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:56:48 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:56:49 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:56:49 DEBUG  Compare BX0
09-28-22 04:56:49 DEBUG  Reference position is same as target 103
09-28-22 04:56:49 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:56:49 DEBUG  Num links 13 13
09-28-22 04:56:49 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:56:49 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:56:49 INFO   Word count 409025, error count 403958
09-28-22 04:56:49 WARNING eTx error count after alignment: 403958
09-28-22 04:56:51 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:56:52 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:56:56 INFO   Word count 40044159, error count 40044159
09-28-22 04:56:56 WARNING     Errors Persisted, Step 4 - Hard Reset
09-28-22 04:57:00 DEBUG  Sending 32 bit PRBS w no header mask
09-28-22 04:57:00 DEBUG  Test vector settings {'output_select': 1, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 0, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:57:00 INFO    phaseSelect: 00, prbs_chk_err_cnt: [255, 255, 3, 50, 2, 0, 0, 0, 63, 0, 2, 0]
09-28-22 04:57:00 INFO    phaseSelect: 01, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 11, 255, 4, 255, 232, 255, 255]
09-28-22 04:57:01 INFO    phaseSelect: 02, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:57:01 INFO    phaseSelect: 03, prbs_chk_err_cnt: [255, 117, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:57:01 INFO    phaseSelect: 04, prbs_chk_err_cnt: [112, 0, 255, 255, 255, 255, 255, 255, 45, 255, 255, 255]
09-28-22 04:57:01 INFO    phaseSelect: 05, prbs_chk_err_cnt: [0, 0, 0, 0, 1, 255, 42, 59, 0, 20, 1, 0]
09-28-22 04:57:01 INFO    phaseSelect: 06, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:57:01 INFO    phaseSelect: 07, prbs_chk_err_cnt: [0, 121, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:57:02 INFO    phaseSelect: 08, prbs_chk_err_cnt: [255, 255, 0, 8, 9, 0, 0, 0, 1, 0, 0, 0]
09-28-22 04:57:02 INFO    phaseSelect: 09, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 0, 40, 24, 255, 2, 255, 255]
09-28-22 04:57:02 INFO    phaseSelect: 10, prbs_chk_err_cnt: [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:57:02 INFO    phaseSelect: 11, prbs_chk_err_cnt: [255, 27, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255]
09-28-22 04:57:02 INFO    phaseSelect: 12, prbs_chk_err_cnt: [3, 0, 255, 255, 255, 255, 255, 255, 78, 255, 255, 88]
09-28-22 04:57:03 INFO    phaseSelect: 13, prbs_chk_err_cnt: [0, 0, 0, 0, 0, 255, 255, 11, 0, 205, 9, 0]
09-28-22 04:57:03 INFO    phaseSelect: 14, prbs_chk_err_cnt: [0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
09-28-22 04:57:03 INFO   Error Array:
array([[255, 255,   3,  50,   2,   0,   0,   0,  63,   0,   2,   0],
       [255, 255, 255, 255, 255,  11, 255,   4, 255, 232, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255, 117, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [112,   0, 255, 255, 255, 255, 255, 255,  45, 255, 255, 255],
       [  0,   0,   0,   0,   1, 255,  42,  59,   0,  20,   1,   0],
       [  0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [  0, 121,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0],
       [255, 255,   0,   8,   9,   0,   0,   0,   1,   0,   0,   0],
       [255, 255, 255, 255, 255,   0,  40,  24, 255,   2, 255, 255],
       [255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [255,  27, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255],
       [  3,   0, 255, 255, 255, 255, 255, 255,  78, 255, 255,  88],
       [  0,   0,   0,   0,   0, 255, 255,  11,   0, 205,   9,   0],
       [  0,   2,   0,   0,   0,   0,   0,   0,   0,   0,   0,   0]])
09-28-22 04:57:03 INFO   Best phase settings: 6,5,6,6,6,7,7,7,6,7,7,6
09-28-22 04:57:03 INFO   Best phase settings (5-setting window): 5,12,6,6,6,7,7,7,6,7,6,6
09-28-22 04:57:04 DEBUG  Set fixed phase 5,12,6,6,6,7,7,7,6,7,6,6
09-28-22 04:57:06 DEBUG  Sending 28 bit PRBS w headers
09-28-22 04:57:06 DEBUG  Test vector settings {'output_select': 2, 'n_idle_words': 255, 'idle_word': 2899102924, 'idle_word_BX0': 2630667468, 'header_mask': 4026531840, 'header': 2684354560, 'header_BX0': 2415919104}
09-28-22 04:57:07 INFO   FC status_locked: 1
09-28-22 04:57:07 INFO   PUSM status: 9
09-28-22 04:57:10 DEBUG  link_reset_roct: 3500
09-28-22 04:57:10 INFO   Trying alignment with snapshot BX=2
09-28-22 04:57:13 INFO   ASIC
09-28-22 04:57:13 INFO   eRx 00:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:57:13 INFO   eRx 01:  status 6 / select 160 / snapshot 6656666666566666665666666656666666566666664e6666
09-28-22 04:57:13 INFO   eRx 02:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:57:13 INFO   eRx 03:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:57:13 INFO   eRx 04:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:57:13 INFO   eRx 05:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:57:13 INFO   eRx 06:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:57:13 INFO   eRx 07:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:57:13 INFO   eRx 08:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:57:13 INFO   eRx 09:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:57:13 INFO   eRx 10:  status 2 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:57:13 INFO   eRx 11:  status 6 / select 160 / snapshot ccacccccccacccccccacccccccacccccccaccccccc9ccccc
09-28-22 04:57:13 INFO   Trying alignment with snapshot BX=3
09-28-22 04:57:15 INFO   ASIC
09-28-22 04:57:15 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:57:15 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   Good ASIC alignment
09-28-22 04:57:15 INFO   Trying alignment with delay=4
09-28-22 04:57:15 INFO   ASIC
09-28-22 04:57:15 INFO   eRx 00:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 01:  status 3 / select 055 / snapshot 66566666665666666656666666566666664e666666566666
09-28-22 04:57:15 INFO   eRx 02:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 03:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 04:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 05:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 06:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 07:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 08:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 09:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 10:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   eRx 11:  status 3 / select 056 / snapshot ccacccccccacccccccacccccccaccccccc9cccccccaccccc
09-28-22 04:57:15 INFO   Emulator
09-28-22 04:57:15 INFO   eRx 00:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:57:15 INFO   eRx 01:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:57:15 INFO   eRx 02:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:57:15 INFO   eRx 03:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:57:15 INFO   eRx 04:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:57:15 INFO   eRx 05:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:57:15 INFO   eRx 06:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:57:15 INFO   eRx 07:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:57:15 INFO   eRx 08:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:57:15 INFO   eRx 09:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:57:15 INFO   eRx 10:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:57:15 INFO   eRx 11:  status 2 / select 032 / snapshot acccccccacccccccacccccccacccccccaccccccc9ccccccc
09-28-22 04:57:15 INFO   Good ASIC alignment
09-28-22 04:57:15 INFO   Good emulator alignment
09-28-22 04:57:15 INFO   Good input word alignment, snapshotBX 3 and delay 4
09-28-22 04:57:18 INFO   Good hdr_mm_counters, not increasing: [135  55  60  59  72  55  55  55  55  55  71  61]
09-28-22 04:57:18 DEBUG  Setting bypass switch output_select to 1
09-28-22 04:57:21 DEBUG  Num links 13 13
09-28-22 04:57:21 DEBUG  Aligning ASIC: Setting phase of enable to 0
09-28-22 04:57:22 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:57:22 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:57:22 DEBUG  lc-ASIC link 0: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:57:22 DEBUG  lc-ASIC link 1: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:57:22 DEBUG  lc-ASIC link 2: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:57:22 DEBUG  lc-ASIC link 3: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:57:22 DEBUG  lc-ASIC link 4: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:57:22 DEBUG  lc-ASIC link 5: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:57:22 DEBUG  lc-ASIC link 6: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:57:22 DEBUG  lc-ASIC link 7: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:57:22 DEBUG  lc-ASIC link 8: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:57:22 DEBUG  lc-ASIC link 9: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:57:22 DEBUG  lc-ASIC link 10: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:57:22 DEBUG  lc-ASIC link 11: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:57:22 DEBUG  lc-ASIC link 12: aligned(1), delayready(1), waiting(0), writing(0), aligned_c(128), error_c(1)
09-28-22 04:57:22 INFO   Links lc-ASIC are aligned
09-28-22 04:57:24 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:57:24 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position None
09-28-22 04:57:24 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:57:24 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:57:24 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:57:24 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:57:24 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:57:26 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:57:26 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:57:26 DEBUG  Compare BX0
09-28-22 04:57:26 DEBUG  Reference position is same as target 102
09-28-22 04:57:26 DEBUG  All links found BX0 in the same position as reference position 102
09-28-22 04:57:26 DEBUG  Found latency for ASIC [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:57:26 INFO   Found BX0 word for ASIC 102
09-28-22 04:57:26 DEBUG  Scan latency values for lc-emulator with nlinks 13, starting value 0 and reference BX0 position 102
09-28-22 04:57:26 DEBUG  Setting latency for lc-emulator to 0
09-28-22 04:57:26 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:57:26 DEBUG  Written latencies in lc-emulator: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:57:26 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:57:26 DEBUG  Set acquire to 1 for ['lc-emulator']
09-28-22 04:57:28 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:57:29 DEBUG  Found alignment word for lc-emulator in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:57:29 DEBUG  Compare BX0
09-28-22 04:57:29 DEBUG  Reference position is 102
09-28-22 04:57:29 DEBUG  All links found BX0 in a same position earlier than the reference position
09-28-22 04:57:29 INFO   Trying to find ASIC latency again
09-28-22 04:57:29 DEBUG  Scan latency values for lc-ASIC with nlinks 13, starting value 0 and reference BX0 position 103
09-28-22 04:57:29 DEBUG  Setting latency for lc-ASIC to 0
09-28-22 04:57:29 DEBUG  Setting latency array [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:57:29 DEBUG  Written latencies in lc-ASIC: [0 0 0 0 0 0 0 0 0 0 0 0 0]
09-28-22 04:57:29 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:57:29 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:57:31 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:57:31 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, -1, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666, 3666]
09-28-22 04:57:31 DEBUG  Compare BX0
09-28-22 04:57:31 DEBUG  Reference position is 103
09-28-22 04:57:31 WARNING No links found BX0 in same position as reference position 103 for orbit 0
09-28-22 04:57:31 DEBUG  Reference position is 103
09-28-22 04:57:31 WARNING No links found BX0 in same position as reference position 103 for orbit 1
09-28-22 04:57:31 DEBUG  Setting latency for lc-ASIC to 1
09-28-22 04:57:31 DEBUG  Setting latency array [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:57:31 DEBUG  Written latencies in lc-ASIC: [1 1 1 1 1 1 1 1 1 1 1 1 1]
09-28-22 04:57:31 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 0, 'orbitSync': 0, 'linkreset_ECONt': 1, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:57:31 DEBUG  Set acquire to 1 for ['lc-ASIC']
09-28-22 04:57:33 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:57:33 DEBUG  Found alignment word for lc-ASIC in BX0_rows: [103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, 103, -1, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667, 3667]
09-28-22 04:57:33 DEBUG  Compare BX0
09-28-22 04:57:33 DEBUG  Reference position is same as target 103
09-28-22 04:57:33 DEBUG  All links found BX0 in the same position as reference position 103
09-28-22 04:57:33 DEBUG  Num links 13 13
09-28-22 04:57:33 DEBUG  Configure acquire with bx 0 and  {'mode_in': 2, 'L1A': 1, 'orbitSync': 0, 'linkreset_ECONt': 0, 'linkreset_ECONd': 0, 'linkreset_ROCt': 0, 'linkreset_ROCd': 0}
09-28-22 04:57:33 DEBUG  Set acquire to 1 for ['lc-ASIC', 'lc-emulator']
09-28-22 04:57:33 INFO   Word count 409114, error count 403253
09-28-22 04:57:33 WARNING eTx error count after alignment: 403253
09-28-22 04:57:35 DEBUG  Length of captured data for lc-ASIC: 4095
09-28-22 04:57:36 DEBUG  Length of captured data for lc-emulator: 4095
09-28-22 04:57:40 INFO   Word count 40065254, error count 40065254
09-28-22 04:57:50 INFO   Power: On, Voltage: 1.2000 V, Current: 0.3279 A, Temp: -13.5990 C, Res.: 947.64 Ohms
09-28-22 04:57:50 ERROR  Stopping because of exception
Traceback (most recent call last):
  File "XrayTID_Testing.py", line 382, in <module>
    logger.error("TOO MANY FAILED RESET ATTEMPTS, STOPPING DAQ COMPARISON")
NameError: name 'logger' is not defined
09-28-22 04:57:52 INFO   Word count 489481188, error count 489481188
