$date
	Fri Jun  6 20:09:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testeDecodificador $end
$var wire 8 ! saida [7:0] $end
$var reg 3 " chave [2:0] $end
$scope module decode $end
$var wire 3 # chave [2:0] $end
$var reg 8 $ saida [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 $
b0 #
b0 "
b1 !
$end
#5
b10 !
b10 $
b1 "
b1 #
#10
b100000 !
b100000 $
b101 "
b101 #
#15
b1000000 !
b1000000 $
b110 "
b110 #
#20
b1 !
b1 $
b0 "
b0 #
#25
b10 !
b10 $
b1 "
b1 #
#30
b1000 !
b1000 $
b11 "
b11 #
#35
b10000000 !
b10000000 $
b111 "
b111 #
#40
b1 !
b1 $
b0 "
b0 #
#45
b1000 !
b1000 $
b11 "
b11 #
#50
b100 !
b100 $
b10 "
b10 #
#70
