{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1389858792033 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_clock EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"FPGA_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1389858792046 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1389858792152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1389858792152 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1389858792319 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1389858792347 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1389858792681 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1389858792681 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1389858792681 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1389858792681 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 733 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1389858792695 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 735 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1389858792695 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 737 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1389858792695 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 739 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1389858792695 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1389858792695 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1389858792703 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_clock.sdc " "Synopsys Design Constraints File file not found: 'FPGA_clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1389858794563 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1389858794564 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u5\|module_reset~2  from: datab  to: combout " "Cell: u5\|module_reset~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1389858794570 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1389858794570 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1389858794573 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1389858794574 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1389858794575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1389858794636 ""}  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 77 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 725 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1389858794636 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count_minutes:u3\|increment  " "Automatically promoted node count_minutes:u3\|increment " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1389858794637 ""}  } { { "count_minutes.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/count_minutes.v" 20 -1 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { count_minutes:u3|increment } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1389858794637 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divide_by_50M:u1\|outclk  " "Automatically promoted node divide_by_50M:u1\|outclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1389858794637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED\[0\]~output " "Destination node LED\[0\]~output" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 80 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LED[0]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 579 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1389858794637 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1389858794637 ""}  } { { "divide_by_50M.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/divide_by_50M.v" 7 -1 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { divide_by_50M:u1|outclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 247 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1389858794637 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count_div\[12\]  " "Automatically promoted node count_div\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1389858794637 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "count_div\[12\]~34 " "Destination node count_div\[12\]~34" {  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 181 -1 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { count_div[12]~34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 468 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1389858794637 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1389858794637 ""}  } { { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 181 -1 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { count_div[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1389858794637 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "count_hours:u5\|module_reset  " "Automatically promoted node count_hours:u5\|module_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1389858794637 ""}  } { { "count_hours.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/count_hours.v" 24 -1 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { count_hours:u5|module_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1389858794637 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1389858795463 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1389858795465 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1389858795466 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1389858795468 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1389858795471 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1389858795472 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1389858795473 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1389858795473 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1389858795516 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1389858795518 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1389858795518 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDO " "Node \"EPCS_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1389858795648 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA0 " "Node \"EPCS_DATA0\" is assigned to location or region, but does not exist in design" {  } { { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1389858795648 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DCLK " "Node \"EPCS_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1389858795648 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCSO " "Node \"EPCS_NCSO\" is assigned to location or region, but does not exist in design" {  } { { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_NCSO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1389858795648 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1389858795648 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1389858795649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1389858797069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1389858797336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1389858797355 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1389858799098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1389858799099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1389858799728 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1389858801677 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1389858801677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1389858804184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1389858804185 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1389858804185 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.11 " "Total time spent on timing analysis during the Fitter is 1.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1389858804210 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1389858804308 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1389858804716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1389858804798 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1389858805164 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1389858805963 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1389858807003 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "114 Cyclone IV E " "114 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 86 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 86 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 86 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { G_SENSOR_INT } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 108 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { G_SENSOR_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { ADC_SDAT } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 116 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ADC_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 120 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 120 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 120 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 124 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 124 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[0\] 3.3-V LVTTL T9 " "Pin GPIO_1_IN\[0\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1_IN[0] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 128 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1_IN\[1\] 3.3-V LVTTL R9 " "Pin GPIO_1_IN\[1\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1_IN[1] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_IN\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 128 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 110 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[1] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[7] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[9] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[10] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[11] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[12] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[0\] 3.3-V LVTTL D3 " "Pin GPIO_0\[0\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[1\] 3.3-V LVTTL C3 " "Pin GPIO_0\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[2\] 3.3-V LVTTL A2 " "Pin GPIO_0\[2\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[3\] 3.3-V LVTTL A3 " "Pin GPIO_0\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[4\] 3.3-V LVTTL B3 " "Pin GPIO_0\[4\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[5\] 3.3-V LVTTL B4 " "Pin GPIO_0\[5\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[6\] 3.3-V LVTTL A4 " "Pin GPIO_0\[6\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[7\] 3.3-V LVTTL B5 " "Pin GPIO_0\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[20\] 3.3-V LVTTL E8 " "Pin GPIO_0\[20\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[22\] 3.3-V LVTTL F9 " "Pin GPIO_0\[22\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[23\] 3.3-V LVTTL E9 " "Pin GPIO_0\[23\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[24\] 3.3-V LVTTL C9 " "Pin GPIO_0\[24\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[25\] 3.3-V LVTTL D9 " "Pin GPIO_0\[25\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[26\] 3.3-V LVTTL E11 " "Pin GPIO_0\[26\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[27\] 3.3-V LVTTL E10 " "Pin GPIO_0\[27\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[28\] 3.3-V LVTTL C11 " "Pin GPIO_0\[28\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[29\] 3.3-V LVTTL B11 " "Pin GPIO_0\[29\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[30\] 3.3-V LVTTL A12 " "Pin GPIO_0\[30\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[31\] 3.3-V LVTTL D11 " "Pin GPIO_0\[31\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[32\] 3.3-V LVTTL D12 " "Pin GPIO_0\[32\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[33\] 3.3-V LVTTL B12 " "Pin GPIO_0\[33\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL F13 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL T15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL T14 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL T13 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL R13 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL T12 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL R12 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL T11 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL T10 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL R11 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL P11 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL R10 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL N12 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL P9 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL N9 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL N11 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at N11" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL L16 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL K16 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL R16 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL L15 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL P15 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL P16 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL R14 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL N16 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL N15 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL P14 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL L14 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL N14 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL M10 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at M10" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL L13 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL J16 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL K15 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL J13 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL J14 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[8\] 3.3-V LVTTL A5 " "Pin GPIO_0\[8\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[9\] 3.3-V LVTTL D5 " "Pin GPIO_0\[9\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[10\] 3.3-V LVTTL B6 " "Pin GPIO_0\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[11\] 3.3-V LVTTL A6 " "Pin GPIO_0\[11\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[12\] 3.3-V LVTTL B7 " "Pin GPIO_0\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[13\] 3.3-V LVTTL D6 " "Pin GPIO_0\[13\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[14\] 3.3-V LVTTL A7 " "Pin GPIO_0\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[15\] 3.3-V LVTTL C6 " "Pin GPIO_0\[15\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[16\] 3.3-V LVTTL C8 " "Pin GPIO_0\[16\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[17\] 3.3-V LVTTL E6 " "Pin GPIO_0\[17\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[18\] 3.3-V LVTTL E7 " "Pin GPIO_0\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[19\] 3.3-V LVTTL D8 " "Pin GPIO_0\[19\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0\[21\] 3.3-V LVTTL F8 " "Pin GPIO_0\[21\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 77 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 86 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 83 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 83 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1389858807035 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1389858807035 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "98 " "Following 98 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 95 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 110 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[1\] a permanently disabled " "Pin GPIO_2\[1\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[1] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently disabled " "Pin GPIO_2\[4\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently disabled " "Pin GPIO_2\[5\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[7\] a permanently disabled " "Pin GPIO_2\[7\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[7] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[9] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[10] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[11] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_2[12] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 119 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 112 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 127 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently enabled " "Pin GPIO_0\[13\] has a permanently enabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently enabled " "Pin GPIO_0\[14\] has a permanently enabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently enabled " "Pin GPIO_0\[15\] has a permanently enabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently enabled " "Pin GPIO_0\[16\] has a permanently enabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently enabled " "Pin GPIO_0\[17\] has a permanently enabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently enabled " "Pin GPIO_0\[18\] has a permanently enabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently enabled " "Pin GPIO_0\[19\] has a permanently enabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently enabled " "Pin GPIO_0\[21\] has a permanently enabled output enable" {  } { { "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/brandon/altera/13.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/brandon/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE0_Nano.v" "" { Text "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/DE0_Nano.v" 123 0 0 } } { "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/brandon/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1389858807050 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1389858807050 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/brandon/Dropbox/engineering/FPGA clock/FPGA/output_files/FPGA_clock.fit.smsg " "Generated suppressed messages file /home/brandon/Dropbox/engineering/FPGA clock/FPGA/output_files/FPGA_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1389858807243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1065 " "Peak virtual memory: 1065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1389858807765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 15 23:53:27 2014 " "Processing ended: Wed Jan 15 23:53:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1389858807765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1389858807765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1389858807765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1389858807765 ""}
