// Seed: 173384459
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_24;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output wand id_2,
    output supply1 id_3,
    output tri1 id_4,
    output uwire id_5,
    input tri id_6,
    output tri0 id_7,
    input tri0 id_8,
    output wand id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri id_12,
    input wor id_13,
    output supply1 id_14,
    input tri id_15,
    output supply1 id_16,
    input supply0 id_17,
    input tri id_18,
    input wire id_19,
    input tri0 id_20,
    input tri1 id_21,
    input wire id_22,
    input wand id_23,
    input tri id_24,
    input tri id_25,
    input wire id_26,
    output uwire id_27,
    output wor id_28,
    output wor id_29,
    input tri id_30,
    output uwire id_31
    , id_40,
    input tri0 id_32,
    input wor id_33,
    output tri1 id_34,
    output supply1 id_35,
    input uwire id_36,
    output tri0 id_37,
    input wor id_38
);
  module_0(
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40
  );
  assign id_7 = 1'h0;
  wire id_41;
endmodule
