// Seed: 4267518617
module module_0 ();
  assign module_2.id_0 = 0;
  assign id_1 = id_1;
  always @(*) begin : LABEL_0$display
    ;
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  always_comb @(posedge 1) id_3 <= 1;
  integer id_4;
  wire id_5;
  module_0 modCall_1 ();
  generate
    time id_6;
  endgenerate
  wire id_7;
endmodule
module module_2 (
    input  supply1 id_0,
    input  uwire   id_1,
    output supply0 id_2,
    output supply0 id_3
);
  wire id_5;
  module_0 modCall_1 ();
endmodule
