module module_0 (
    input id_1,
    input [id_1 : id_1] id_2,
    input logic id_3,
    output [id_3 : id_2] id_4,
    input id_5,
    output logic [id_2 : id_5] id_6,
    output id_7,
    input logic [id_4 : 1] id_8
);
  id_9 id_10 (
      .id_6(id_3),
      .id_8(id_4),
      .id_5(id_4),
      .id_2(id_4),
      .id_5(id_3),
      .id_2(id_8),
      .id_1(id_1),
      .id_3(id_3),
      .id_1(id_1),
      .id_1(id_5),
      .id_8(id_8),
      .id_4(id_11),
      .id_2(1),
      .id_1(id_3),
      .id_7(id_4),
      .id_8(1),
      .id_1(id_7),
      .id_1(id_6)
  );
endmodule
