Allegro Design Entry HDL 16.3-S021 (v16-3-85AK) 12/6/2010
Copyright 2009 Cadence Design Systems, Inc

WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
INFO(SPCOCN-1737): Reading .\cds.lib file.
WARNING(SPCOCN-1474): You must specify a window that contains a drawing.
INFO(SPCOCN-1445): Reading MBSEQ.SCH.1.1 into drawing #1.
INFO(SPCOCN-195): The following file will be used to identify the list of modules to be excluded: 'C:\Cadence\SPB_16.3\share\cdssetup\xmodules.dat'.
INFO(SPCOCN-1507): Adding version 1 of part J_2X5_ST from library j_connector2fjumper
INFO(SPCOCN-1001): Component: I10 selected.
INFO(SPCOCN-1001): Component: I10 selected.
INFO(SPCOCN-1001): Component: I10 selected.
INFO(SPCOCN-1001): Component: I5 selected.
Search for properties and display invisible for current page
Search for properties that start with MFR_*
WARNING(SPCOCN-1200): Using group A
WARNING(SPCOCN-1196): Group  "A" is empty.
No property selected.

Search for path properties 
WARNING(SPCOCN-1200): Using group B
INFO(SPCOCN-1195): Group "B" contains:   0 bodies   10 properties   0 notes   0 wires   0 dots   0 images
Search for properties that start with watt*
WARNING(SPCOCN-1200): Using group C
WARNING(SPCOCN-1196): Group  "C" is empty.
No property selected.

Search for properties that start with tol*
WARNING(SPCOCN-1200): Using group D
WARNING(SPCOCN-1196): Group  "D" is empty.
No property selected.

Search for properties that start with volt*
WARNING(SPCOCN-1200): Using group E
WARNING(SPCOCN-1196): Group  "E" is empty.
No property selected.

Search for PART_NUMBER properties
WARNING(SPCOCN-1200): Using group F
INFO(SPCOCN-1195): Group "F" contains:   0 bodies   10 properties   0 notes   0 wires   0 dots   0 images
INFO(SPCOCN-1070): Checking drawing...
INFO(SPCOCN-1028): writing <mbseq_lib>MBSEQ.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-S021 (v16-3-85AK) 12/6/2010 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   MBSEQ(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view mbseq_lib.mbseq:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-1001): Component: I10 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I10$2 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I10$4 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I10$6 selected.
INFO(SPCOCN-1000): Pin: I10.8 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I10$8 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I10$4 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I10$2 selected.
INFO(SPCOCN-1195): Group contains:   1 bodies   12 properties   0 notes   24 wires   2 dots   0 images
INFO(SPCOCN-1195): Group contains:   1 bodies   12 properties   0 notes   27 wires   2 dots   0 images
INFO(SPCOCN-1001): Component: I4 selected.
WARNING(SPCOCN-1455): Cutting a component/block from one schematic page and pasting it to another schematic page 
affects the packaging information of the design. If you paste the component/block 
on a different schematic page, you would need to regenerate the packaging information.
INFO(SPCOCN-1070): Checking drawing...
INFO(SPCOCN-1024): Drawing not written.
INFO(SPCOCN-1000): Pin: I2.B selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I11$2 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I11$10 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I11$4 selected.
INFO(SPCOCN-1001): Component: I2 selected.
INFO(SPCOCN-1001): Component: I2 selected.
INFO(SPCOCN-1070): Checking drawing...
INFO(SPCOCN-1028): writing <mbseq_lib>MBSEQ.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-S021 (v16-3-85AK) 12/6/2010 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   MBSEQ(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view mbseq_lib.mbseq:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I10$5 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I10$5 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I10$3 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I10$1 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I10$5 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I10$7 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I11$1 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I11$3 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I11$5 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I11$7 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I11$1 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I11$1 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I11$5 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I11$5 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I10$1 selected.
INFO(SPCOCN-999): Signal: UN$1$J2X5ST$I10$5 selected.
INFO(SPCOCN-1070): Checking drawing...
INFO(SPCOCN-1028): writing <mbseq_lib>MBSEQ.SCH.1.1:
INFO(SPCOCN-1044): writing binary file...
INFO(SPCOCN-1049): writing ASCII file...
INFO(SPCOCN-1053): writing connectivity file...
INFO(SPCOCN-1054): ...written
INFO(SPCOCN-1055): writing HDL files...
 HDL Direct 16.3-S021 (v16-3-85AK) 12/6/2010 

Copyright (C) 1996 Cadence Design Systems, Inc.


Processing cell view:   MBSEQ(SCH_1)


Generating for languages: Verilog 

Processing page 1

Total number of pages: 1



Generating Output File lib.cell:view mbseq_lib.mbseq:sch_1


Design Entry HDL Direct: Created Netlist.


No HDL Direct errors found. 

INFO(SPCOCN-1056): ...HDL written
